
KPL_SS2_AM_TS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b80  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  08004d20  08004d20  00014d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004ffc  08004ffc  00014ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005000  08005000  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08005004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000003c  20000070  08005074  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000ac  08005074  000200ac  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bff2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001e17  00000000  00000000  0002c092  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c40  00000000  00000000  0002deb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b48  00000000  00000000  0002eaf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000494a  00000000  00000000  0002f638  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003551  00000000  00000000  00033f82  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000374d3  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003a38  00000000  00000000  00037550  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d08 	.word	0x08004d08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004d08 	.word	0x08004d08

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000288:	4905      	ldr	r1, [pc, #20]	; (80002a0 <LL_EXTI_EnableIT_0_31+0x20>)
 800028a:	4b05      	ldr	r3, [pc, #20]	; (80002a0 <LL_EXTI_EnableIT_0_31+0x20>)
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	4313      	orrs	r3, r2
 8000292:	600b      	str	r3, [r1, #0]
}
 8000294:	bf00      	nop
 8000296:	370c      	adds	r7, #12
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr
 80002a0:	40010400 	.word	0x40010400

080002a4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80002ac:	4905      	ldr	r1, [pc, #20]	; (80002c4 <LL_EXTI_EnableIT_32_63+0x20>)
 80002ae:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <LL_EXTI_EnableIT_32_63+0x20>)
 80002b0:	6a1a      	ldr	r2, [r3, #32]
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	4313      	orrs	r3, r2
 80002b6:	620b      	str	r3, [r1, #32]
}
 80002b8:	bf00      	nop
 80002ba:	370c      	adds	r7, #12
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr
 80002c4:	40010400 	.word	0x40010400

080002c8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80002d0:	4906      	ldr	r1, [pc, #24]	; (80002ec <LL_EXTI_DisableIT_0_31+0x24>)
 80002d2:	4b06      	ldr	r3, [pc, #24]	; (80002ec <LL_EXTI_DisableIT_0_31+0x24>)
 80002d4:	681a      	ldr	r2, [r3, #0]
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	43db      	mvns	r3, r3
 80002da:	4013      	ands	r3, r2
 80002dc:	600b      	str	r3, [r1, #0]
}
 80002de:	bf00      	nop
 80002e0:	370c      	adds	r7, #12
 80002e2:	46bd      	mov	sp, r7
 80002e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	40010400 	.word	0x40010400

080002f0 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80002f8:	4906      	ldr	r1, [pc, #24]	; (8000314 <LL_EXTI_DisableIT_32_63+0x24>)
 80002fa:	4b06      	ldr	r3, [pc, #24]	; (8000314 <LL_EXTI_DisableIT_32_63+0x24>)
 80002fc:	6a1a      	ldr	r2, [r3, #32]
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	43db      	mvns	r3, r3
 8000302:	4013      	ands	r3, r2
 8000304:	620b      	str	r3, [r1, #32]
}
 8000306:	bf00      	nop
 8000308:	370c      	adds	r7, #12
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40010400 	.word	0x40010400

08000318 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000320:	4905      	ldr	r1, [pc, #20]	; (8000338 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000322:	4b05      	ldr	r3, [pc, #20]	; (8000338 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000324:	685a      	ldr	r2, [r3, #4]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4313      	orrs	r3, r2
 800032a:	604b      	str	r3, [r1, #4]

}
 800032c:	bf00      	nop
 800032e:	370c      	adds	r7, #12
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	40010400 	.word	0x40010400

0800033c <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000344:	4905      	ldr	r1, [pc, #20]	; (800035c <LL_EXTI_EnableEvent_32_63+0x20>)
 8000346:	4b05      	ldr	r3, [pc, #20]	; (800035c <LL_EXTI_EnableEvent_32_63+0x20>)
 8000348:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4313      	orrs	r3, r2
 800034e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000350:	bf00      	nop
 8000352:	370c      	adds	r7, #12
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr
 800035c:	40010400 	.word	0x40010400

08000360 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000368:	4906      	ldr	r1, [pc, #24]	; (8000384 <LL_EXTI_DisableEvent_0_31+0x24>)
 800036a:	4b06      	ldr	r3, [pc, #24]	; (8000384 <LL_EXTI_DisableEvent_0_31+0x24>)
 800036c:	685a      	ldr	r2, [r3, #4]
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	43db      	mvns	r3, r3
 8000372:	4013      	ands	r3, r2
 8000374:	604b      	str	r3, [r1, #4]
}
 8000376:	bf00      	nop
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	40010400 	.word	0x40010400

08000388 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000390:	4906      	ldr	r1, [pc, #24]	; (80003ac <LL_EXTI_DisableEvent_32_63+0x24>)
 8000392:	4b06      	ldr	r3, [pc, #24]	; (80003ac <LL_EXTI_DisableEvent_32_63+0x24>)
 8000394:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	43db      	mvns	r3, r3
 800039a:	4013      	ands	r3, r2
 800039c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	40010400 	.word	0x40010400

080003b0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80003b8:	4905      	ldr	r1, [pc, #20]	; (80003d0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80003ba:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80003bc:	689a      	ldr	r2, [r3, #8]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4313      	orrs	r3, r2
 80003c2:	608b      	str	r3, [r1, #8]

}
 80003c4:	bf00      	nop
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr
 80003d0:	40010400 	.word	0x40010400

080003d4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80003dc:	4905      	ldr	r1, [pc, #20]	; (80003f4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80003de:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80003e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4313      	orrs	r3, r2
 80003e6:	628b      	str	r3, [r1, #40]	; 0x28
}
 80003e8:	bf00      	nop
 80003ea:	370c      	adds	r7, #12
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr
 80003f4:	40010400 	.word	0x40010400

080003f8 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000400:	4906      	ldr	r1, [pc, #24]	; (800041c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000402:	4b06      	ldr	r3, [pc, #24]	; (800041c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000404:	689a      	ldr	r2, [r3, #8]
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	43db      	mvns	r3, r3
 800040a:	4013      	ands	r3, r2
 800040c:	608b      	str	r3, [r1, #8]

}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40010400 	.word	0x40010400

08000420 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000428:	4906      	ldr	r1, [pc, #24]	; (8000444 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800042a:	4b06      	ldr	r3, [pc, #24]	; (8000444 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800042c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	43db      	mvns	r3, r3
 8000432:	4013      	ands	r3, r2
 8000434:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000436:	bf00      	nop
 8000438:	370c      	adds	r7, #12
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	40010400 	.word	0x40010400

08000448 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000450:	4905      	ldr	r1, [pc, #20]	; (8000468 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000452:	4b05      	ldr	r3, [pc, #20]	; (8000468 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000454:	68da      	ldr	r2, [r3, #12]
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4313      	orrs	r3, r2
 800045a:	60cb      	str	r3, [r1, #12]
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr
 8000468:	40010400 	.word	0x40010400

0800046c <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000474:	4905      	ldr	r1, [pc, #20]	; (800048c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000476:	4b05      	ldr	r3, [pc, #20]	; (800048c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4313      	orrs	r3, r2
 800047e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048a:	4770      	bx	lr
 800048c:	40010400 	.word	0x40010400

08000490 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8000498:	4906      	ldr	r1, [pc, #24]	; (80004b4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800049a:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800049c:	68da      	ldr	r2, [r3, #12]
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	43db      	mvns	r3, r3
 80004a2:	4013      	ands	r3, r2
 80004a4:	60cb      	str	r3, [r1, #12]
}
 80004a6:	bf00      	nop
 80004a8:	370c      	adds	r7, #12
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	40010400 	.word	0x40010400

080004b8 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80004c0:	4906      	ldr	r1, [pc, #24]	; (80004dc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80004c2:	4b06      	ldr	r3, [pc, #24]	; (80004dc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80004c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	43db      	mvns	r3, r3
 80004ca:	4013      	ands	r3, r2
 80004cc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80004ce:	bf00      	nop
 80004d0:	370c      	adds	r7, #12
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	40010400 	.word	0x40010400

080004e0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b084      	sub	sp, #16
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80004e8:	2301      	movs	r3, #1
 80004ea:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	7a1b      	ldrb	r3, [r3, #8]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	f000 80c1 	beq.w	8000678 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d05b      	beq.n	80005b6 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	7a5b      	ldrb	r3, [r3, #9]
 8000502:	2b01      	cmp	r3, #1
 8000504:	d00e      	beq.n	8000524 <LL_EXTI_Init+0x44>
 8000506:	2b02      	cmp	r3, #2
 8000508:	d017      	beq.n	800053a <LL_EXTI_Init+0x5a>
 800050a:	2b00      	cmp	r3, #0
 800050c:	d120      	bne.n	8000550 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4618      	mov	r0, r3
 8000514:	f7ff ff24 	bl	8000360 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4618      	mov	r0, r3
 800051e:	f7ff feaf 	bl	8000280 <LL_EXTI_EnableIT_0_31>
          break;
 8000522:	e018      	b.n	8000556 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff fecd 	bl	80002c8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4618      	mov	r0, r3
 8000534:	f7ff fef0 	bl	8000318 <LL_EXTI_EnableEvent_0_31>
          break;
 8000538:	e00d      	b.n	8000556 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff fe9e 	bl	8000280 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4618      	mov	r0, r3
 800054a:	f7ff fee5 	bl	8000318 <LL_EXTI_EnableEvent_0_31>
          break;
 800054e:	e002      	b.n	8000556 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000550:	2300      	movs	r3, #0
 8000552:	73fb      	strb	r3, [r7, #15]
          break;
 8000554:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	7a9b      	ldrb	r3, [r3, #10]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d02b      	beq.n	80005b6 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	7a9b      	ldrb	r3, [r3, #10]
 8000562:	2b02      	cmp	r3, #2
 8000564:	d00e      	beq.n	8000584 <LL_EXTI_Init+0xa4>
 8000566:	2b03      	cmp	r3, #3
 8000568:	d017      	beq.n	800059a <LL_EXTI_Init+0xba>
 800056a:	2b01      	cmp	r3, #1
 800056c:	d120      	bne.n	80005b0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff ff8c 	bl	8000490 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4618      	mov	r0, r3
 800057e:	f7ff ff17 	bl	80003b0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000582:	e018      	b.n	80005b6 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4618      	mov	r0, r3
 800058a:	f7ff ff35 	bl	80003f8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4618      	mov	r0, r3
 8000594:	f7ff ff58 	bl	8000448 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000598:	e00d      	b.n	80005b6 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f7ff ff06 	bl	80003b0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff ff4d 	bl	8000448 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80005ae:	e002      	b.n	80005b6 <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]
            break;
 80005b4:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d070      	beq.n	80006a0 <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	7a5b      	ldrb	r3, [r3, #9]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d00e      	beq.n	80005e4 <LL_EXTI_Init+0x104>
 80005c6:	2b02      	cmp	r3, #2
 80005c8:	d017      	beq.n	80005fa <LL_EXTI_Init+0x11a>
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d120      	bne.n	8000610 <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f7ff fed8 	bl	8000388 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	4618      	mov	r0, r3
 80005de:	f7ff fe61 	bl	80002a4 <LL_EXTI_EnableIT_32_63>
          break;
 80005e2:	e018      	b.n	8000616 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff fe81 	bl	80002f0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	4618      	mov	r0, r3
 80005f4:	f7ff fea2 	bl	800033c <LL_EXTI_EnableEvent_32_63>
          break;
 80005f8:	e00d      	b.n	8000616 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	685b      	ldr	r3, [r3, #4]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fe50 	bl	80002a4 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fe97 	bl	800033c <LL_EXTI_EnableEvent_32_63>
          break;
 800060e:	e002      	b.n	8000616 <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 8000610:	2300      	movs	r3, #0
 8000612:	73fb      	strb	r3, [r7, #15]
          break;
 8000614:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	7a9b      	ldrb	r3, [r3, #10]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d040      	beq.n	80006a0 <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	7a9b      	ldrb	r3, [r3, #10]
 8000622:	2b02      	cmp	r3, #2
 8000624:	d00e      	beq.n	8000644 <LL_EXTI_Init+0x164>
 8000626:	2b03      	cmp	r3, #3
 8000628:	d017      	beq.n	800065a <LL_EXTI_Init+0x17a>
 800062a:	2b01      	cmp	r3, #1
 800062c:	d120      	bne.n	8000670 <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff ff40 	bl	80004b8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4618      	mov	r0, r3
 800063e:	f7ff fec9 	bl	80003d4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8000642:	e02d      	b.n	80006a0 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fee9 	bl	8000420 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff ff0a 	bl	800046c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000658:	e022      	b.n	80006a0 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff feb8 	bl	80003d4 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	685b      	ldr	r3, [r3, #4]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff feff 	bl	800046c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800066e:	e017      	b.n	80006a0 <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 8000670:	2300      	movs	r3, #0
 8000672:	73fb      	strb	r3, [r7, #15]
            break;
 8000674:	bf00      	nop
 8000676:	e013      	b.n	80006a0 <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff fe23 	bl	80002c8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff fe6a 	bl	8000360 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff fe2d 	bl	80002f0 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff fe74 	bl	8000388 <LL_EXTI_DisableEvent_32_63>
  }
  return status;
 80006a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}

080006aa <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80006aa:	b480      	push	{r7}
 80006ac:	b089      	sub	sp, #36	; 0x24
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	60f8      	str	r0, [r7, #12]
 80006b2:	60b9      	str	r1, [r7, #8]
 80006b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	fa93 f3a3 	rbit	r3, r3
 80006c4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80006c6:	693b      	ldr	r3, [r7, #16]
 80006c8:	fab3 f383 	clz	r3, r3
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	2103      	movs	r1, #3
 80006d0:	fa01 f303 	lsl.w	r3, r1, r3
 80006d4:	43db      	mvns	r3, r3
 80006d6:	401a      	ands	r2, r3
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006dc:	69fb      	ldr	r3, [r7, #28]
 80006de:	fa93 f3a3 	rbit	r3, r3
 80006e2:	61bb      	str	r3, [r7, #24]
  return(result);
 80006e4:	69bb      	ldr	r3, [r7, #24]
 80006e6:	fab3 f383 	clz	r3, r3
 80006ea:	005b      	lsls	r3, r3, #1
 80006ec:	6879      	ldr	r1, [r7, #4]
 80006ee:	fa01 f303 	lsl.w	r3, r1, r3
 80006f2:	431a      	orrs	r2, r3
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	601a      	str	r2, [r3, #0]
}
 80006f8:	bf00      	nop
 80006fa:	3724      	adds	r7, #36	; 0x24
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	685a      	ldr	r2, [r3, #4]
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	43db      	mvns	r3, r3
 8000718:	401a      	ands	r2, r3
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	6879      	ldr	r1, [r7, #4]
 800071e:	fb01 f303 	mul.w	r3, r1, r3
 8000722:	431a      	orrs	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	605a      	str	r2, [r3, #4]
}
 8000728:	bf00      	nop
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000734:	b480      	push	{r7}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	689a      	ldr	r2, [r3, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	fa93 f3a3 	rbit	r3, r3
 800074e:	613b      	str	r3, [r7, #16]
  return(result);
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	fab3 f383 	clz	r3, r3
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	2103      	movs	r1, #3
 800075a:	fa01 f303 	lsl.w	r3, r1, r3
 800075e:	43db      	mvns	r3, r3
 8000760:	401a      	ands	r2, r3
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000766:	69fb      	ldr	r3, [r7, #28]
 8000768:	fa93 f3a3 	rbit	r3, r3
 800076c:	61bb      	str	r3, [r7, #24]
  return(result);
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	fab3 f383 	clz	r3, r3
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	fa01 f303 	lsl.w	r3, r1, r3
 800077c:	431a      	orrs	r2, r3
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000782:	bf00      	nop
 8000784:	3724      	adds	r7, #36	; 0x24
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr

0800078e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800078e:	b480      	push	{r7}
 8000790:	b089      	sub	sp, #36	; 0x24
 8000792:	af00      	add	r7, sp, #0
 8000794:	60f8      	str	r0, [r7, #12]
 8000796:	60b9      	str	r1, [r7, #8]
 8000798:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	68da      	ldr	r2, [r3, #12]
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007a2:	697b      	ldr	r3, [r7, #20]
 80007a4:	fa93 f3a3 	rbit	r3, r3
 80007a8:	613b      	str	r3, [r7, #16]
  return(result);
 80007aa:	693b      	ldr	r3, [r7, #16]
 80007ac:	fab3 f383 	clz	r3, r3
 80007b0:	005b      	lsls	r3, r3, #1
 80007b2:	2103      	movs	r1, #3
 80007b4:	fa01 f303 	lsl.w	r3, r1, r3
 80007b8:	43db      	mvns	r3, r3
 80007ba:	401a      	ands	r2, r3
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	fa93 f3a3 	rbit	r3, r3
 80007c6:	61bb      	str	r3, [r7, #24]
  return(result);
 80007c8:	69bb      	ldr	r3, [r7, #24]
 80007ca:	fab3 f383 	clz	r3, r3
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	6879      	ldr	r1, [r7, #4]
 80007d2:	fa01 f303 	lsl.w	r3, r1, r3
 80007d6:	431a      	orrs	r2, r3
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	60da      	str	r2, [r3, #12]
}
 80007dc:	bf00      	nop
 80007de:	3724      	adds	r7, #36	; 0x24
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b089      	sub	sp, #36	; 0x24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	6a1a      	ldr	r2, [r3, #32]
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	fa93 f3a3 	rbit	r3, r3
 8000802:	613b      	str	r3, [r7, #16]
  return(result);
 8000804:	693b      	ldr	r3, [r7, #16]
 8000806:	fab3 f383 	clz	r3, r3
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	210f      	movs	r1, #15
 800080e:	fa01 f303 	lsl.w	r3, r1, r3
 8000812:	43db      	mvns	r3, r3
 8000814:	401a      	ands	r2, r3
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	fa93 f3a3 	rbit	r3, r3
 8000820:	61bb      	str	r3, [r7, #24]
  return(result);
 8000822:	69bb      	ldr	r3, [r7, #24]
 8000824:	fab3 f383 	clz	r3, r3
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	6879      	ldr	r1, [r7, #4]
 800082c:	fa01 f303 	lsl.w	r3, r1, r3
 8000830:	431a      	orrs	r2, r3
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000836:	bf00      	nop
 8000838:	3724      	adds	r7, #36	; 0x24
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr

08000842 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000842:	b480      	push	{r7}
 8000844:	b089      	sub	sp, #36	; 0x24
 8000846:	af00      	add	r7, sp, #0
 8000848:	60f8      	str	r0, [r7, #12]
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000852:	68bb      	ldr	r3, [r7, #8]
 8000854:	0a1b      	lsrs	r3, r3, #8
 8000856:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	fa93 f3a3 	rbit	r3, r3
 800085e:	613b      	str	r3, [r7, #16]
  return(result);
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	fab3 f383 	clz	r3, r3
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	210f      	movs	r1, #15
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43db      	mvns	r3, r3
 8000870:	401a      	ands	r2, r3
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	0a1b      	lsrs	r3, r3, #8
 8000876:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	fa93 f3a3 	rbit	r3, r3
 800087e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	fab3 f383 	clz	r3, r3
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	6879      	ldr	r1, [r7, #4]
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	431a      	orrs	r2, r3
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000894:	bf00      	nop
 8000896:	3724      	adds	r7, #36	; 0x24
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	fa93 f3a3 	rbit	r3, r3
 80008be:	613b      	str	r3, [r7, #16]
  return(result);
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	fab3 f383 	clz	r3, r3
 80008c6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80008c8:	e048      	b.n	800095c <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	2101      	movs	r1, #1
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	fa01 f303 	lsl.w	r3, r1, r3
 80008d6:	4013      	ands	r3, r2
 80008d8:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80008da:	69bb      	ldr	r3, [r7, #24]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d03a      	beq.n	8000956 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	461a      	mov	r2, r3
 80008e6:	69b9      	ldr	r1, [r7, #24]
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff fede 	bl	80006aa <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d003      	beq.n	80008fe <LL_GPIO_Init+0x5e>
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d106      	bne.n	800090c <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	461a      	mov	r2, r3
 8000904:	69b9      	ldr	r1, [r7, #24]
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f7ff ff14 	bl	8000734 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	691b      	ldr	r3, [r3, #16]
 8000910:	461a      	mov	r2, r3
 8000912:	69b9      	ldr	r1, [r7, #24]
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff3a 	bl	800078e <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	2b02      	cmp	r3, #2
 8000920:	d119      	bne.n	8000956 <LL_GPIO_Init+0xb6>
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	fa93 f3a3 	rbit	r3, r3
 800092c:	60bb      	str	r3, [r7, #8]
  return(result);
 800092e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000930:	fab3 f383 	clz	r3, r3
 8000934:	2b07      	cmp	r3, #7
 8000936:	d807      	bhi.n	8000948 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	461a      	mov	r2, r3
 800093e:	69b9      	ldr	r1, [r7, #24]
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff ff51 	bl	80007e8 <LL_GPIO_SetAFPin_0_7>
 8000946:	e006      	b.n	8000956 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	695b      	ldr	r3, [r3, #20]
 800094c:	461a      	mov	r2, r3
 800094e:	69b9      	ldr	r1, [r7, #24]
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff ff76 	bl	8000842 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3301      	adds	r3, #1
 800095a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	fa22 f303 	lsr.w	r3, r2, r3
 8000966:	2b00      	cmp	r3, #0
 8000968:	d1af      	bne.n	80008ca <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d003      	beq.n	800097a <LL_GPIO_Init+0xda>
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	2b02      	cmp	r3, #2
 8000978:	d107      	bne.n	800098a <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	6819      	ldr	r1, [r3, #0]
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	68db      	ldr	r3, [r3, #12]
 8000982:	461a      	mov	r2, r3
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff febd 	bl	8000704 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800098a:	2301      	movs	r3, #1
}
 800098c:	4618      	mov	r0, r3
 800098e:	3720      	adds	r7, #32
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f043 0201 	orr.w	r2, r3, #1
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	601a      	str	r2, [r3, #0]
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f023 0201 	bic.w	r2, r3, #1
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	601a      	str	r2, [r3, #0]
}
 80009c8:	bf00      	nop
 80009ca:	370c      	adds	r7, #12
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	0219      	lsls	r1, r3, #8
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	430b      	orrs	r3, r1
 80009f0:	431a      	orrs	r2, r3
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	601a      	str	r2, [r3, #0]
}
 80009f6:	bf00      	nop
 80009f8:	3714      	adds	r7, #20
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr

08000a02 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000a02:	b480      	push	{r7}
 8000a04:	b085      	sub	sp, #20
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	60f8      	str	r0, [r7, #12]
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	689b      	ldr	r3, [r3, #8]
 8000a12:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000a16:	f023 0307 	bic.w	r3, r3, #7
 8000a1a:	68b9      	ldr	r1, [r7, #8]
 8000a1c:	687a      	ldr	r2, [r7, #4]
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	431a      	orrs	r2, r3
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	609a      	str	r2, [r3, #8]
}
 8000a26:	bf00      	nop
 8000a28:	3714      	adds	r7, #20
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000a32:	b480      	push	{r7}
 8000a34:	b083      	sub	sp, #12
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	609a      	str	r2, [r3, #8]
}
 8000a46:	bf00      	nop
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000a52:	b480      	push	{r7}
 8000a54:	b083      	sub	sp, #12
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	609a      	str	r2, [r3, #8]
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
 8000a7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	683a      	ldr	r2, [r7, #0]
 8000a80:	611a      	str	r2, [r3, #16]
}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	b083      	sub	sp, #12
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
 8000a96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	431a      	orrs	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	601a      	str	r2, [r3, #0]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	431a      	orrs	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	605a      	str	r2, [r3, #4]
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b082      	sub	sp, #8
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff ff65 	bl	80009b4 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	6899      	ldr	r1, [r3, #8]
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	461a      	mov	r2, r3
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f7ff ff6d 	bl	80009d4 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	4619      	mov	r1, r3
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff ffb6 	bl	8000a72 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f7ff ff44 	bl	8000994 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff ffa0 	bl	8000a52 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	6919      	ldr	r1, [r3, #16]
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	699b      	ldr	r3, [r3, #24]
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f7ff ff70 	bl	8000a02 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	691b      	ldr	r3, [r3, #16]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d002      	beq.n	8000b30 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff ff81 	bl	8000a32 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff ffa9 	bl	8000a8e <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	695b      	ldr	r3, [r3, #20]
 8000b40:	4619      	mov	r1, r3
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f7ff ffb6 	bl	8000ab4 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8000b48:	2301      	movs	r3, #1
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000b58:	4b07      	ldr	r3, [pc, #28]	; (8000b78 <LL_RCC_HSI_IsReady+0x24>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b64:	bf0c      	ite	eq
 8000b66:	2301      	moveq	r3, #1
 8000b68:	2300      	movne	r3, #0
 8000b6a:	b2db      	uxtb	r3, r3
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000

08000b7c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000b80:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <LL_RCC_LSE_IsReady+0x24>)
 8000b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	2b02      	cmp	r3, #2
 8000b8c:	bf0c      	ite	eq
 8000b8e:	2301      	moveq	r3, #1
 8000b90:	2300      	movne	r3, #0
 8000b92:	b2db      	uxtb	r3, r3
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f003 0308 	and.w	r3, r3, #8
 8000bb0:	2b08      	cmp	r3, #8
 8000bb2:	bf0c      	ite	eq
 8000bb4:	2301      	moveq	r3, #1
 8000bb6:	2300      	movne	r3, #0
 8000bb8:	b2db      	uxtb	r3, r3
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <LL_RCC_MSI_GetRange+0x18>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	40021000 	.word	0x40021000

08000be4 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000be8:	4b04      	ldr	r3, [pc, #16]	; (8000bfc <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8000bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000bee:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	40021000 	.word	0x40021000

08000c00 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c04:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <LL_RCC_GetSysClkSource+0x18>)
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	f003 030c 	and.w	r3, r3, #12
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	40021000 	.word	0x40021000

08000c1c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000c20:	4b04      	ldr	r3, [pc, #16]	; (8000c34 <LL_RCC_GetAHBPrescaler+0x18>)
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	40021000 	.word	0x40021000

08000c38 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000c3c:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40021000 	.word	0x40021000

08000c54 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <LL_RCC_GetAPB2Prescaler+0x18>)
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40021000 	.word	0x40021000

08000c70 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <LL_RCC_GetUSARTClockSource+0x24>)
 8000c7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	401a      	ands	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	041b      	lsls	r3, r3, #16
 8000c86:	4313      	orrs	r3, r2
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	40021000 	.word	0x40021000

08000c98 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <LL_RCC_GetUARTClockSource+0x24>)
 8000ca2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	401a      	ands	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	041b      	lsls	r3, r3, #16
 8000cae:	4313      	orrs	r3, r2
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <LL_RCC_PLL_GetMainSource+0x18>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	f003 0303 	and.w	r3, r3, #3
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40021000 	.word	0x40021000

08000cdc <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000ce0:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <LL_RCC_PLL_GetN+0x18>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	0a1b      	lsrs	r3, r3, #8
 8000ce6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	40021000 	.word	0x40021000

08000cf8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <LL_RCC_PLL_GetR+0x18>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000

08000d14 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8000d18:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <LL_RCC_PLL_GetDivider+0x18>)
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40021000 	.word	0x40021000

08000d30 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2b03      	cmp	r3, #3
 8000d40:	d12e      	bne.n	8000da0 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff ff94 	bl	8000c70 <LL_RCC_GetUSARTClockSource>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	4a4f      	ldr	r2, [pc, #316]	; (8000e88 <LL_RCC_GetUSARTClockFreq+0x158>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d009      	beq.n	8000d64 <LL_RCC_GetUSARTClockFreq+0x34>
 8000d50:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8000d54:	d00e      	beq.n	8000d74 <LL_RCC_GetUSARTClockFreq+0x44>
 8000d56:	4a4d      	ldr	r2, [pc, #308]	; (8000e8c <LL_RCC_GetUSARTClockFreq+0x15c>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d114      	bne.n	8000d86 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000d5c:	f000 f8e8 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000d60:	60f8      	str	r0, [r7, #12]
        break;
 8000d62:	e08b      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000d64:	f7ff fef6 	bl	8000b54 <LL_RCC_HSI_IsReady>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d07b      	beq.n	8000e66 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 8000d6e:	4b48      	ldr	r3, [pc, #288]	; (8000e90 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000d70:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000d72:	e078      	b.n	8000e66 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000d74:	f7ff ff02 	bl	8000b7c <LL_RCC_LSE_IsReady>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d075      	beq.n	8000e6a <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 8000d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d82:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000d84:	e071      	b.n	8000e6a <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000d86:	f000 f8d3 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f000 f95f 	bl	8001050 <RCC_GetHCLKClockFreq>
 8000d92:	4603      	mov	r3, r0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 f985 	bl	80010a4 <RCC_GetPCLK2ClockFreq>
 8000d9a:	60f8      	str	r0, [r7, #12]
        break;
 8000d9c:	bf00      	nop
 8000d9e:	e06d      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b0c      	cmp	r3, #12
 8000da4:	d12e      	bne.n	8000e04 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff ff62 	bl	8000c70 <LL_RCC_GetUSARTClockSource>
 8000dac:	4603      	mov	r3, r0
 8000dae:	4a39      	ldr	r2, [pc, #228]	; (8000e94 <LL_RCC_GetUSARTClockFreq+0x164>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d009      	beq.n	8000dc8 <LL_RCC_GetUSARTClockFreq+0x98>
 8000db4:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8000db8:	d00e      	beq.n	8000dd8 <LL_RCC_GetUSARTClockFreq+0xa8>
 8000dba:	4a37      	ldr	r2, [pc, #220]	; (8000e98 <LL_RCC_GetUSARTClockFreq+0x168>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d114      	bne.n	8000dea <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000dc0:	f000 f8b6 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000dc4:	60f8      	str	r0, [r7, #12]
        break;
 8000dc6:	e059      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000dc8:	f7ff fec4 	bl	8000b54 <LL_RCC_HSI_IsReady>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d04d      	beq.n	8000e6e <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8000dd2:	4b2f      	ldr	r3, [pc, #188]	; (8000e90 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000dd4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000dd6:	e04a      	b.n	8000e6e <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000dd8:	f7ff fed0 	bl	8000b7c <LL_RCC_LSE_IsReady>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d047      	beq.n	8000e72 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8000de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000de6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000de8:	e043      	b.n	8000e72 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000dea:	f000 f8a1 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000dee:	4603      	mov	r3, r0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 f92d 	bl	8001050 <RCC_GetHCLKClockFreq>
 8000df6:	4603      	mov	r3, r0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 f93f 	bl	800107c <RCC_GetPCLK1ClockFreq>
 8000dfe:	60f8      	str	r0, [r7, #12]
        break;
 8000e00:	bf00      	nop
 8000e02:	e03b      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b30      	cmp	r3, #48	; 0x30
 8000e08:	d138      	bne.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff ff30 	bl	8000c70 <LL_RCC_GetUSARTClockSource>
 8000e10:	4603      	mov	r3, r0
 8000e12:	4a22      	ldr	r2, [pc, #136]	; (8000e9c <LL_RCC_GetUSARTClockFreq+0x16c>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d009      	beq.n	8000e2c <LL_RCC_GetUSARTClockFreq+0xfc>
 8000e18:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8000e1c:	d00e      	beq.n	8000e3c <LL_RCC_GetUSARTClockFreq+0x10c>
 8000e1e:	4a20      	ldr	r2, [pc, #128]	; (8000ea0 <LL_RCC_GetUSARTClockFreq+0x170>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d114      	bne.n	8000e4e <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8000e24:	f000 f884 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000e28:	60f8      	str	r0, [r7, #12]
          break;
 8000e2a:	e027      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8000e2c:	f7ff fe92 	bl	8000b54 <LL_RCC_HSI_IsReady>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d01f      	beq.n	8000e76 <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8000e36:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000e38:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000e3a:	e01c      	b.n	8000e76 <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8000e3c:	f7ff fe9e 	bl	8000b7c <LL_RCC_LSE_IsReady>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d019      	beq.n	8000e7a <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8000e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e4a:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000e4c:	e015      	b.n	8000e7a <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000e4e:	f000 f86f 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000e52:	4603      	mov	r3, r0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 f8fb 	bl	8001050 <RCC_GetHCLKClockFreq>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 f90d 	bl	800107c <RCC_GetPCLK1ClockFreq>
 8000e62:	60f8      	str	r0, [r7, #12]
          break;
 8000e64:	e00a      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000e66:	bf00      	nop
 8000e68:	e008      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000e6a:	bf00      	nop
 8000e6c:	e006      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000e6e:	bf00      	nop
 8000e70:	e004      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000e72:	bf00      	nop
 8000e74:	e002      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000e76:	bf00      	nop
 8000e78:	e000      	b.n	8000e7c <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000e7a:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3710      	adds	r7, #16
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	00030002 	.word	0x00030002
 8000e8c:	00030001 	.word	0x00030001
 8000e90:	00f42400 	.word	0x00f42400
 8000e94:	000c0008 	.word	0x000c0008
 8000e98:	000c0004 	.word	0x000c0004
 8000e9c:	00300020 	.word	0x00300020
 8000ea0:	00300010 	.word	0x00300010

08000ea4 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2bc0      	cmp	r3, #192	; 0xc0
 8000eb4:	d130      	bne.n	8000f18 <LL_RCC_GetUARTClockFreq+0x74>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff feee 	bl	8000c98 <LL_RCC_GetUARTClockSource>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	4a19      	ldr	r2, [pc, #100]	; (8000f24 <LL_RCC_GetUARTClockFreq+0x80>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d009      	beq.n	8000ed8 <LL_RCC_GetUARTClockFreq+0x34>
 8000ec4:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8000ec8:	d00e      	beq.n	8000ee8 <LL_RCC_GetUARTClockFreq+0x44>
 8000eca:	4a17      	ldr	r2, [pc, #92]	; (8000f28 <LL_RCC_GetUARTClockFreq+0x84>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d114      	bne.n	8000efa <LL_RCC_GetUARTClockFreq+0x56>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8000ed0:	f000 f82e 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000ed4:	60f8      	str	r0, [r7, #12]
        break;
 8000ed6:	e01f      	b.n	8000f18 <LL_RCC_GetUARTClockFreq+0x74>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000ed8:	f7ff fe3c 	bl	8000b54 <LL_RCC_HSI_IsReady>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d017      	beq.n	8000f12 <LL_RCC_GetUARTClockFreq+0x6e>
        {
          uart_frequency = HSI_VALUE;
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <LL_RCC_GetUARTClockFreq+0x88>)
 8000ee4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000ee6:	e014      	b.n	8000f12 <LL_RCC_GetUARTClockFreq+0x6e>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000ee8:	f7ff fe48 	bl	8000b7c <LL_RCC_LSE_IsReady>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d011      	beq.n	8000f16 <LL_RCC_GetUARTClockFreq+0x72>
        {
          uart_frequency = LSE_VALUE;
 8000ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ef6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000ef8:	e00d      	b.n	8000f16 <LL_RCC_GetUARTClockFreq+0x72>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000efa:	f000 f819 	bl	8000f30 <RCC_GetSystemClockFreq>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4618      	mov	r0, r3
 8000f02:	f000 f8a5 	bl	8001050 <RCC_GetHCLKClockFreq>
 8000f06:	4603      	mov	r3, r0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f000 f8b7 	bl	800107c <RCC_GetPCLK1ClockFreq>
 8000f0e:	60f8      	str	r0, [r7, #12]
        break;
 8000f10:	e002      	b.n	8000f18 <LL_RCC_GetUARTClockFreq+0x74>
        break;
 8000f12:	bf00      	nop
 8000f14:	e000      	b.n	8000f18 <LL_RCC_GetUARTClockFreq+0x74>
        break;
 8000f16:	bf00      	nop
        break;
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8000f18:	68fb      	ldr	r3, [r7, #12]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	00c00080 	.word	0x00c00080
 8000f28:	00c00040 	.word	0x00c00040
 8000f2c:	00f42400 	.word	0x00f42400

08000f30 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000f3a:	f7ff fe61 	bl	8000c00 <LL_RCC_GetSysClkSource>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b0c      	cmp	r3, #12
 8000f42:	d851      	bhi.n	8000fe8 <RCC_GetSystemClockFreq+0xb8>
 8000f44:	a201      	add	r2, pc, #4	; (adr r2, 8000f4c <RCC_GetSystemClockFreq+0x1c>)
 8000f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4a:	bf00      	nop
 8000f4c:	08000f81 	.word	0x08000f81
 8000f50:	08000fe9 	.word	0x08000fe9
 8000f54:	08000fe9 	.word	0x08000fe9
 8000f58:	08000fe9 	.word	0x08000fe9
 8000f5c:	08000fd5 	.word	0x08000fd5
 8000f60:	08000fe9 	.word	0x08000fe9
 8000f64:	08000fe9 	.word	0x08000fe9
 8000f68:	08000fe9 	.word	0x08000fe9
 8000f6c:	08000fdb 	.word	0x08000fdb
 8000f70:	08000fe9 	.word	0x08000fe9
 8000f74:	08000fe9 	.word	0x08000fe9
 8000f78:	08000fe9 	.word	0x08000fe9
 8000f7c:	08000fe1 	.word	0x08000fe1
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000f80:	f7ff fe10 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d111      	bne.n	8000fae <RCC_GetSystemClockFreq+0x7e>
 8000f8a:	f7ff fe0b 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d004      	beq.n	8000f9e <RCC_GetSystemClockFreq+0x6e>
 8000f94:	f7ff fe18 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	0a1b      	lsrs	r3, r3, #8
 8000f9c:	e003      	b.n	8000fa6 <RCC_GetSystemClockFreq+0x76>
 8000f9e:	f7ff fe21 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	0a1b      	lsrs	r3, r3, #8
 8000fa6:	4a28      	ldr	r2, [pc, #160]	; (8001048 <RCC_GetSystemClockFreq+0x118>)
 8000fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fac:	e010      	b.n	8000fd0 <RCC_GetSystemClockFreq+0xa0>
 8000fae:	f7ff fdf9 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d004      	beq.n	8000fc2 <RCC_GetSystemClockFreq+0x92>
 8000fb8:	f7ff fe06 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	091b      	lsrs	r3, r3, #4
 8000fc0:	e003      	b.n	8000fca <RCC_GetSystemClockFreq+0x9a>
 8000fc2:	f7ff fe0f 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <RCC_GetSystemClockFreq+0x118>)
 8000fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd0:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000fd2:	e033      	b.n	800103c <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	; (800104c <RCC_GetSystemClockFreq+0x11c>)
 8000fd6:	607b      	str	r3, [r7, #4]
      break;
 8000fd8:	e030      	b.n	800103c <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000fda:	4b1c      	ldr	r3, [pc, #112]	; (800104c <RCC_GetSystemClockFreq+0x11c>)
 8000fdc:	607b      	str	r3, [r7, #4]
      break;
 8000fde:	e02d      	b.n	800103c <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000fe0:	f000 f874 	bl	80010cc <RCC_PLL_GetFreqDomain_SYS>
 8000fe4:	6078      	str	r0, [r7, #4]
      break;
 8000fe6:	e029      	b.n	800103c <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000fe8:	f7ff fddc 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d111      	bne.n	8001016 <RCC_GetSystemClockFreq+0xe6>
 8000ff2:	f7ff fdd7 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d004      	beq.n	8001006 <RCC_GetSystemClockFreq+0xd6>
 8000ffc:	f7ff fde4 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 8001000:	4603      	mov	r3, r0
 8001002:	0a1b      	lsrs	r3, r3, #8
 8001004:	e003      	b.n	800100e <RCC_GetSystemClockFreq+0xde>
 8001006:	f7ff fded 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 800100a:	4603      	mov	r3, r0
 800100c:	0a1b      	lsrs	r3, r3, #8
 800100e:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <RCC_GetSystemClockFreq+0x118>)
 8001010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001014:	e010      	b.n	8001038 <RCC_GetSystemClockFreq+0x108>
 8001016:	f7ff fdc5 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d004      	beq.n	800102a <RCC_GetSystemClockFreq+0xfa>
 8001020:	f7ff fdd2 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 8001024:	4603      	mov	r3, r0
 8001026:	091b      	lsrs	r3, r3, #4
 8001028:	e003      	b.n	8001032 <RCC_GetSystemClockFreq+0x102>
 800102a:	f7ff fddb 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 800102e:	4603      	mov	r3, r0
 8001030:	091b      	lsrs	r3, r3, #4
 8001032:	4a05      	ldr	r2, [pc, #20]	; (8001048 <RCC_GetSystemClockFreq+0x118>)
 8001034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001038:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800103a:	bf00      	nop
  }

  return frequency;
 800103c:	687b      	ldr	r3, [r7, #4]
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	08004f34 	.word	0x08004f34
 800104c:	00f42400 	.word	0x00f42400

08001050 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001058:	f7ff fde0 	bl	8000c1c <LL_RCC_GetAHBPrescaler>
 800105c:	4603      	mov	r3, r0
 800105e:	091b      	lsrs	r3, r3, #4
 8001060:	f003 030f 	and.w	r3, r3, #15
 8001064:	4a04      	ldr	r2, [pc, #16]	; (8001078 <RCC_GetHCLKClockFreq+0x28>)
 8001066:	5cd3      	ldrb	r3, [r2, r3]
 8001068:	461a      	mov	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	40d3      	lsrs	r3, r2
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	08004f1c 	.word	0x08004f1c

0800107c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001084:	f7ff fdd8 	bl	8000c38 <LL_RCC_GetAPB1Prescaler>
 8001088:	4603      	mov	r3, r0
 800108a:	0a1b      	lsrs	r3, r3, #8
 800108c:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <RCC_GetPCLK1ClockFreq+0x24>)
 800108e:	5cd3      	ldrb	r3, [r2, r3]
 8001090:	461a      	mov	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	40d3      	lsrs	r3, r2
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	08004f2c 	.word	0x08004f2c

080010a4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80010ac:	f7ff fdd2 	bl	8000c54 <LL_RCC_GetAPB2Prescaler>
 80010b0:	4603      	mov	r3, r0
 80010b2:	0adb      	lsrs	r3, r3, #11
 80010b4:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <RCC_GetPCLK2ClockFreq+0x24>)
 80010b6:	5cd3      	ldrb	r3, [r2, r3]
 80010b8:	461a      	mov	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	40d3      	lsrs	r3, r2
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	08004f2c 	.word	0x08004f2c

080010cc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80010cc:	b590      	push	{r4, r7, lr}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80010d2:	2300      	movs	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	2300      	movs	r3, #0
 80010d8:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80010da:	f7ff fdf1 	bl	8000cc0 <LL_RCC_PLL_GetMainSource>
 80010de:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d02d      	beq.n	8001142 <RCC_PLL_GetFreqDomain_SYS+0x76>
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d02e      	beq.n	8001148 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d12f      	bne.n	800114e <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80010ee:	f7ff fd59 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d111      	bne.n	800111c <RCC_PLL_GetFreqDomain_SYS+0x50>
 80010f8:	f7ff fd54 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d004      	beq.n	800110c <RCC_PLL_GetFreqDomain_SYS+0x40>
 8001102:	f7ff fd61 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 8001106:	4603      	mov	r3, r0
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	e003      	b.n	8001114 <RCC_PLL_GetFreqDomain_SYS+0x48>
 800110c:	f7ff fd6a 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 8001110:	4603      	mov	r3, r0
 8001112:	0a1b      	lsrs	r3, r3, #8
 8001114:	4a2f      	ldr	r2, [pc, #188]	; (80011d4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111a:	e010      	b.n	800113e <RCC_PLL_GetFreqDomain_SYS+0x72>
 800111c:	f7ff fd42 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d004      	beq.n	8001130 <RCC_PLL_GetFreqDomain_SYS+0x64>
 8001126:	f7ff fd4f 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 800112a:	4603      	mov	r3, r0
 800112c:	091b      	lsrs	r3, r3, #4
 800112e:	e003      	b.n	8001138 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 8001130:	f7ff fd58 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 8001134:	4603      	mov	r3, r0
 8001136:	091b      	lsrs	r3, r3, #4
 8001138:	4a26      	ldr	r2, [pc, #152]	; (80011d4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 800113a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113e:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001140:	e02f      	b.n	80011a2 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001142:	4b25      	ldr	r3, [pc, #148]	; (80011d8 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001144:	607b      	str	r3, [r7, #4]
      break;
 8001146:	e02c      	b.n	80011a2 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001148:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800114a:	607b      	str	r3, [r7, #4]
      break;
 800114c:	e029      	b.n	80011a2 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800114e:	f7ff fd29 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d111      	bne.n	800117c <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8001158:	f7ff fd24 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d004      	beq.n	800116c <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8001162:	f7ff fd31 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 8001166:	4603      	mov	r3, r0
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	e003      	b.n	8001174 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 800116c:	f7ff fd3a 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 8001170:	4603      	mov	r3, r0
 8001172:	0a1b      	lsrs	r3, r3, #8
 8001174:	4a17      	ldr	r2, [pc, #92]	; (80011d4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800117a:	e010      	b.n	800119e <RCC_PLL_GetFreqDomain_SYS+0xd2>
 800117c:	f7ff fd12 	bl	8000ba4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d004      	beq.n	8001190 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8001186:	f7ff fd1f 	bl	8000bc8 <LL_RCC_MSI_GetRange>
 800118a:	4603      	mov	r3, r0
 800118c:	091b      	lsrs	r3, r3, #4
 800118e:	e003      	b.n	8001198 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 8001190:	f7ff fd28 	bl	8000be4 <LL_RCC_MSI_GetRangeAfterStandby>
 8001194:	4603      	mov	r3, r0
 8001196:	091b      	lsrs	r3, r3, #4
 8001198:	4a0e      	ldr	r2, [pc, #56]	; (80011d4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 800119a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800119e:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80011a0:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80011a2:	f7ff fdb7 	bl	8000d14 <LL_RCC_PLL_GetDivider>
 80011a6:	4603      	mov	r3, r0
 80011a8:	091b      	lsrs	r3, r3, #4
 80011aa:	3301      	adds	r3, #1
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	fbb2 f4f3 	udiv	r4, r2, r3
 80011b2:	f7ff fd93 	bl	8000cdc <LL_RCC_PLL_GetN>
 80011b6:	4603      	mov	r3, r0
 80011b8:	fb03 f404 	mul.w	r4, r3, r4
 80011bc:	f7ff fd9c 	bl	8000cf8 <LL_RCC_PLL_GetR>
 80011c0:	4603      	mov	r3, r0
 80011c2:	0e5b      	lsrs	r3, r3, #25
 80011c4:	3301      	adds	r3, #1
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd90      	pop	{r4, r7, pc}
 80011d4:	08004f34 	.word	0x08004f34
 80011d8:	00f42400 	.word	0x00f42400

080011dc <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ec:	2b40      	cmp	r3, #64	; 0x40
 80011ee:	d101      	bne.n	80011f4 <LL_SPI_IsEnabled+0x18>
 80011f0:	2301      	movs	r3, #1
 80011f2:	e000      	b.n	80011f6 <LL_SPI_IsEnabled+0x1a>
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b29b      	uxth	r3, r3
 8001210:	461a      	mov	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	611a      	str	r2, [r3, #16]
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800122c:	2300      	movs	r3, #0
 800122e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ffd3 	bl	80011dc <LL_SPI_IsEnabled>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d13b      	bne.n	80012b4 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001244:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	6811      	ldr	r1, [r2, #0]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	6852      	ldr	r2, [r2, #4]
 8001250:	4311      	orrs	r1, r2
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	68d2      	ldr	r2, [r2, #12]
 8001256:	4311      	orrs	r1, r2
 8001258:	683a      	ldr	r2, [r7, #0]
 800125a:	6912      	ldr	r2, [r2, #16]
 800125c:	4311      	orrs	r1, r2
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	6952      	ldr	r2, [r2, #20]
 8001262:	4311      	orrs	r1, r2
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	6992      	ldr	r2, [r2, #24]
 8001268:	4311      	orrs	r1, r2
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	69d2      	ldr	r2, [r2, #28]
 800126e:	4311      	orrs	r1, r2
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	6a12      	ldr	r2, [r2, #32]
 8001274:	430a      	orrs	r2, r1
 8001276:	431a      	orrs	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001284:	f023 0304 	bic.w	r3, r3, #4
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6891      	ldr	r1, [r2, #8]
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	6952      	ldr	r2, [r2, #20]
 8001290:	0c12      	lsrs	r2, r2, #16
 8001292:	430a      	orrs	r2, r1
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012a2:	d105      	bne.n	80012b0 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a8:	4619      	mov	r1, r3
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ffa9 	bl	8001202 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80012b0:	2301      	movs	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80012da:	b480      	push	{r7}
 80012dc:	b083      	sub	sp, #12
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b083      	sub	sp, #12
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
 8001336:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800134a:	b480      	push	{r7}
 800134c:	b083      	sub	sp, #12
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001366:	b480      	push	{r7}
 8001368:	b083      	sub	sp, #12
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
 800136e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	683a      	ldr	r2, [r7, #0]
 8001374:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <LL_TIM_OC_SetCompareCH5>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001382:	b480      	push	{r7}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <LL_TIM_OC_SetCompareCH6>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	f043 0201 	orr.w	r2, r3, #1
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	615a      	str	r2, [r3, #20]
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80013da:	b480      	push	{r7}
 80013dc:	b083      	sub	sp, #12
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013f4:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2200      	movs	r2, #0
 80013fa:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	741a      	strb	r2, [r3, #16]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a2b      	ldr	r2, [pc, #172]	; (80014d0 <LL_TIM_Init+0xc0>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d007      	beq.n	8001438 <LL_TIM_Init+0x28>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800142e:	d003      	beq.n	8001438 <LL_TIM_Init+0x28>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a28      	ldr	r2, [pc, #160]	; (80014d4 <LL_TIM_Init+0xc4>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d106      	bne.n	8001446 <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	4313      	orrs	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a21      	ldr	r2, [pc, #132]	; (80014d0 <LL_TIM_Init+0xc0>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d00f      	beq.n	800146e <LL_TIM_Init+0x5e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001454:	d00b      	beq.n	800146e <LL_TIM_Init+0x5e>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a1e      	ldr	r2, [pc, #120]	; (80014d4 <LL_TIM_Init+0xc4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d007      	beq.n	800146e <LL_TIM_Init+0x5e>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a1d      	ldr	r2, [pc, #116]	; (80014d8 <LL_TIM_Init+0xc8>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d003      	beq.n	800146e <LL_TIM_Init+0x5e>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a1c      	ldr	r2, [pc, #112]	; (80014dc <LL_TIM_Init+0xcc>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d106      	bne.n	800147c <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	4313      	orrs	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	4619      	mov	r1, r3
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff ff26 	bl	80012da <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	4619      	mov	r1, r3
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff ff12 	bl	80012be <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a0c      	ldr	r2, [pc, #48]	; (80014d0 <LL_TIM_Init+0xc0>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d007      	beq.n	80014b2 <LL_TIM_Init+0xa2>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a0c      	ldr	r2, [pc, #48]	; (80014d8 <LL_TIM_Init+0xc8>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d003      	beq.n	80014b2 <LL_TIM_Init+0xa2>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a0b      	ldr	r2, [pc, #44]	; (80014dc <LL_TIM_Init+0xcc>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d105      	bne.n	80014be <LL_TIM_Init+0xae>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	7c1b      	ldrb	r3, [r3, #16]
 80014b6:	4619      	mov	r1, r3
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff1c 	bl	80012f6 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ff7b 	bl	80013ba <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80014c4:	2301      	movs	r3, #1
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40012c00 	.word	0x40012c00
 80014d4:	40000400 	.word	0x40000400
 80014d8:	40014000 	.word	0x40014000
 80014dc:	40014400 	.word	0x40014400

080014e0 <LL_TIM_OC_StructInit>:
  *         structure to their default values.
  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (the output channel configuration data structure)
  * @retval None
  */
void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct->CompareValue = 0x00000000U;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	615a      	str	r2, [r3, #20]
  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	619a      	str	r2, [r3, #24]
  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	61da      	str	r2, [r3, #28]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001530:	2300      	movs	r3, #0
 8001532:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800153a:	d01f      	beq.n	800157c <LL_TIM_OC_Init+0x58>
 800153c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001540:	d804      	bhi.n	800154c <LL_TIM_OC_Init+0x28>
 8001542:	2b01      	cmp	r3, #1
 8001544:	d00c      	beq.n	8001560 <LL_TIM_OC_Init+0x3c>
 8001546:	2b10      	cmp	r3, #16
 8001548:	d011      	beq.n	800156e <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800154a:	e033      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800154c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001550:	d022      	beq.n	8001598 <LL_TIM_OC_Init+0x74>
 8001552:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001556:	d026      	beq.n	80015a6 <LL_TIM_OC_Init+0x82>
 8001558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800155c:	d015      	beq.n	800158a <LL_TIM_OC_Init+0x66>
      break;
 800155e:	e029      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f000 f82c 	bl	80015c0 <OC1Config>
 8001568:	4603      	mov	r3, r0
 800156a:	75fb      	strb	r3, [r7, #23]
      break;
 800156c:	e022      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	68f8      	ldr	r0, [r7, #12]
 8001572:	f000 f899 	bl	80016a8 <OC2Config>
 8001576:	4603      	mov	r3, r0
 8001578:	75fb      	strb	r3, [r7, #23]
      break;
 800157a:	e01b      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800157c:	6879      	ldr	r1, [r7, #4]
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	f000 f90a 	bl	8001798 <OC3Config>
 8001584:	4603      	mov	r3, r0
 8001586:	75fb      	strb	r3, [r7, #23]
      break;
 8001588:	e014      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f000 f97b 	bl	8001888 <OC4Config>
 8001592:	4603      	mov	r3, r0
 8001594:	75fb      	strb	r3, [r7, #23]
      break;
 8001596:	e00d      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8001598:	6879      	ldr	r1, [r7, #4]
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f000 f9d4 	bl	8001948 <OC5Config>
 80015a0:	4603      	mov	r3, r0
 80015a2:	75fb      	strb	r3, [r7, #23]
      break;
 80015a4:	e006      	b.n	80015b4 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	f000 fa25 	bl	80019f8 <OC6Config>
 80015ae:	4603      	mov	r3, r0
 80015b0:	75fb      	strb	r3, [r7, #23]
      break;
 80015b2:	bf00      	nop
  }

  return result;
 80015b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	f023 0201 	bic.w	r2, r3, #1
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f023 0303 	bic.w	r3, r3, #3
 80015ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015fa:	683a      	ldr	r2, [r7, #0]
 80015fc:	6812      	ldr	r2, [r2, #0]
 80015fe:	4313      	orrs	r3, r2
 8001600:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f023 0202 	bic.w	r2, r3, #2
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f023 0201 	bic.w	r2, r3, #1
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	4313      	orrs	r3, r2
 800161c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a1e      	ldr	r2, [pc, #120]	; (800169c <OC1Config+0xdc>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d007      	beq.n	8001636 <OC1Config+0x76>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a1d      	ldr	r2, [pc, #116]	; (80016a0 <OC1Config+0xe0>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d003      	beq.n	8001636 <OC1Config+0x76>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a1c      	ldr	r2, [pc, #112]	; (80016a4 <OC1Config+0xe4>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d11e      	bne.n	8001674 <OC1Config+0xb4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f023 0208 	bic.w	r2, r3, #8
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4313      	orrs	r3, r2
 8001644:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	f023 0204 	bic.w	r2, r3, #4
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4313      	orrs	r3, r2
 8001654:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4313      	orrs	r3, r2
 8001662:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	4619      	mov	r1, r3
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff fe43 	bl	8001312 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001692:	2301      	movs	r3, #1
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40012c00 	.word	0x40012c00
 80016a0:	40014000 	.word	0x40014000
 80016a4:	40014400 	.word	0x40014400

080016a8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	f023 0210 	bic.w	r2, r3, #16
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	6812      	ldr	r2, [r2, #0]
 80016e6:	0212      	lsls	r2, r2, #8
 80016e8:	4313      	orrs	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	f023 0220 	bic.w	r2, r3, #32
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	4313      	orrs	r3, r2
 80016fa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	f023 0210 	bic.w	r2, r3, #16
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	011b      	lsls	r3, r3, #4
 8001708:	4313      	orrs	r3, r2
 800170a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a1f      	ldr	r2, [pc, #124]	; (800178c <OC2Config+0xe4>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d007      	beq.n	8001724 <OC2Config+0x7c>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a1e      	ldr	r2, [pc, #120]	; (8001790 <OC2Config+0xe8>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d003      	beq.n	8001724 <OC2Config+0x7c>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a1d      	ldr	r2, [pc, #116]	; (8001794 <OC2Config+0xec>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d11f      	bne.n	8001764 <OC2Config+0xbc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	019b      	lsls	r3, r3, #6
 8001730:	4313      	orrs	r3, r2
 8001732:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	019b      	lsls	r3, r3, #6
 8001740:	4313      	orrs	r3, r2
 8001742:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	4313      	orrs	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	4619      	mov	r1, r3
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff fdd9 	bl	800132e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001782:	2301      	movs	r3, #1
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40012c00 	.word	0x40012c00
 8001790:	40014000 	.word	0x40014000
 8001794:	40014400 	.word	0x40014400

08001798 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a1b      	ldr	r3, [r3, #32]
 80017b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f023 0303 	bic.w	r3, r3, #3
 80017c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	6812      	ldr	r2, [r2, #0]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	021b      	lsls	r3, r3, #8
 80017e6:	4313      	orrs	r3, r2
 80017e8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	021b      	lsls	r3, r3, #8
 80017f6:	4313      	orrs	r3, r2
 80017f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a1f      	ldr	r2, [pc, #124]	; (800187c <OC3Config+0xe4>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d007      	beq.n	8001812 <OC3Config+0x7a>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a1e      	ldr	r2, [pc, #120]	; (8001880 <OC3Config+0xe8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d003      	beq.n	8001812 <OC3Config+0x7a>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a1d      	ldr	r2, [pc, #116]	; (8001884 <OC3Config+0xec>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d11f      	bne.n	8001852 <OC3Config+0xba>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	029b      	lsls	r3, r3, #10
 800181e:	4313      	orrs	r3, r2
 8001820:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	029b      	lsls	r3, r3, #10
 800182e:	4313      	orrs	r3, r2
 8001830:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	011b      	lsls	r3, r3, #4
 800183e:	4313      	orrs	r3, r2
 8001840:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	015b      	lsls	r3, r3, #5
 800184e:	4313      	orrs	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	4619      	mov	r1, r3
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff fd70 	bl	800134a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001870:	2301      	movs	r3, #1
}
 8001872:	4618      	mov	r0, r3
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40012c00 	.word	0x40012c00
 8001880:	40014000 	.word	0x40014000
 8001884:	40014400 	.word	0x40014400

08001888 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	6812      	ldr	r2, [r2, #0]
 80018c6:	0212      	lsls	r2, r2, #8
 80018c8:	4313      	orrs	r3, r2
 80018ca:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	031b      	lsls	r3, r3, #12
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	031b      	lsls	r3, r3, #12
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a13      	ldr	r2, [pc, #76]	; (800193c <OC4Config+0xb4>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d007      	beq.n	8001904 <OC4Config+0x7c>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a12      	ldr	r2, [pc, #72]	; (8001940 <OC4Config+0xb8>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d003      	beq.n	8001904 <OC4Config+0x7c>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a11      	ldr	r2, [pc, #68]	; (8001944 <OC4Config+0xbc>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d107      	bne.n	8001914 <OC4Config+0x8c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	019b      	lsls	r3, r3, #6
 8001910:	4313      	orrs	r3, r2
 8001912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	4619      	mov	r1, r3
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fd1d 	bl	8001366 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001932:	2301      	movs	r3, #1
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40012c00 	.word	0x40012c00
 8001940:	40014000 	.word	0x40014000
 8001944:	40014400 	.word	0x40014400

08001948 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001968:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	4313      	orrs	r3, r2
 800197a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	041b      	lsls	r3, r3, #16
 8001988:	4313      	orrs	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	041b      	lsls	r3, r3, #16
 8001998:	4313      	orrs	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a13      	ldr	r2, [pc, #76]	; (80019ec <OC5Config+0xa4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d007      	beq.n	80019b4 <OC5Config+0x6c>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <OC5Config+0xa8>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d003      	beq.n	80019b4 <OC5Config+0x6c>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a11      	ldr	r2, [pc, #68]	; (80019f4 <OC5Config+0xac>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d109      	bne.n	80019c8 <OC5Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	021b      	lsls	r3, r3, #8
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	4619      	mov	r1, r3
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff fcd4 	bl	8001382 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80019e0:	2301      	movs	r3, #1
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40012c00 	.word	0x40012c00
 80019f0:	40014000 	.word	0x40014000
 80019f4:	40014400 	.word	0x40014400

080019f8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a1b      	ldr	r3, [r3, #32]
 8001a06:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a18:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	6812      	ldr	r2, [r2, #0]
 8001a28:	0212      	lsls	r2, r2, #8
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	051b      	lsls	r3, r3, #20
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	051b      	lsls	r3, r3, #20
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <OC6Config+0xa4>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d007      	beq.n	8001a66 <OC6Config+0x6e>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a11      	ldr	r2, [pc, #68]	; (8001aa0 <OC6Config+0xa8>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d003      	beq.n	8001a66 <OC6Config+0x6e>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a10      	ldr	r2, [pc, #64]	; (8001aa4 <OC6Config+0xac>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d109      	bne.n	8001a7a <OC6Config+0x82>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	029b      	lsls	r3, r3, #10
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	4619      	mov	r1, r3
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f7ff fc89 	bl	800139e <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40012c00 	.word	0x40012c00
 8001aa0:	40014000 	.word	0x40014000
 8001aa4:	40014400 	.word	0x40014400

08001aa8 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	bf0c      	ite	eq
 8001abc:	2301      	moveq	r3, #1
 8001abe:	2300      	movne	r3, #0
 8001ac0:	b2db      	uxtb	r3, r3
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
 8001ad6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	605a      	str	r2, [r3, #4]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
}
 8001b0e:	bf00      	nop
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 8001b1a:	b4b0      	push	{r4, r5, r7}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	607a      	str	r2, [r7, #4]
 8001b26:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001b28:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001b2a:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b32:	d114      	bne.n	8001b5e <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint16_t)PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	005a      	lsls	r2, r3, #1
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	085b      	lsrs	r3, r3, #1
 8001b3c:	441a      	add	r2, r3
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 8001b48:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001b4c:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001b4e:	086b      	lsrs	r3, r5, #1
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint16_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8001b5c:	e00a      	b.n	8001b74 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	085a      	lsrs	r2, r3, #1
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	441a      	add	r2, r3
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	461a      	mov	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	60da      	str	r2, [r3, #12]
}
 8001b74:	bf00      	nop
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bcb0      	pop	{r4, r5, r7}
 8001b7c:	4770      	bx	lr
	...

08001b80 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ff88 	bl	8001aa8 <LL_USART_IsEnabled>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d151      	bne.n	8001c42 <LL_USART_Init+0xc2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <LL_USART_Init+0xcc>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	6851      	ldr	r1, [r2, #4]
 8001baa:	683a      	ldr	r2, [r7, #0]
 8001bac:	68d2      	ldr	r2, [r2, #12]
 8001bae:	4311      	orrs	r1, r2
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	6912      	ldr	r2, [r2, #16]
 8001bb4:	4311      	orrs	r1, r2
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	6992      	ldr	r2, [r2, #24]
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ff80 	bl	8001ace <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7ff ff8d 	bl	8001af4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a1c      	ldr	r2, [pc, #112]	; (8001c50 <LL_USART_Init+0xd0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d104      	bne.n	8001bec <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8001be2:	2003      	movs	r0, #3
 8001be4:	f7ff f8a4 	bl	8000d30 <LL_RCC_GetUSARTClockFreq>
 8001be8:	60b8      	str	r0, [r7, #8]
 8001bea:	e019      	b.n	8001c20 <LL_USART_Init+0xa0>
    }
    else if (USARTx == USART2)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a19      	ldr	r2, [pc, #100]	; (8001c54 <LL_USART_Init+0xd4>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d104      	bne.n	8001bfe <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8001bf4:	200c      	movs	r0, #12
 8001bf6:	f7ff f89b 	bl	8000d30 <LL_RCC_GetUSARTClockFreq>
 8001bfa:	60b8      	str	r0, [r7, #8]
 8001bfc:	e010      	b.n	8001c20 <LL_USART_Init+0xa0>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a15      	ldr	r2, [pc, #84]	; (8001c58 <LL_USART_Init+0xd8>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d104      	bne.n	8001c10 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8001c06:	2030      	movs	r0, #48	; 0x30
 8001c08:	f7ff f892 	bl	8000d30 <LL_RCC_GetUSARTClockFreq>
 8001c0c:	60b8      	str	r0, [r7, #8]
 8001c0e:	e007      	b.n	8001c20 <LL_USART_Init+0xa0>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a12      	ldr	r2, [pc, #72]	; (8001c5c <LL_USART_Init+0xdc>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d103      	bne.n	8001c20 <LL_USART_Init+0xa0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8001c18:	20c0      	movs	r0, #192	; 0xc0
 8001c1a:	f7ff f943 	bl	8000ea4 <LL_RCC_GetUARTClockFreq>
 8001c1e:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00d      	beq.n	8001c42 <LL_USART_Init+0xc2>
        && (USART_InitStruct->BaudRate != 0U))
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d009      	beq.n	8001c42 <LL_USART_Init+0xc2>
    {
      status = SUCCESS;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	699a      	ldr	r2, [r3, #24]
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68b9      	ldr	r1, [r7, #8]
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ff6c 	bl	8001b1a <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	efff69f3 	.word	0xefff69f3
 8001c50:	40013800 	.word	0x40013800
 8001c54:	40004400 	.word	0x40004400
 8001c58:	40004800 	.word	0x40004800
 8001c5c:	40004c00 	.word	0x40004c00

08001c60 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001c6a:	4909      	ldr	r1, [pc, #36]	; (8001c90 <LL_InitTick+0x30>)
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c74:	3b01      	subs	r3, #1
 8001c76:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <LL_InitTick+0x30>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c7e:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <LL_InitTick+0x30>)
 8001c80:	2205      	movs	r2, #5
 8001c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	e000e010 	.word	0xe000e010

08001c94 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001c9c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ffdd 	bl	8001c60 <LL_InitTick>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001cb8:	4a04      	ldr	r2, [pc, #16]	; (8001ccc <LL_SetSystemCoreClock+0x1c>)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6013      	str	r3, [r2, #0]
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20000008 	.word	0x20000008

08001cd0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001d3e:	4909      	ldr	r1, [pc, #36]	; (8001d64 <NVIC_EnableIRQ+0x30>)
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	095b      	lsrs	r3, r3, #5
 8001d46:	79fa      	ldrb	r2, [r7, #7]
 8001d48:	f002 021f 	and.w	r2, r2, #31
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000e100 	.word	0xe000e100

08001d68 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001d72:	4909      	ldr	r1, [pc, #36]	; (8001d98 <NVIC_DisableIRQ+0x30>)
 8001d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d78:	095b      	lsrs	r3, r3, #5
 8001d7a:	79fa      	ldrb	r2, [r7, #7]
 8001d7c:	f002 021f 	and.w	r2, r2, #31
 8001d80:	2001      	movs	r0, #1
 8001d82:	fa00 f202 	lsl.w	r2, r0, r2
 8001d86:	3320      	adds	r3, #32
 8001d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr
 8001d98:	e000e100 	.word	0xe000e100

08001d9c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	da0b      	bge.n	8001dc8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db0:	490d      	ldr	r1, [pc, #52]	; (8001de8 <NVIC_SetPriority+0x4c>)
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	3b04      	subs	r3, #4
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	0112      	lsls	r2, r2, #4
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc6:	e009      	b.n	8001ddc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc8:	4908      	ldr	r1, [pc, #32]	; (8001dec <NVIC_SetPriority+0x50>)
 8001dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	0112      	lsls	r2, r2, #4
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000ed00 	.word	0xe000ed00
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	; 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f1c3 0307 	rsb	r3, r3, #7
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf28      	it	cs
 8001e0e:	2304      	movcs	r3, #4
 8001e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3304      	adds	r3, #4
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	d902      	bls.n	8001e20 <NVIC_EncodePriority+0x30>
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3b03      	subs	r3, #3
 8001e1e:	e000      	b.n	8001e22 <NVIC_EncodePriority+0x32>
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	2201      	movs	r2, #1
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	1e5a      	subs	r2, r3, #1
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	401a      	ands	r2, r3
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e36:	2101      	movs	r1, #1
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	1e59      	subs	r1, r3, #1
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	4313      	orrs	r3, r2
         );
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3724      	adds	r7, #36	; 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
	...

08001e54 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001e54:	b490      	push	{r4, r7}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8001e5e:	4c11      	ldr	r4, [pc, #68]	; (8001ea4 <LL_SYSCFG_SetEXTISource+0x50>)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	490f      	ldr	r1, [pc, #60]	; (8001ea4 <LL_SYSCFG_SetEXTISource+0x50>)
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	3202      	adds	r2, #2
 8001e6c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	0c12      	lsrs	r2, r2, #16
 8001e74:	43d2      	mvns	r2, r2
 8001e76:	4011      	ands	r1, r2
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	0c12      	lsrs	r2, r2, #16
 8001e7c:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	fa92 f2a2 	rbit	r2, r2
 8001e84:	60ba      	str	r2, [r7, #8]
  return(result);
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e92:	430a      	orrs	r2, r1
 8001e94:	3302      	adds	r3, #2
 8001e96:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc90      	pop	{r4, r7}
 8001ea2:	4770      	bx	lr
 8001ea4:	40010000 	.word	0x40010000

08001ea8 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001eb0:	4906      	ldr	r1, [pc, #24]	; (8001ecc <LL_FLASH_SetLatency+0x24>)
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <LL_FLASH_SetLatency+0x24>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 0207 	bic.w	r2, r3, #7
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	600b      	str	r3, [r1, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	40022000 	.word	0x40022000

08001ed0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <LL_FLASH_GetLatency+0x18>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0307 	and.w	r3, r3, #7
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40022000 	.word	0x40022000

08001eec <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	d106      	bne.n	8001f08 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001efa:	4a09      	ldr	r2, [pc, #36]	; (8001f20 <LL_SYSTICK_SetClkSource+0x34>)
 8001efc:	4b08      	ldr	r3, [pc, #32]	; (8001f20 <LL_SYSTICK_SetClkSource+0x34>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001f06:	e005      	b.n	8001f14 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001f08:	4a05      	ldr	r2, [pc, #20]	; (8001f20 <LL_SYSTICK_SetClkSource+0x34>)
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <LL_SYSTICK_SetClkSource+0x34>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f023 0304 	bic.w	r3, r3, #4
 8001f12:	6013      	str	r3, [r2, #0]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000e010 	.word	0xe000e010

08001f24 <LL_RCC_HSE_EnableBypass>:
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001f28:	4a05      	ldr	r2, [pc, #20]	; (8001f40 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001f2a:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f32:	6013      	str	r3, [r2, #0]
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40021000 	.word	0x40021000

08001f44 <LL_RCC_HSE_Enable>:
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001f48:	4a05      	ldr	r2, [pc, #20]	; (8001f60 <LL_RCC_HSE_Enable+0x1c>)
 8001f4a:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <LL_RCC_HSE_Enable+0x1c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40021000 	.word	0x40021000

08001f64 <LL_RCC_HSE_IsReady>:
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <LL_RCC_HSE_IsReady+0x24>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f74:	bf0c      	ite	eq
 8001f76:	2301      	moveq	r3, #1
 8001f78:	2300      	movne	r3, #0
 8001f7a:	b2db      	uxtb	r3, r3
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40021000 	.word	0x40021000

08001f8c <LL_RCC_LSI_Enable>:
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001f90:	4a06      	ldr	r2, [pc, #24]	; (8001fac <LL_RCC_LSI_Enable+0x20>)
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <LL_RCC_LSI_Enable+0x20>)
 8001f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40021000 	.word	0x40021000

08001fb0 <LL_RCC_LSI_IsReady>:
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8001fb4:	4b07      	ldr	r3, [pc, #28]	; (8001fd4 <LL_RCC_LSI_IsReady+0x24>)
 8001fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	bf0c      	ite	eq
 8001fc2:	2301      	moveq	r3, #1
 8001fc4:	2300      	movne	r3, #0
 8001fc6:	b2db      	uxtb	r3, r3
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40021000 	.word	0x40021000

08001fd8 <LL_RCC_SetSysClkSource>:
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001fe0:	4906      	ldr	r1, [pc, #24]	; (8001ffc <LL_RCC_SetSysClkSource+0x24>)
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <LL_RCC_SetSysClkSource+0x24>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f023 0203 	bic.w	r2, r3, #3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	608b      	str	r3, [r1, #8]
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	40021000 	.word	0x40021000

08002000 <LL_RCC_GetSysClkSource>:
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002004:	4b04      	ldr	r3, [pc, #16]	; (8002018 <LL_RCC_GetSysClkSource+0x18>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 030c 	and.w	r3, r3, #12
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40021000 	.word	0x40021000

0800201c <LL_RCC_SetAHBPrescaler>:
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002024:	4906      	ldr	r1, [pc, #24]	; (8002040 <LL_RCC_SetAHBPrescaler+0x24>)
 8002026:	4b06      	ldr	r3, [pc, #24]	; (8002040 <LL_RCC_SetAHBPrescaler+0x24>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4313      	orrs	r3, r2
 8002032:	608b      	str	r3, [r1, #8]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	40021000 	.word	0x40021000

08002044 <LL_RCC_SetAPB1Prescaler>:
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800204c:	4906      	ldr	r1, [pc, #24]	; (8002068 <LL_RCC_SetAPB1Prescaler+0x24>)
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4313      	orrs	r3, r2
 800205a:	608b      	str	r3, [r1, #8]
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	40021000 	.word	0x40021000

0800206c <LL_RCC_SetAPB2Prescaler>:
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002074:	4906      	ldr	r1, [pc, #24]	; (8002090 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002076:	4b06      	ldr	r3, [pc, #24]	; (8002090 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4313      	orrs	r3, r2
 8002082:	608b      	str	r3, [r1, #8]
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	40021000 	.word	0x40021000

08002094 <LL_RCC_SetUSARTClockSource>:
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFF));
 800209c:	4909      	ldr	r1, [pc, #36]	; (80020c4 <LL_RCC_SetUSARTClockSource+0x30>)
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <LL_RCC_SetUSARTClockSource+0x30>)
 80020a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	0c1b      	lsrs	r3, r3, #16
 80020a8:	43db      	mvns	r3, r3
 80020aa:	401a      	ands	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40021000 	.word	0x40021000

080020c8 <LL_RCC_SetI2CClockSource>:
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	0e1a      	lsrs	r2, r3, #24
 80020d4:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <LL_RCC_SetI2CClockSource+0x48>)
 80020d6:	4413      	add	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2103      	movs	r1, #3
 80020e6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	401a      	ands	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	b2d9      	uxtb	r1, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	0c1b      	lsrs	r3, r3, #16
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	fa01 f303 	lsl.w	r3, r1, r3
 80020fc:	431a      	orrs	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	601a      	str	r2, [r3, #0]
}
 8002102:	bf00      	nop
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40021088 	.word	0x40021088

08002114 <LL_RCC_PLL_Enable>:
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002118:	4a05      	ldr	r2, [pc, #20]	; (8002130 <LL_RCC_PLL_Enable+0x1c>)
 800211a:	4b05      	ldr	r3, [pc, #20]	; (8002130 <LL_RCC_PLL_Enable+0x1c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002122:	6013      	str	r3, [r2, #0]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000

08002134 <LL_RCC_PLL_IsReady>:
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002138:	4b07      	ldr	r3, [pc, #28]	; (8002158 <LL_RCC_PLL_IsReady+0x24>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002140:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002144:	bf0c      	ite	eq
 8002146:	2301      	moveq	r3, #1
 8002148:	2300      	movne	r3, #0
 800214a:	b2db      	uxtb	r3, r3
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40021000 	.word	0x40021000

0800215c <LL_RCC_PLL_ConfigDomain_SYS>:
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
 8002168:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800216a:	480a      	ldr	r0, [pc, #40]	; (8002194 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800216c:	4b09      	ldr	r3, [pc, #36]	; (8002194 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800216e:	68da      	ldr	r2, [r3, #12]
 8002170:	4b09      	ldr	r3, [pc, #36]	; (8002198 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8002172:	4013      	ands	r3, r2
 8002174:	68f9      	ldr	r1, [r7, #12]
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	4311      	orrs	r1, r2
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	0212      	lsls	r2, r2, #8
 800217e:	4311      	orrs	r1, r2
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	4313      	orrs	r3, r2
 8002186:	60c3      	str	r3, [r0, #12]
}
 8002188:	bf00      	nop
 800218a:	3714      	adds	r7, #20
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	40021000 	.word	0x40021000
 8002198:	f9ff808c 	.word	0xf9ff808c

0800219c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80021a0:	4a05      	ldr	r2, [pc, #20]	; (80021b8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021aa:	60d3      	str	r3, [r2, #12]
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	40021000 	.word	0x40021000

080021bc <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80021c4:	4906      	ldr	r1, [pc, #24]	; (80021e0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80021c6:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	600b      	str	r3, [r1, #0]
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	40007000 	.word	0x40007000

080021e4 <LL_I2C_Enable>:
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f043 0201 	orr.w	r2, r3, #1
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	601a      	str	r2, [r3, #0]
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <LL_I2C_EnableClockStretching>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	601a      	str	r2, [r3, #0]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_I2C_DisableGeneralCall>:
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	601a      	str	r2, [r3, #0]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <LL_I2C_SetOwnAddress2>:
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002258:	f023 0306 	bic.w	r3, r3, #6
 800225c:	68b9      	ldr	r1, [r7, #8]
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	430a      	orrs	r2, r1
 8002262:	431a      	orrs	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	60da      	str	r2, [r3, #12]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_I2C_DisableOwnAddress2>:
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	60da      	str	r2, [r3, #12]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_I2C_EnableAutoEndMode>:
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	605a      	str	r2, [r3, #4]
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80022bc:	4908      	ldr	r1, [pc, #32]	; (80022e0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80022be:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80022c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80022ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4013      	ands	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022d2:	68fb      	ldr	r3, [r7, #12]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40021000 	.word	0x40021000

080022e4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80022ec:	4908      	ldr	r1, [pc, #32]	; (8002310 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80022f8:	4b05      	ldr	r3, [pc, #20]	; (8002310 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022fa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002302:	68fb      	ldr	r3, [r7, #12]
}
 8002304:	bf00      	nop
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40021000 	.word	0x40021000

08002314 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800231c:	4908      	ldr	r1, [pc, #32]	; (8002340 <LL_APB2_GRP1_EnableClock+0x2c>)
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002320:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4313      	orrs	r3, r2
 8002326:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002328:	4b05      	ldr	r3, [pc, #20]	; (8002340 <LL_APB2_GRP1_EnableClock+0x2c>)
 800232a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4013      	ands	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	bf00      	nop
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40021000 	.word	0x40021000

08002344 <LL_SPI_Enable>:
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	601a      	str	r2, [r3, #0]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_SPI_Disable>:
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	601a      	str	r2, [r3, #0]
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <LL_SPI_SetStandard>:
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f023 0210 	bic.w	r2, r3, #16
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	605a      	str	r2, [r3, #4]
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <LL_SPI_EnableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_EnableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f043 0208 	orr.w	r2, r3, #8
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	605a      	str	r2, [r3, #4]
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <LL_GPIO_SetPinMode>:
{
 80023ca:	b480      	push	{r7}
 80023cc:	b089      	sub	sp, #36	; 0x24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	fa93 f3a3 	rbit	r3, r3
 80023e4:	613b      	str	r3, [r7, #16]
  return(result);
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	fab3 f383 	clz	r3, r3
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	2103      	movs	r1, #3
 80023f0:	fa01 f303 	lsl.w	r3, r1, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	401a      	ands	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	fa93 f3a3 	rbit	r3, r3
 8002402:	61bb      	str	r3, [r7, #24]
  return(result);
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	fab3 f383 	clz	r3, r3
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	fa01 f303 	lsl.w	r3, r1, r3
 8002412:	431a      	orrs	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	601a      	str	r2, [r3, #0]
}
 8002418:	bf00      	nop
 800241a:	3724      	adds	r7, #36	; 0x24
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <LL_GPIO_SetPinPull>:
{
 8002424:	b480      	push	{r7}
 8002426:	b089      	sub	sp, #36	; 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	68da      	ldr	r2, [r3, #12]
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	fa93 f3a3 	rbit	r3, r3
 800243e:	613b      	str	r3, [r7, #16]
  return(result);
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	fab3 f383 	clz	r3, r3
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	2103      	movs	r1, #3
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43db      	mvns	r3, r3
 8002450:	401a      	ands	r2, r3
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	fa93 f3a3 	rbit	r3, r3
 800245c:	61bb      	str	r3, [r7, #24]
  return(result);
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	fab3 f383 	clz	r3, r3
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	431a      	orrs	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	60da      	str	r2, [r3, #12]
}
 8002472:	bf00      	nop
 8002474:	3724      	adds	r7, #36	; 0x24
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <LL_TIM_EnableCounter>:
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	601a      	str	r2, [r3, #0]
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
	...

080024d8 <LL_TIM_OC_EnablePreload>:
{
 80024d8:	b4b0      	push	{r4, r5, r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d028      	beq.n	800253a <LL_TIM_OC_EnablePreload+0x62>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d023      	beq.n	8002536 <LL_TIM_OC_EnablePreload+0x5e>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b10      	cmp	r3, #16
 80024f2:	d01e      	beq.n	8002532 <LL_TIM_OC_EnablePreload+0x5a>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	2b40      	cmp	r3, #64	; 0x40
 80024f8:	d019      	beq.n	800252e <LL_TIM_OC_EnablePreload+0x56>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002500:	d013      	beq.n	800252a <LL_TIM_OC_EnablePreload+0x52>
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002508:	d00d      	beq.n	8002526 <LL_TIM_OC_EnablePreload+0x4e>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002510:	d007      	beq.n	8002522 <LL_TIM_OC_EnablePreload+0x4a>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002518:	d101      	bne.n	800251e <LL_TIM_OC_EnablePreload+0x46>
 800251a:	2307      	movs	r3, #7
 800251c:	e00e      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 800251e:	2308      	movs	r3, #8
 8002520:	e00c      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 8002522:	2306      	movs	r3, #6
 8002524:	e00a      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 8002526:	2305      	movs	r3, #5
 8002528:	e008      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 800252a:	2304      	movs	r3, #4
 800252c:	e006      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 800252e:	2303      	movs	r3, #3
 8002530:	e004      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 8002532:	2302      	movs	r3, #2
 8002534:	e002      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <LL_TIM_OC_EnablePreload+0x64>
 800253a:	2300      	movs	r3, #0
 800253c:	461d      	mov	r5, r3
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3318      	adds	r3, #24
 8002542:	461a      	mov	r2, r3
 8002544:	4629      	mov	r1, r5
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <LL_TIM_OC_EnablePreload+0x94>)
 8002548:	5c5b      	ldrb	r3, [r3, r1]
 800254a:	4413      	add	r3, r2
 800254c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800254e:	6822      	ldr	r2, [r4, #0]
 8002550:	4629      	mov	r1, r5
 8002552:	4b07      	ldr	r3, [pc, #28]	; (8002570 <LL_TIM_OC_EnablePreload+0x98>)
 8002554:	5c5b      	ldrb	r3, [r3, r1]
 8002556:	4619      	mov	r1, r3
 8002558:	2308      	movs	r3, #8
 800255a:	408b      	lsls	r3, r1
 800255c:	4313      	orrs	r3, r2
 800255e:	6023      	str	r3, [r4, #0]
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bcb0      	pop	{r4, r5, r7}
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	08004f04 	.word	0x08004f04
 8002570:	08004f10 	.word	0x08004f10

08002574 <LL_TIM_SetClockSource>:
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002586:	f023 0307 	bic.w	r3, r3, #7
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	431a      	orrs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	609a      	str	r2, [r3, #8]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <LL_USART_Enable>:
{
 800259e:	b480      	push	{r7}
 80025a0:	b083      	sub	sp, #12
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f043 0201 	orr.w	r2, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	601a      	str	r2, [r3, #0]
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <LL_USART_SetTXRXSwap>:
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
 80025c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	605a      	str	r2, [r3, #4]
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	609a      	str	r2, [r3, #8]
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f043 0220 	orr.w	r2, r3, #32
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	601a      	str	r2, [r3, #0]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <LL_Init>:

//#include "stm32l4xx_ll_dma.h"



void LL_Init(void){
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002634:	2001      	movs	r0, #1
 8002636:	f7ff fe6d 	bl	8002314 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800263a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800263e:	f7ff fe51 	bl	80022e4 <LL_APB1_GRP1_EnableClock>

	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002642:	2003      	movs	r0, #3
 8002644:	f7ff fb44 	bl	8001cd0 <NVIC_SetPriorityGrouping>

	/* System interrupt init*/
	/* MemoryManagement_IRQn interrupt configuration */
	NVIC_SetPriority(MemoryManagement_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002648:	f7ff fb66 	bl	8001d18 <NVIC_GetPriorityGrouping>
 800264c:	4603      	mov	r3, r0
 800264e:	2200      	movs	r2, #0
 8002650:	2100      	movs	r1, #0
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fbcc 	bl	8001df0 <NVIC_EncodePriority>
 8002658:	4603      	mov	r3, r0
 800265a:	4619      	mov	r1, r3
 800265c:	f06f 000b 	mvn.w	r0, #11
 8002660:	f7ff fb9c 	bl	8001d9c <NVIC_SetPriority>
	/* BusFault_IRQn interrupt configuration */
	NVIC_SetPriority(BusFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002664:	f7ff fb58 	bl	8001d18 <NVIC_GetPriorityGrouping>
 8002668:	4603      	mov	r3, r0
 800266a:	2200      	movs	r2, #0
 800266c:	2100      	movs	r1, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fbbe 	bl	8001df0 <NVIC_EncodePriority>
 8002674:	4603      	mov	r3, r0
 8002676:	4619      	mov	r1, r3
 8002678:	f06f 000a 	mvn.w	r0, #10
 800267c:	f7ff fb8e 	bl	8001d9c <NVIC_SetPriority>
	/* UsageFault_IRQn interrupt configuration */
	NVIC_SetPriority(UsageFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002680:	f7ff fb4a 	bl	8001d18 <NVIC_GetPriorityGrouping>
 8002684:	4603      	mov	r3, r0
 8002686:	2200      	movs	r2, #0
 8002688:	2100      	movs	r1, #0
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fbb0 	bl	8001df0 <NVIC_EncodePriority>
 8002690:	4603      	mov	r3, r0
 8002692:	4619      	mov	r1, r3
 8002694:	f06f 0009 	mvn.w	r0, #9
 8002698:	f7ff fb80 	bl	8001d9c <NVIC_SetPriority>
	/* SVCall_IRQn interrupt configuration */
	NVIC_SetPriority(SVCall_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800269c:	f7ff fb3c 	bl	8001d18 <NVIC_GetPriorityGrouping>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2200      	movs	r2, #0
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fba2 	bl	8001df0 <NVIC_EncodePriority>
 80026ac:	4603      	mov	r3, r0
 80026ae:	4619      	mov	r1, r3
 80026b0:	f06f 0004 	mvn.w	r0, #4
 80026b4:	f7ff fb72 	bl	8001d9c <NVIC_SetPriority>
	/* DebugMonitor_IRQn interrupt configuration */
	NVIC_SetPriority(DebugMonitor_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80026b8:	f7ff fb2e 	bl	8001d18 <NVIC_GetPriorityGrouping>
 80026bc:	4603      	mov	r3, r0
 80026be:	2200      	movs	r2, #0
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7ff fb94 	bl	8001df0 <NVIC_EncodePriority>
 80026c8:	4603      	mov	r3, r0
 80026ca:	4619      	mov	r1, r3
 80026cc:	f06f 0003 	mvn.w	r0, #3
 80026d0:	f7ff fb64 	bl	8001d9c <NVIC_SetPriority>
	/* PendSV_IRQn interrupt configuration */
	NVIC_SetPriority(PendSV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80026d4:	f7ff fb20 	bl	8001d18 <NVIC_GetPriorityGrouping>
 80026d8:	4603      	mov	r3, r0
 80026da:	2200      	movs	r2, #0
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fb86 	bl	8001df0 <NVIC_EncodePriority>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4619      	mov	r1, r3
 80026e8:	f06f 0001 	mvn.w	r0, #1
 80026ec:	f7ff fb56 	bl	8001d9c <NVIC_SetPriority>
	/* SysTick_IRQn interrupt configuration */
	//NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
}
 80026f0:	bf00      	nop
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void){
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 80026f8:	2004      	movs	r0, #4
 80026fa:	f7ff fbd5 	bl	8001ea8 <LL_FLASH_SetLatency>

	if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4){
 80026fe:	f7ff fbe7 	bl	8001ed0 <LL_FLASH_GetLatency>
 8002702:	4603      	mov	r3, r0
 8002704:	2b04      	cmp	r3, #4
 8002706:	d003      	beq.n	8002710 <SystemClock_Config+0x1c>
		Error_Handler();
 8002708:	2146      	movs	r1, #70	; 0x46
 800270a:	482d      	ldr	r0, [pc, #180]	; (80027c0 <SystemClock_Config+0xcc>)
 800270c:	f000 fb48 	bl	8002da0 <_Error_Handler>
	}

	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8002710:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002714:	f7ff fd52 	bl	80021bc <LL_PWR_SetRegulVoltageScaling>

  	//Enable HSE
  	LL_RCC_HSE_EnableBypass();
 8002718:	f7ff fc04 	bl	8001f24 <LL_RCC_HSE_EnableBypass>
  	LL_RCC_HSE_Enable();
 800271c:	f7ff fc12 	bl	8001f44 <LL_RCC_HSE_Enable>
   	// Wait till HSE is ready
  	while(LL_RCC_HSE_IsReady() != 1);
 8002720:	bf00      	nop
 8002722:	f7ff fc1f 	bl	8001f64 <LL_RCC_HSE_IsReady>
 8002726:	4603      	mov	r3, r0
 8002728:	2b01      	cmp	r3, #1
 800272a:	d1fa      	bne.n	8002722 <SystemClock_Config+0x2e>
	while(LL_RCC_HSI_IsReady() != 1);
	//LL_RCC_HSI_SetCalibTrimming(16);//not need to do this
	*/

	// Enable LSI
	LL_RCC_LSI_Enable();
 800272c:	f7ff fc2e 	bl	8001f8c <LL_RCC_LSI_Enable>

	/* Wait till LSI is ready */
	while(LL_RCC_LSI_IsReady() != 1);
 8002730:	bf00      	nop
 8002732:	f7ff fc3d 	bl	8001fb0 <LL_RCC_LSI_IsReady>
 8002736:	4603      	mov	r3, r0
 8002738:	2b01      	cmp	r3, #1
 800273a:	d1fa      	bne.n	8002732 <SystemClock_Config+0x3e>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 10, LL_RCC_PLLR_DIV_2); // LL_RCC_PLLSOURCE_HSE
 800273c:	2300      	movs	r3, #0
 800273e:	220a      	movs	r2, #10
 8002740:	2100      	movs	r1, #0
 8002742:	2003      	movs	r0, #3
 8002744:	f7ff fd0a 	bl	800215c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8002748:	f7ff fce4 	bl	8002114 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 800274c:	f7ff fd26 	bl	800219c <LL_RCC_PLL_EnableDomain_SYS>

	/* Wait till PLL is ready */
	while(LL_RCC_PLL_IsReady() != 1);
 8002750:	bf00      	nop
 8002752:	f7ff fcef 	bl	8002134 <LL_RCC_PLL_IsReady>
 8002756:	4603      	mov	r3, r0
 8002758:	2b01      	cmp	r3, #1
 800275a:	d1fa      	bne.n	8002752 <SystemClock_Config+0x5e>

	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800275c:	2003      	movs	r0, #3
 800275e:	f7ff fc3b 	bl	8001fd8 <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002762:	bf00      	nop
 8002764:	f7ff fc4c 	bl	8002000 <LL_RCC_GetSysClkSource>
 8002768:	4603      	mov	r3, r0
 800276a:	2b0c      	cmp	r3, #12
 800276c:	d1fa      	bne.n	8002764 <SystemClock_Config+0x70>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800276e:	2000      	movs	r0, #0
 8002770:	f7ff fc54 	bl	800201c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002774:	2000      	movs	r0, #0
 8002776:	f7ff fc65 	bl	8002044 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800277a:	2000      	movs	r0, #0
 800277c:	f7ff fc76 	bl	800206c <LL_RCC_SetAPB2Prescaler>
	LL_Init1msTick(80000000);
 8002780:	4810      	ldr	r0, [pc, #64]	; (80027c4 <SystemClock_Config+0xd0>)
 8002782:	f7ff fa87 	bl	8001c94 <LL_Init1msTick>
	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8002786:	2004      	movs	r0, #4
 8002788:	f7ff fbb0 	bl	8001eec <LL_SYSTICK_SetClkSource>
	LL_SetSystemCoreClock(80000000);
 800278c:	480d      	ldr	r0, [pc, #52]	; (80027c4 <SystemClock_Config+0xd0>)
 800278e:	f7ff fa8f 	bl	8001cb0 <LL_SetSystemCoreClock>

  /* Setup clock source for USART1 and I2C */
	LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_SYSCLK);
 8002792:	480d      	ldr	r0, [pc, #52]	; (80027c8 <SystemClock_Config+0xd4>)
 8002794:	f7ff fc7e 	bl	8002094 <LL_RCC_SetUSARTClockSource>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_SYSCLK);
 8002798:	480c      	ldr	r0, [pc, #48]	; (80027cc <SystemClock_Config+0xd8>)
 800279a:	f7ff fc95 	bl	80020c8 <LL_RCC_SetI2CClockSource>

	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800279e:	f7ff fabb 	bl	8001d18 <NVIC_GetPriorityGrouping>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2200      	movs	r2, #0
 80027a6:	210f      	movs	r1, #15
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fb21 	bl	8001df0 <NVIC_EncodePriority>
 80027ae:	4603      	mov	r3, r0
 80027b0:	4619      	mov	r1, r3
 80027b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027b6:	f7ff faf1 	bl	8001d9c <NVIC_SetPriority>
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	08004d20 	.word	0x08004d20
 80027c4:	04c4b400 	.word	0x04c4b400
 80027c8:	00030001 	.word	0x00030001
 80027cc:	000c0001 	.word	0x000c0001

080027d0 <SetupLED>:

/**
  * @brief  This function setup  Led on the KTIVT_SS_board.
  * @retval None
*/
void SetupLED(void){
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0

	LL_GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80027d6:	2004      	movs	r0, #4
 80027d8:	f7ff fd6c 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>

	 /*Configure LED_Yellow_HL1 (PC10), LED_Green_HL2 (PC11), LED_Green_HL3 (PC12) as output Push-Pull      */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80027dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80027e0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027e2:	2301      	movs	r3, #1
 80027e4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80027ee:	2301      	movs	r3, #1
 80027f0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027f2:	463b      	mov	r3, r7
 80027f4:	4619      	mov	r1, r3
 80027f6:	4806      	ldr	r0, [pc, #24]	; (8002810 <SetupLED+0x40>)
 80027f8:	f7fe f852 	bl	80008a0 <LL_GPIO_Init>

	/* Diode is off */
	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12);
 80027fc:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002800:	4803      	ldr	r0, [pc, #12]	; (8002810 <SetupLED+0x40>)
 8002802:	f7ff fe3c 	bl	800247e <LL_GPIO_SetOutputPin>
	/*For ON/OFF LED need to use function:                            */
	  /*LED_Yellow_HL1_ON()       LED_Yellow_HL1_OFF()                */
	  /*LED_Green_HL2_ON()        LED_Green_HL2_OFF()                 */
	  /*LED_Green_HL3_ON()        LED_Green_HL3_OFF()                 */
	  /*Define in SetupPeriph.h                                       */
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	48000800 	.word	0x48000800

08002814 <SetupGPIO>:

/**
  * @brief  This function setup GPIO to control IC on the KTIVT_SS_board.
  * @retval None
*/
void SetupGPIO(void){
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0

	LL_GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800281a:	2001      	movs	r0, #1
 800281c:	f7ff fd4a 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002820:	2004      	movs	r0, #4
 8002822:	f7ff fd47 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002826:	2002      	movs	r0, #2
 8002828:	f7ff fd44 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800282c:	2008      	movs	r0, #8
 800282e:	f7ff fd41 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>


	/* Configure pins out for control preamplifier K1. PA3=10 PA4=100 PA5=1000 for AG1411 ON=0 OFF=1    */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002832:	2338      	movs	r3, #56	; 0x38
 8002834:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002836:	2301      	movs	r3, #1
 8002838:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800283a:	2300      	movs	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002842:	2301      	movs	r3, #1
 8002844:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	463b      	mov	r3, r7
 8002848:	4619      	mov	r1, r3
 800284a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800284e:	f7fe f827 	bl	80008a0 <LL_GPIO_Init>
	/*off K1 */
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5);
 8002852:	2138      	movs	r1, #56	; 0x38
 8002854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002858:	f7ff fe11 	bl	800247e <LL_GPIO_SetOutputPin>
	/*Define in SetupPeriph.h                       */



	/* Configure pins in for control COMPorators COMP1=PC0, COMP2=PC1, COMP3=PA0*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 800285c:	2303      	movs	r3, #3
 800285e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002860:	2300      	movs	r3, #0
 8002862:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002864:	2300      	movs	r3, #0
 8002866:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002868:	463b      	mov	r3, r7
 800286a:	4619      	mov	r1, r3
 800286c:	483d      	ldr	r0, [pc, #244]	; (8002964 <SetupGPIO+0x150>)
 800286e:	f7fe f817 	bl	80008a0 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8002872:	2301      	movs	r3, #1
 8002874:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002876:	2300      	movs	r3, #0
 8002878:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287e:	463b      	mov	r3, r7
 8002880:	4619      	mov	r1, r3
 8002882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002886:	f7fe f80b 	bl	80008a0 <LL_GPIO_Init>


	/* Configure pins ???? PC8=F_SA0 PC9=F_SA1 PA8=F_SA2 for AG1411 ON=0 OFF=1 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 800288a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800288e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002890:	2301      	movs	r3, #1
 8002892:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002894:	2300      	movs	r3, #0
 8002896:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800289c:	2301      	movs	r3, #1
 800289e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a0:	463b      	mov	r3, r7
 80028a2:	4619      	mov	r1, r3
 80028a4:	482f      	ldr	r0, [pc, #188]	; (8002964 <SetupGPIO+0x150>)
 80028a6:	f7fd fffb 	bl	80008a0 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80028aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028ae:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80028b0:	2301      	movs	r3, #1
 80028b2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80028bc:	2301      	movs	r3, #1
 80028be:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c0:	463b      	mov	r3, r7
 80028c2:	4619      	mov	r1, r3
 80028c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c8:	f7fd ffea 	bl	80008a0 <LL_GPIO_Init>

	/*off F_SA*/
	LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_8|LL_GPIO_PIN_9);
 80028cc:	f44f 7140 	mov.w	r1, #768	; 0x300
 80028d0:	4824      	ldr	r0, [pc, #144]	; (8002964 <SetupGPIO+0x150>)
 80028d2:	f7ff fde2 	bl	800249a <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 80028d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028de:	f7ff fdce 	bl	800247e <LL_GPIO_SetOutputPin>
	/*F_SA1_Set()       F_SA1_Reset()          		*/
	/*F_SA2_Set()       F_SA2_Reset()               */
	/*Define in SetupPeriph.h                       */

	/* Configure pins for control main amplifier K2. out: PB0=G0 PB1=G1 PB2=G2 PB10=G3 PB11=G4  in: COMP4=PA2   */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 80028e2:	f640 4307 	movw	r3, #3079	; 0xc07
 80028e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80028e8:	2301      	movs	r3, #1
 80028ea:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028f4:	2300      	movs	r3, #0
 80028f6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f8:	463b      	mov	r3, r7
 80028fa:	4619      	mov	r1, r3
 80028fc:	481a      	ldr	r0, [pc, #104]	; (8002968 <SetupGPIO+0x154>)
 80028fe:	f7fd ffcf 	bl	80008a0 <LL_GPIO_Init>

	/*off K2=1 */
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_10|LL_GPIO_PIN_11);
 8002902:	f640 4107 	movw	r1, #3079	; 0xc07
 8002906:	4818      	ldr	r0, [pc, #96]	; (8002968 <SetupGPIO+0x154>)
 8002908:	f7ff fdc7 	bl	800249a <LL_GPIO_ResetOutputPin>

	/* Config COMP4*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800290c:	2304      	movs	r3, #4
 800290e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002910:	2300      	movs	r3, #0
 8002912:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002914:	2300      	movs	r3, #0
 8002916:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002918:	463b      	mov	r3, r7
 800291a:	4619      	mov	r1, r3
 800291c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002920:	f7fd ffbe 	bl	80008a0 <LL_GPIO_Init>
	/*PB10_G3_Set()     PB10_G3_Reset()             */
	/*PB11_G4_Set()     PB11_G4_Reset()             */
	/*Define in SetupPeriph.h                       */

	/*Config input pin to start manual settup */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002924:	2304      	movs	r3, #4
 8002926:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002928:	2300      	movs	r3, #0
 800292a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800292c:	2301      	movs	r3, #1
 800292e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002930:	463b      	mov	r3, r7
 8002932:	4619      	mov	r1, r3
 8002934:	480d      	ldr	r0, [pc, #52]	; (800296c <SetupGPIO+0x158>)
 8002936:	f7fd ffb3 	bl	80008a0 <LL_GPIO_Init>

  /* Configure pins STOP-ADC out: PB14= STOP-ADC*/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 800293a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800293e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002940:	2301      	movs	r3, #1
 8002942:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002944:	2302      	movs	r3, #2
 8002946:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800294c:	2300      	movs	r3, #0
 800294e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002950:	463b      	mov	r3, r7
 8002952:	4619      	mov	r1, r3
 8002954:	4804      	ldr	r0, [pc, #16]	; (8002968 <SetupGPIO+0x154>)
 8002956:	f7fd ffa3 	bl	80008a0 <LL_GPIO_Init>
//	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
//	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);


}
 800295a:	bf00      	nop
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	48000800 	.word	0x48000800
 8002968:	48000400 	.word	0x48000400
 800296c:	48000c00 	.word	0x48000c00

08002970 <USART1_Init>:

void USART1_Init(void){
 8002970:	b580      	push	{r7, lr}
 8002972:	b08e      	sub	sp, #56	; 0x38
 8002974:	af00      	add	r7, sp, #0

  	LL_USART_InitTypeDef USART_InitStruct;
  	LL_GPIO_InitTypeDef GPIO_InitStruct;

  	/* Peripheral clock enable */
  	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002976:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800297a:	f7ff fccb 	bl	8002314 <LL_APB2_GRP1_EnableClock>
  	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800297e:	2001      	movs	r0, #1
 8002980:	f7ff fc98 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
  
  	/**USART1 GPIO Configuration  
  	PA9   ------> USART1_TX
  	PA10   ------> USART1_RX 
  	*/
  	GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8002984:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002988:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800298a:	2302      	movs	r3, #2
 800298c:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	613b      	str	r3, [r7, #16]
  	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
  	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800299a:	2307      	movs	r3, #7
 800299c:	61bb      	str	r3, [r7, #24]
  	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299e:	1d3b      	adds	r3, r7, #4
 80029a0:	4619      	mov	r1, r3
 80029a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a6:	f7fd ff7b 	bl	80008a0 <LL_GPIO_Init>
            - One Stop Bit
            - No parity
            - Hardware flow control disabled (RTS and CTS signals)
            - Receive and transmit enabled
      */
  	USART_InitStruct.BaudRate = 5000000;
 80029aa:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <USART1_Init+0xbc>)
 80029ac:	61fb      	str	r3, [r7, #28]
  	USART_InitStruct.DataWidth =  LL_USART_DATAWIDTH_9B;
 80029ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029b2:	623b      	str	r3, [r7, #32]
  	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80029b4:	2300      	movs	r3, #0
 80029b6:	627b      	str	r3, [r7, #36]	; 0x24
  	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80029b8:	2300      	movs	r3, #0
 80029ba:	62bb      	str	r3, [r7, #40]	; 0x28
  	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80029bc:	230c      	movs	r3, #12
 80029be:	62fb      	str	r3, [r7, #44]	; 0x2c
  	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80029c0:	2300      	movs	r3, #0
 80029c2:	633b      	str	r3, [r7, #48]	; 0x30
  	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80029c4:	2300      	movs	r3, #0
 80029c6:	637b      	str	r3, [r7, #52]	; 0x34
  	LL_USART_Init(USART1, &USART_InitStruct);
 80029c8:	f107 031c 	add.w	r3, r7, #28
 80029cc:	4619      	mov	r1, r3
 80029ce:	4818      	ldr	r0, [pc, #96]	; (8002a30 <USART1_Init+0xc0>)
 80029d0:	f7ff f8d6 	bl	8001b80 <LL_USART_Init>

  	LL_USART_SetTXRXSwap(USART1, LL_USART_TXRX_SWAPPED);
 80029d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029d8:	4815      	ldr	r0, [pc, #84]	; (8002a30 <USART1_Init+0xc0>)
 80029da:	f7ff fdf0 	bl	80025be <LL_USART_SetTXRXSwap>

  	LL_USART_ConfigAsyncMode(USART1); 
 80029de:	4814      	ldr	r0, [pc, #80]	; (8002a30 <USART1_Init+0xc0>)
 80029e0:	f7ff fe00 	bl	80025e4 <LL_USART_ConfigAsyncMode>
  	LL_USART_Enable(USART1);
 80029e4:	4812      	ldr	r0, [pc, #72]	; (8002a30 <USART1_Init+0xc0>)
 80029e6:	f7ff fdda 	bl	800259e <LL_USART_Enable>

    /* Configure pins RE and TE to control transfer data throughISO3086DW, PA11=RE PA12=DE */
    GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80029ea:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80029ee:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80029f0:	2301      	movs	r3, #1
 80029f2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80029fc:	2301      	movs	r3, #1
 80029fe:	617b      	str	r3, [r7, #20]
    LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a00:	1d3b      	adds	r3, r7, #4
 8002a02:	4619      	mov	r1, r3
 8002a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a08:	f7fd ff4a 	bl	80008a0 <LL_GPIO_Init>
    /**/
    //RE -Enable when low
    //TE - Enbale when high
    LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11); //Enable receive data
 8002a0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a14:	f7ff fd41 	bl	800249a <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_12); //Enable transmit data
 8002a18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a20:	f7ff fd2d 	bl	800247e <LL_GPIO_SetOutputPin>

}
 8002a24:	bf00      	nop
 8002a26:	3738      	adds	r7, #56	; 0x38
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	004c4b40 	.word	0x004c4b40
 8002a30:	40013800 	.word	0x40013800

08002a34 <SPI2_Init>:
/**
  * @brief  Setup I2C.
  * @param  None
  * @retval None
*/
void SPI2_Init(void){
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b090      	sub	sp, #64	; 0x40
 8002a38:	af00      	add	r7, sp, #0

	LL_SPI_Disable(SPI2); ///   
 8002a3a:	482d      	ldr	r0, [pc, #180]	; (8002af0 <SPI2_Init+0xbc>)
 8002a3c:	f7ff fc92 	bl	8002364 <LL_SPI_Disable>

  	LL_SPI_InitTypeDef SPI_InitStruct;

  	LL_GPIO_InitTypeDef GPIO_InitStruct;
  	/* Peripheral clock enable */
  	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002a40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a44:	f7ff fc4e 	bl	80022e4 <LL_APB1_GRP1_EnableClock>
  	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002a48:	2004      	movs	r0, #4
 8002a4a:	f7ff fc33 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002a4e:	2002      	movs	r0, #2
 8002a50:	f7ff fc30 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
  	PC2   ------> SPI2_MISO
  	PC3   ------> SPI2_MOSI
  	PB12   ------> SPI2_NSS
  	PB13   ------> SPI2_SCK 
  	*/
  	GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8002a54:	230c      	movs	r3, #12
 8002a56:	603b      	str	r3, [r7, #0]
  	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a64:	2300      	movs	r3, #0
 8002a66:	613b      	str	r3, [r7, #16]
  	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002a68:	2305      	movs	r3, #5
 8002a6a:	617b      	str	r3, [r7, #20]
  	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6c:	463b      	mov	r3, r7
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4820      	ldr	r0, [pc, #128]	; (8002af4 <SPI2_Init+0xc0>)
 8002a72:	f7fd ff15 	bl	80008a0 <LL_GPIO_Init>

  	GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_13;
 8002a76:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002a7a:	603b      	str	r3, [r7, #0]
  	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a80:	2303      	movs	r3, #3
 8002a82:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	613b      	str	r3, [r7, #16]
  	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002a8c:	2305      	movs	r3, #5
 8002a8e:	617b      	str	r3, [r7, #20]
  	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a90:	463b      	mov	r3, r7
 8002a92:	4619      	mov	r1, r3
 8002a94:	4818      	ldr	r0, [pc, #96]	; (8002af8 <SPI2_Init+0xc4>)
 8002a96:	f7fd ff03 	bl	80008a0 <LL_GPIO_Init>

  	/*Setup SPI2 */
  	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
  	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002a9e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002aa2:	61fb      	str	r3, [r7, #28]
  	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002aa4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002aa8:	623b      	str	r3, [r7, #32]
  	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	627b      	str	r3, [r7, #36]	; 0x24
  	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  	SPI_InitStruct.NSS = LL_SPI_NSS_HARD_OUTPUT;
 8002ab2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2; ///      
 8002ab8:	2300      	movs	r3, #0
 8002aba:	633b      	str	r3, [r7, #48]	; 0x30
  	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002abc:	2300      	movs	r3, #0
 8002abe:	637b      	str	r3, [r7, #52]	; 0x34
  	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	63bb      	str	r3, [r7, #56]	; 0x38
  	SPI_InitStruct.CRCPoly = 0;//7;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
  	LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002ac8:	f107 0318 	add.w	r3, r7, #24
 8002acc:	4619      	mov	r1, r3
 8002ace:	4808      	ldr	r0, [pc, #32]	; (8002af0 <SPI2_Init+0xbc>)
 8002ad0:	f7fe fba7 	bl	8001222 <LL_SPI_Init>

  	LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4806      	ldr	r0, [pc, #24]	; (8002af0 <SPI2_Init+0xbc>)
 8002ad8:	f7ff fc54 	bl	8002384 <LL_SPI_SetStandard>

  	LL_SPI_EnableNSSPulseMgt(SPI2);
 8002adc:	4804      	ldr	r0, [pc, #16]	; (8002af0 <SPI2_Init+0xbc>)
 8002ade:	f7ff fc64 	bl	80023aa <LL_SPI_EnableNSSPulseMgt>

  	LL_SPI_Enable(SPI2);//       
 8002ae2:	4803      	ldr	r0, [pc, #12]	; (8002af0 <SPI2_Init+0xbc>)
 8002ae4:	f7ff fc2e 	bl	8002344 <LL_SPI_Enable>

}
 8002ae8:	bf00      	nop
 8002aea:	3740      	adds	r7, #64	; 0x40
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40003800 	.word	0x40003800
 8002af4:	48000800 	.word	0x48000800
 8002af8:	48000400 	.word	0x48000400

08002afc <I2C1_Init>:
/**
  * @brief  Setup I2C.
  * @param  None
  * @retval None
*/
void I2C1_Init(void){
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08e      	sub	sp, #56	; 0x38
 8002b00:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;

  	LL_GPIO_InitTypeDef GPIO_InitStruct;

  	/* Peripheral clock enable */
  	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8002b02:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002b06:	f7ff fbed 	bl	80022e4 <LL_APB1_GRP1_EnableClock>
  	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002b0a:	2002      	movs	r0, #2
 8002b0c:	f7ff fbd2 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>
  
  	/**I2C1 GPIO Configuration  
  	PB6   ------> I2C1_SCL
  	PB7   ------> I2C1_SDA 
  	*/
  	GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002b10:	23c0      	movs	r3, #192	; 0xc0
 8002b12:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b14:	2302      	movs	r3, #2
 8002b16:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	613b      	str	r3, [r7, #16]
  	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002b20:	2301      	movs	r3, #1
 8002b22:	617b      	str	r3, [r7, #20]
  	GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8002b24:	2304      	movs	r3, #4
 8002b26:	61bb      	str	r3, [r7, #24]
  	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b28:	1d3b      	adds	r3, r7, #4
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4817      	ldr	r0, [pc, #92]	; (8002b8c <I2C1_Init+0x90>)
 8002b2e:	f7fd feb7 	bl	80008a0 <LL_GPIO_Init>

    /**I2C Initialization 
    */
  	LL_I2C_EnableAutoEndMode(I2C1);
 8002b32:	4817      	ldr	r0, [pc, #92]	; (8002b90 <I2C1_Init+0x94>)
 8002b34:	f7ff fbae 	bl	8002294 <LL_I2C_EnableAutoEndMode>
	LL_I2C_DisableOwnAddress2(I2C1);
 8002b38:	4815      	ldr	r0, [pc, #84]	; (8002b90 <I2C1_Init+0x94>)
 8002b3a:	f7ff fb9b 	bl	8002274 <LL_I2C_DisableOwnAddress2>
  	LL_I2C_DisableGeneralCall(I2C1);
 8002b3e:	4814      	ldr	r0, [pc, #80]	; (8002b90 <I2C1_Init+0x94>)
 8002b40:	f7ff fb70 	bl	8002224 <LL_I2C_DisableGeneralCall>
  	LL_I2C_EnableClockStretching(I2C1);
 8002b44:	4812      	ldr	r0, [pc, #72]	; (8002b90 <I2C1_Init+0x94>)
 8002b46:	f7ff fb5d 	bl	8002204 <LL_I2C_EnableClockStretching>

  	I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
  	I2C_InitStruct.Timing = 0x10909CEC;//  - Frequenci I2C=100 kHz //0x00702991; - Frequenci I2C=400 kHz
 8002b4e:	4b11      	ldr	r3, [pc, #68]	; (8002b94 <I2C1_Init+0x98>)
 8002b50:	623b      	str	r3, [r7, #32]
  	I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
  	I2C_InitStruct.DigitalFilter = 0;
 8002b56:	2300      	movs	r3, #0
 8002b58:	62bb      	str	r3, [r7, #40]	; 0x28
  	I2C_InitStruct.OwnAddress1 = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  	I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK; //LL_I2C_NACK 
 8002b5e:	2300      	movs	r3, #0
 8002b60:	633b      	str	r3, [r7, #48]	; 0x30
  	I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8002b62:	2300      	movs	r3, #0
 8002b64:	637b      	str	r3, [r7, #52]	; 0x34
  	LL_I2C_Init(I2C1, &I2C_InitStruct);
 8002b66:	f107 031c 	add.w	r3, r7, #28
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4808      	ldr	r0, [pc, #32]	; (8002b90 <I2C1_Init+0x94>)
 8002b6e:	f7fd ffb4 	bl	8000ada <LL_I2C_Init>

  	LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8002b72:	2200      	movs	r2, #0
 8002b74:	2100      	movs	r1, #0
 8002b76:	4806      	ldr	r0, [pc, #24]	; (8002b90 <I2C1_Init+0x94>)
 8002b78:	f7ff fb64 	bl	8002244 <LL_I2C_SetOwnAddress2>

  	LL_I2C_Enable(I2C1);
 8002b7c:	4804      	ldr	r0, [pc, #16]	; (8002b90 <I2C1_Init+0x94>)
 8002b7e:	f7ff fb31 	bl	80021e4 <LL_I2C_Enable>
}
 8002b82:	bf00      	nop
 8002b84:	3738      	adds	r7, #56	; 0x38
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	48000400 	.word	0x48000400
 8002b90:	40005400 	.word	0x40005400
 8002b94:	10909cec 	.word	0x10909cec

08002b98 <PWM_Init>:
/**
  * @brief  Setup PWM Timer2 or Timer 3.
  * @param  None
  * @retval None
*/
void PWM_Init(enum PWR_TIMx timer_number){
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b096      	sub	sp, #88	; 0x58
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	71fb      	strb	r3, [r7, #7]
    LL_TIM_InitTypeDef TIM_InitStruct;
    LL_TIM_OC_InitTypeDef TIM_OC_InitStruct;
    LL_GPIO_InitTypeDef GPIO_InitStruct;

    /* Peripheral clock enable */
    LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	f7ff fb86 	bl	80022b4 <LL_AHB2_GRP1_EnableClock>

    if (timer_number == PWM_TIM2_CH2_PA1){
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d152      	bne.n	8002c54 <PWM_Init+0xbc>

    	//Setup GPIO TIM2_CH2 ------> PA1
    	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	613b      	str	r3, [r7, #16]
    	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]
    	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
    	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	623b      	str	r3, [r7, #32]
    	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc6:	f107 030c 	add.w	r3, r7, #12
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bd0:	f7fd fe66 	bl	80008a0 <LL_GPIO_Init>

    	/* TIM2 clock enable */
    	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	f7ff fb85 	bl	80022e4 <LL_APB1_GRP1_EnableClock>

    	LL_TIM_StructInit(&TIM_InitStruct);
 8002bda:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7fe fbfb 	bl	80013da <LL_TIM_StructInit>
    	TIM_InitStruct.Prescaler = 0;//(SystemCoreClock/1000000)-1;
 8002be4:	2300      	movs	r3, #0
 8002be6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002bea:	2300      	movs	r3, #0
 8002bec:	64bb      	str	r3, [r7, #72]	; 0x48
    	TIM_InitStruct.Autoreload = 61538-1;
 8002bee:	f24f 0361 	movw	r3, #61537	; 0xf061
 8002bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
    	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	653b      	str	r3, [r7, #80]	; 0x50
    	LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002bf8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c02:	f7fe fc05 	bl	8001410 <LL_TIM_Init>

    	LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002c06:	2100      	movs	r1, #0
 8002c08:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c0c:	f7ff fcb2 	bl	8002574 <LL_TIM_SetClockSource>
    	LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 8002c10:	2110      	movs	r1, #16
 8002c12:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c16:	f7ff fc5f 	bl	80024d8 <LL_TIM_OC_EnablePreload>

    	LL_TIM_OC_StructInit(&TIM_OC_InitStruct);
 8002c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe fc5e 	bl	80014e0 <LL_TIM_OC_StructInit>
    	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002c24:	2360      	movs	r3, #96	; 0x60
 8002c26:	627b      	str	r3, [r7, #36]	; 0x24
    	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	62bb      	str	r3, [r7, #40]	; 0x28
    	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    	TIM_OC_InitStruct.CompareValue = 30769-1;
 8002c30:	f647 0330 	movw	r3, #30768	; 0x7830
 8002c34:	633b      	str	r3, [r7, #48]	; 0x30
    	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002c36:	2300      	movs	r3, #0
 8002c38:	637b      	str	r3, [r7, #52]	; 0x34
    	LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3e:	461a      	mov	r2, r3
 8002c40:	2110      	movs	r1, #16
 8002c42:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c46:	f7fe fc6d 	bl	8001524 <LL_TIM_OC_Init>

    	LL_TIM_EnableCounter(TIM2);
 8002c4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c4e:	f7ff fc32 	bl	80024b6 <LL_TIM_EnableCounter>
        LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);

        LL_TIM_EnableCounter(TIM3);
    }

}
 8002c52:	e04f      	b.n	8002cf4 <PWM_Init+0x15c>
    } else if (timer_number == PWM_TIM3_CH1_PA6){
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d14c      	bne.n	8002cf4 <PWM_Init+0x15c>
    	GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8002c5a:	2340      	movs	r3, #64	; 0x40
 8002c5c:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	613b      	str	r3, [r7, #16]
    	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
    	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61bb      	str	r3, [r7, #24]
    	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	623b      	str	r3, [r7, #32]
    	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c72:	f107 030c 	add.w	r3, r7, #12
 8002c76:	4619      	mov	r1, r3
 8002c78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c7c:	f7fd fe10 	bl	80008a0 <LL_GPIO_Init>
    	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002c80:	2002      	movs	r0, #2
 8002c82:	f7ff fb2f 	bl	80022e4 <LL_APB1_GRP1_EnableClock>
    	LL_TIM_StructInit(&TIM_InitStruct);
 8002c86:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe fba5 	bl	80013da <LL_TIM_StructInit>
    	TIM_InitStruct.Prescaler = 0;//(SystemCoreClock/1000000)-1;;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c96:	2300      	movs	r3, #0
 8002c98:	64bb      	str	r3, [r7, #72]	; 0x48
    	TIM_InitStruct.Autoreload = 61538-1;
 8002c9a:	f24f 0361 	movw	r3, #61537	; 0xf061
 8002c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
    	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	653b      	str	r3, [r7, #80]	; 0x50
    	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002ca4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4814      	ldr	r0, [pc, #80]	; (8002cfc <PWM_Init+0x164>)
 8002cac:	f7fe fbb0 	bl	8001410 <LL_TIM_Init>
        LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	4812      	ldr	r0, [pc, #72]	; (8002cfc <PWM_Init+0x164>)
 8002cb4:	f7ff fc5e 	bl	8002574 <LL_TIM_SetClockSource>
        LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8002cb8:	2101      	movs	r1, #1
 8002cba:	4810      	ldr	r0, [pc, #64]	; (8002cfc <PWM_Init+0x164>)
 8002cbc:	f7ff fc0c 	bl	80024d8 <LL_TIM_OC_EnablePreload>
        LL_TIM_OC_StructInit(&TIM_OC_InitStruct);
 8002cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fe fc0b 	bl	80014e0 <LL_TIM_OC_StructInit>
        TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002cca:	2360      	movs	r3, #96	; 0x60
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
        TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	62bb      	str	r3, [r7, #40]	; 0x28
        TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        TIM_OC_InitStruct.CompareValue = 30769-1;
 8002cd6:	f647 0330 	movw	r3, #30768	; 0x7830
 8002cda:	633b      	str	r3, [r7, #48]	; 0x30
        TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	637b      	str	r3, [r7, #52]	; 0x34
        LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	4804      	ldr	r0, [pc, #16]	; (8002cfc <PWM_Init+0x164>)
 8002cea:	f7fe fc1b 	bl	8001524 <LL_TIM_OC_Init>
        LL_TIM_EnableCounter(TIM3);
 8002cee:	4803      	ldr	r0, [pc, #12]	; (8002cfc <PWM_Init+0x164>)
 8002cf0:	f7ff fbe1 	bl	80024b6 <LL_TIM_EnableCounter>
}
 8002cf4:	bf00      	nop
 8002cf6:	3758      	adds	r7, #88	; 0x58
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40000400 	.word	0x40000400

08002d00 <SetupInterrupt>:
/**
  * @brief  This function setup interrupts for all ports and inside event .
  * @param  None
  * @retval None
*/
void SetupInterrupt(void){
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
	
	LL_EXTI_InitTypeDef EXTI_InitStruct;

  	/* Setup USART1 interrupt Init */
  	NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0)); //Set priority 1 from 0..15
 8002d06:	f7ff f807 	bl	8001d18 <NVIC_GetPriorityGrouping>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2101      	movs	r1, #1
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff f86d 	bl	8001df0 <NVIC_EncodePriority>
 8002d16:	4603      	mov	r3, r0
 8002d18:	4619      	mov	r1, r3
 8002d1a:	2025      	movs	r0, #37	; 0x25
 8002d1c:	f7ff f83e 	bl	8001d9c <NVIC_SetPriority>
 	LL_USART_EnableIT_RXNE(USART1); //Enable RX no empty Interrupt
 8002d20:	481c      	ldr	r0, [pc, #112]	; (8002d94 <SetupInterrupt+0x94>)
 8002d22:	f7ff fc75 	bl	8002610 <LL_USART_EnableIT_RXNE>
  	//LL_USART_DisableIT_RXNE(USART1);
  	NVIC_EnableIRQ(USART1_IRQn);
 8002d26:	2025      	movs	r0, #37	; 0x25
 8002d28:	f7ff f804 	bl	8001d34 <NVIC_EnableIRQ>
  	/**********************************************/

  	/*Setup interrupt PB15 ADC-DRDY*/
  	 LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE15);
 8002d2c:	491a      	ldr	r1, [pc, #104]	; (8002d98 <SetupInterrupt+0x98>)
 8002d2e:	2001      	movs	r0, #1
 8002d30:	f7ff f890 	bl	8001e54 <LL_SYSCFG_SetEXTISource>

  	 EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8002d34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d38:	607b      	str	r3, [r7, #4]
  	 EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60bb      	str	r3, [r7, #8]
  	 EXTI_InitStruct.LineCommand = ENABLE;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	733b      	strb	r3, [r7, #12]
  	 EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002d42:	2300      	movs	r3, #0
 8002d44:	737b      	strb	r3, [r7, #13]
  	 EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8002d46:	2302      	movs	r3, #2
 8002d48:	73bb      	strb	r3, [r7, #14]
  	 LL_EXTI_Init(&EXTI_InitStruct);
 8002d4a:	1d3b      	adds	r3, r7, #4
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fd fbc7 	bl	80004e0 <LL_EXTI_Init>

  	 LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_15, LL_GPIO_PULL_NO);
 8002d52:	2200      	movs	r2, #0
 8002d54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d58:	4810      	ldr	r0, [pc, #64]	; (8002d9c <SetupInterrupt+0x9c>)
 8002d5a:	f7ff fb63 	bl	8002424 <LL_GPIO_SetPinPull>
  	 LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_15, LL_GPIO_MODE_INPUT);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d64:	480d      	ldr	r0, [pc, #52]	; (8002d9c <SetupInterrupt+0x9c>)
 8002d66:	f7ff fb30 	bl	80023ca <LL_GPIO_SetPinMode>

  	 // EXTI interrupt init
  	 NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0)); //Set priority 2 from 0..15
 8002d6a:	f7fe ffd5 	bl	8001d18 <NVIC_GetPriorityGrouping>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2200      	movs	r2, #0
 8002d72:	2102      	movs	r1, #2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff f83b 	bl	8001df0 <NVIC_EncodePriority>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	2028      	movs	r0, #40	; 0x28
 8002d80:	f7ff f80c 	bl	8001d9c <NVIC_SetPriority>
  	// NVIC_EnableIRQ(EXTI15_10_IRQn);
 	 NVIC_DisableIRQ(EXTI15_10_IRQn);
 8002d84:	2028      	movs	r0, #40	; 0x28
 8002d86:	f7fe ffef 	bl	8001d68 <NVIC_DisableIRQ>
 	/**********************************************/

}
 8002d8a:	bf00      	nop
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40013800 	.word	0x40013800
 8002d98:	f0000003 	.word	0xf0000003
 8002d9c:	48000400 	.word	0x48000400

08002da0 <_Error_Handler>:
  *
  *
  *
  */
void _Error_Handler(char *file, int line)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]

	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4803      	ldr	r0, [pc, #12]	; (8002dbc <_Error_Handler+0x1c>)
 8002db0:	f001 f846 	bl	8003e40 <iprintf>
  /* User can add his own implementation to report the HAL error return state */
 //while(1)
  //{
 // }
  /* USER CODE END Error_Handler_Debug */
}
 8002db4:	bf00      	nop
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	08004d38 	.word	0x08004d38

08002dc0 <LL_GPIO_SetOutputPin>:
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	619a      	str	r2, [r3, #24]
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <LL_GPIO_ResetOutputPin>:
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <LL_TIM_EnableCounter>:
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f043 0201 	orr.w	r2, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	601a      	str	r2, [r3, #0]
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_TIM_DisableCounter>:
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f023 0201 	bic.w	r2, r3, #1
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	601a      	str	r2, [r3, #0]
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <LL_TIM_SetCounter>:
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_TIM_SetAutoReload>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <LL_TIM_OC_SetCompareCH1>:
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <LL_TIM_OC_SetCompareCH2>:
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <Set_Ficlk_and_F_SAx>:
  * @param  PWM_TIM2_CH2_PA1 or PWM_TIM3_CH1_PA6
  * @retval An ErrorStatus enumeration
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus Set_Ficlk_and_F_SAx(uint8_t par_value, enum PWR_TIMx timer_number){
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	460a      	mov	r2, r1
 8002eb2:	71fb      	strb	r3, [r7, #7]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	71bb      	strb	r3, [r7, #6]

	uint32_t Counter_TIM_Value, Fcut, Ficlk;
	//Fcut -  cutoff frequency of low-pass filter (Hz)
	//Ficlkt -  real value of the frequency fed to the low-pass filter (Hz)

	Fcut=par_value*10;// cutoff frequency of low-pass filter (Hz)
 8002eb8:	79fa      	ldrb	r2, [r7, #7]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	617b      	str	r3, [r7, #20]

	if(Fcut==10){
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2b0a      	cmp	r3, #10
 8002ec8:	d103      	bne.n	8002ed2 <Set_Ficlk_and_F_SAx+0x2a>
		Ficlk=1300;//Hz
 8002eca:	f240 5314 	movw	r3, #1300	; 0x514
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	e01f      	b.n	8002f12 <Set_Ficlk_and_F_SAx+0x6a>
	}else if(Fcut>=1270){
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f240 42f5 	movw	r2, #1269	; 0x4f5
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d902      	bls.n	8002ee2 <Set_Ficlk_and_F_SAx+0x3a>
		Ficlk=130000;//Hz
 8002edc:	4b54      	ldr	r3, [pc, #336]	; (8003030 <Set_Ficlk_and_F_SAx+0x188>)
 8002ede:	613b      	str	r3, [r7, #16]
 8002ee0:	e017      	b.n	8002f12 <Set_Ficlk_and_F_SAx+0x6a>
	}else{
		//Ficlk = ( ((Fcut%50)==0) ? ((Fcut<1000) ? (Fcut=Fcut+5) : (Fcut=Fcut+50)) : Fcut )*100;
		Ficlk = ( ((Fcut%50)==0) ? (Fcut=Fcut+5): Fcut )*100;
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	4b53      	ldr	r3, [pc, #332]	; (8003034 <Set_Ficlk_and_F_SAx+0x18c>)
 8002ee6:	fba3 1302 	umull	r1, r3, r3, r2
 8002eea:	091b      	lsrs	r3, r3, #4
 8002eec:	2132      	movs	r1, #50	; 0x32
 8002eee:	fb01 f303 	mul.w	r3, r1, r3
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d107      	bne.n	8002f08 <Set_Ficlk_and_F_SAx+0x60>
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	3305      	adds	r3, #5
 8002efc:	617b      	str	r3, [r7, #20]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	2264      	movs	r2, #100	; 0x64
 8002f02:	fb02 f303 	mul.w	r3, r2, r3
 8002f06:	e003      	b.n	8002f10 <Set_Ficlk_and_F_SAx+0x68>
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	2264      	movs	r2, #100	; 0x64
 8002f0c:	fb02 f303 	mul.w	r3, r2, r3
 8002f10:	613b      	str	r3, [r7, #16]
	}

	Counter_TIM_Value = SystemCoreClock/Ficlk;
 8002f12:	4b49      	ldr	r3, [pc, #292]	; (8003038 <Set_Ficlk_and_F_SAx+0x190>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1c:	60fb      	str	r3, [r7, #12]

	if(timer_number == PWM_TIM2_CH2_PA1){
 8002f1e:	79bb      	ldrb	r3, [r7, #6]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d11c      	bne.n	8002f5e <Set_Ficlk_and_F_SAx+0xb6>
		LL_TIM_DisableCounter(TIM2); // Disable timer for resetup
 8002f24:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002f28:	f7ff ff76 	bl	8002e18 <LL_TIM_DisableCounter>
		LL_TIM_SetCounter(TIM2, 0);
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002f32:	f7ff ff81 	bl	8002e38 <LL_TIM_SetCounter>
		LL_TIM_SetAutoReload(TIM2, Counter_TIM_Value-1);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002f40:	f7ff ff88 	bl	8002e54 <LL_TIM_SetAutoReload>
		LL_TIM_OC_SetCompareCH2(TIM2, ((Counter_TIM_Value/2)-1));
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	085b      	lsrs	r3, r3, #1
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002f50:	f7ff ff9c 	bl	8002e8c <LL_TIM_OC_SetCompareCH2>
		//LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
		LL_TIM_EnableCounter(TIM2);
 8002f54:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002f58:	f7ff ff4e 	bl	8002df8 <LL_TIM_EnableCounter>
 8002f5c:	e020      	b.n	8002fa0 <Set_Ficlk_and_F_SAx+0xf8>
	}else if(timer_number == PWM_TIM3_CH1_PA6){
 8002f5e:	79bb      	ldrb	r3, [r7, #6]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d117      	bne.n	8002f94 <Set_Ficlk_and_F_SAx+0xec>
		LL_TIM_DisableCounter(TIM3); // Disable timer for resetup
 8002f64:	4835      	ldr	r0, [pc, #212]	; (800303c <Set_Ficlk_and_F_SAx+0x194>)
 8002f66:	f7ff ff57 	bl	8002e18 <LL_TIM_DisableCounter>
		LL_TIM_SetCounter(TIM3, 0);
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4833      	ldr	r0, [pc, #204]	; (800303c <Set_Ficlk_and_F_SAx+0x194>)
 8002f6e:	f7ff ff63 	bl	8002e38 <LL_TIM_SetCounter>
		LL_TIM_SetAutoReload(TIM3, Counter_TIM_Value-1);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	3b01      	subs	r3, #1
 8002f76:	4619      	mov	r1, r3
 8002f78:	4830      	ldr	r0, [pc, #192]	; (800303c <Set_Ficlk_and_F_SAx+0x194>)
 8002f7a:	f7ff ff6b 	bl	8002e54 <LL_TIM_SetAutoReload>
		LL_TIM_OC_SetCompareCH1(TIM3, ((Counter_TIM_Value/2)-1));
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	085b      	lsrs	r3, r3, #1
 8002f82:	3b01      	subs	r3, #1
 8002f84:	4619      	mov	r1, r3
 8002f86:	482d      	ldr	r0, [pc, #180]	; (800303c <Set_Ficlk_and_F_SAx+0x194>)
 8002f88:	f7ff ff72 	bl	8002e70 <LL_TIM_OC_SetCompareCH1>
		//LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
		LL_TIM_EnableCounter(TIM3);
 8002f8c:	482b      	ldr	r0, [pc, #172]	; (800303c <Set_Ficlk_and_F_SAx+0x194>)
 8002f8e:	f7ff ff33 	bl	8002df8 <LL_TIM_EnableCounter>
 8002f92:	e005      	b.n	8002fa0 <Set_Ficlk_and_F_SAx+0xf8>
	}else{
		Error_Handler();
 8002f94:	213b      	movs	r1, #59	; 0x3b
 8002f96:	482a      	ldr	r0, [pc, #168]	; (8003040 <Set_Ficlk_and_F_SAx+0x198>)
 8002f98:	f7ff ff02 	bl	8002da0 <_Error_Handler>
		return ERROR;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	e043      	b.n	8003028 <Set_Ficlk_and_F_SAx+0x180>
	}

    // Control F_SAx
	if( Fcut==10 || Fcut==20 ){
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	2b0a      	cmp	r3, #10
 8002fa4:	d002      	beq.n	8002fac <Set_Ficlk_and_F_SAx+0x104>
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b14      	cmp	r3, #20
 8002faa:	d110      	bne.n	8002fce <Set_Ficlk_and_F_SAx+0x126>
		F_SA0_Reset();
 8002fac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fb0:	4824      	ldr	r0, [pc, #144]	; (8003044 <Set_Ficlk_and_F_SAx+0x19c>)
 8002fb2:	f7ff ff13 	bl	8002ddc <LL_GPIO_ResetOutputPin>
		F_SA1_Reset();
 8002fb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fba:	4822      	ldr	r0, [pc, #136]	; (8003044 <Set_Ficlk_and_F_SAx+0x19c>)
 8002fbc:	f7ff ff0e 	bl	8002ddc <LL_GPIO_ResetOutputPin>
#ifdef DEBUGprintf
			printf("Param_value=%d  Fcut=%luHz  Ficlk=%luHz  F_SA0=0 F_SA1=0\r\n",par_value, (unsigned long)Fcut, (unsigned long)Ficlk );
 8002fc0:	79f9      	ldrb	r1, [r7, #7]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	4820      	ldr	r0, [pc, #128]	; (8003048 <Set_Ficlk_and_F_SAx+0x1a0>)
 8002fc8:	f000 ff3a 	bl	8003e40 <iprintf>
 8002fcc:	e02b      	b.n	8003026 <Set_Ficlk_and_F_SAx+0x17e>
#endif

	}else if ( Fcut > 20 && Fcut < 330 ){
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2b14      	cmp	r3, #20
 8002fd2:	d914      	bls.n	8002ffe <Set_Ficlk_and_F_SAx+0x156>
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8002fda:	d210      	bcs.n	8002ffe <Set_Ficlk_and_F_SAx+0x156>
		F_SA0_Set();
 8002fdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fe0:	4818      	ldr	r0, [pc, #96]	; (8003044 <Set_Ficlk_and_F_SAx+0x19c>)
 8002fe2:	f7ff feed 	bl	8002dc0 <LL_GPIO_SetOutputPin>
		F_SA1_Reset();
 8002fe6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fea:	4816      	ldr	r0, [pc, #88]	; (8003044 <Set_Ficlk_and_F_SAx+0x19c>)
 8002fec:	f7ff fef6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
#ifdef DEBUGprintf
			printf("Param_value=%d  Fcut=%luHz  Ficlk=%luHz  F_SA0=1 F_SA1=0\r\n",par_value, (unsigned long)Fcut, (unsigned long)Ficlk );
 8002ff0:	79f9      	ldrb	r1, [r7, #7]
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	4815      	ldr	r0, [pc, #84]	; (800304c <Set_Ficlk_and_F_SAx+0x1a4>)
 8002ff8:	f000 ff22 	bl	8003e40 <iprintf>
 8002ffc:	e013      	b.n	8003026 <Set_Ficlk_and_F_SAx+0x17e>
#endif

	}else if( Fcut >= 330 ){
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8003004:	d30f      	bcc.n	8003026 <Set_Ficlk_and_F_SAx+0x17e>
		F_SA0_Reset();
 8003006:	f44f 7180 	mov.w	r1, #256	; 0x100
 800300a:	480e      	ldr	r0, [pc, #56]	; (8003044 <Set_Ficlk_and_F_SAx+0x19c>)
 800300c:	f7ff fee6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
		F_SA1_Set();
 8003010:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003014:	480b      	ldr	r0, [pc, #44]	; (8003044 <Set_Ficlk_and_F_SAx+0x19c>)
 8003016:	f7ff fed3 	bl	8002dc0 <LL_GPIO_SetOutputPin>
#ifdef DEBUGprintf
			printf("Param_value=%d  Fcut=%luHz  Ficlk=%luHz  F_SA0=0 F_SA1=1\r\n",par_value, (unsigned long)Fcut, (unsigned long)Ficlk );
 800301a:	79f9      	ldrb	r1, [r7, #7]
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	480b      	ldr	r0, [pc, #44]	; (8003050 <Set_Ficlk_and_F_SAx+0x1a8>)
 8003022:	f000 ff0d 	bl	8003e40 <iprintf>
#endif

	}

	return SUCCESS;
 8003026:	2301      	movs	r3, #1
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	0001fbd0 	.word	0x0001fbd0
 8003034:	51eb851f 	.word	0x51eb851f
 8003038:	20000008 	.word	0x20000008
 800303c:	40000400 	.word	0x40000400
 8003040:	08004d68 	.word	0x08004d68
 8003044:	48000800 	.word	0x48000800
 8003048:	08004d80 	.word	0x08004d80
 800304c:	08004dbc 	.word	0x08004dbc
 8003050:	08004df8 	.word	0x08004df8

08003054 <Set_Amp_Factor_K1>:
  * @param  namber_value
  * @retval An ErrorStatus enumeration
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus Set_Amp_Factor_K1(uint8_t namber_value){
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	71fb      	strb	r3, [r7, #7]

	uint16_t K1=0;
 800305e:	2300      	movs	r3, #0
 8003060:	81fb      	strh	r3, [r7, #14]

	switch(namber_value){
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	2b03      	cmp	r3, #3
 8003066:	d854      	bhi.n	8003112 <Set_Amp_Factor_K1+0xbe>
 8003068:	a201      	add	r2, pc, #4	; (adr r2, 8003070 <Set_Amp_Factor_K1+0x1c>)
 800306a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306e:	bf00      	nop
 8003070:	08003081 	.word	0x08003081
 8003074:	080030a5 	.word	0x080030a5
 8003078:	080030c9 	.word	0x080030c9
 800307c:	080030ed 	.word	0x080030ed
		case 0: // Set K1=1
			PA3_10_Set();
 8003080:	2108      	movs	r1, #8
 8003082:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003086:	f7ff fe9b 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PA4_100_Set();
 800308a:	2110      	movs	r1, #16
 800308c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003090:	f7ff fe96 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PA5_1000_Set();
 8003094:	2120      	movs	r1, #32
 8003096:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800309a:	f7ff fe91 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K1=1;
 800309e:	2301      	movs	r3, #1
 80030a0:	81fb      	strh	r3, [r7, #14]
			break;
 80030a2:	e03c      	b.n	800311e <Set_Amp_Factor_K1+0xca>
		case 1:// Set K1=10
			PA3_10_Reset();
 80030a4:	2108      	movs	r1, #8
 80030a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030aa:	f7ff fe97 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PA4_100_Set();
 80030ae:	2110      	movs	r1, #16
 80030b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030b4:	f7ff fe84 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PA5_1000_Set();
 80030b8:	2120      	movs	r1, #32
 80030ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030be:	f7ff fe7f 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K1=10;
 80030c2:	230a      	movs	r3, #10
 80030c4:	81fb      	strh	r3, [r7, #14]
			break;
 80030c6:	e02a      	b.n	800311e <Set_Amp_Factor_K1+0xca>
		case 2:// Set K1=100
			PA3_10_Set();
 80030c8:	2108      	movs	r1, #8
 80030ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030ce:	f7ff fe77 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PA4_100_Reset();
 80030d2:	2110      	movs	r1, #16
 80030d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030d8:	f7ff fe80 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PA5_1000_Set();
 80030dc:	2120      	movs	r1, #32
 80030de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030e2:	f7ff fe6d 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K1=100;
 80030e6:	2364      	movs	r3, #100	; 0x64
 80030e8:	81fb      	strh	r3, [r7, #14]
			break;
 80030ea:	e018      	b.n	800311e <Set_Amp_Factor_K1+0xca>
		case 3:// Set K1=1000
			PA3_10_Set();
 80030ec:	2108      	movs	r1, #8
 80030ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030f2:	f7ff fe65 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PA4_100_Set();
 80030f6:	2110      	movs	r1, #16
 80030f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030fc:	f7ff fe60 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PA5_1000_Reset();
 8003100:	2120      	movs	r1, #32
 8003102:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003106:	f7ff fe69 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			K1=1000;
 800310a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800310e:	81fb      	strh	r3, [r7, #14]
			break;
 8003110:	e005      	b.n	800311e <Set_Amp_Factor_K1+0xca>
		default:
			Error_Handler();
 8003112:	217f      	movs	r1, #127	; 0x7f
 8003114:	4807      	ldr	r0, [pc, #28]	; (8003134 <Set_Amp_Factor_K1+0xe0>)
 8003116:	f7ff fe43 	bl	8002da0 <_Error_Handler>
			return ERROR;
 800311a:	2300      	movs	r3, #0
 800311c:	e005      	b.n	800312a <Set_Amp_Factor_K1+0xd6>
	}

#ifdef DEBUGprintf
	printf("K1 = %d \r\n",K1);
 800311e:	89fb      	ldrh	r3, [r7, #14]
 8003120:	4619      	mov	r1, r3
 8003122:	4805      	ldr	r0, [pc, #20]	; (8003138 <Set_Amp_Factor_K1+0xe4>)
 8003124:	f000 fe8c 	bl	8003e40 <iprintf>
#endif

	return SUCCESS;
 8003128:	2301      	movs	r3, #1
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	08004d68 	.word	0x08004d68
 8003138:	08004e34 	.word	0x08004e34

0800313c <Set_Amp_Factor_K2>:
  * @param  namber_value
  * @retval An ErrorStatus enumeration
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus Set_Amp_Factor_K2(uint8_t namber_value){
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	71fb      	strb	r3, [r7, #7]

	uint16_t K2=0;
 8003146:	2300      	movs	r3, #0
 8003148:	81fb      	strh	r3, [r7, #14]
	
	switch(namber_value){
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	2b0b      	cmp	r3, #11
 800314e:	f200 8193 	bhi.w	8003478 <Set_Amp_Factor_K2+0x33c>
 8003152:	a201      	add	r2, pc, #4	; (adr r2, 8003158 <Set_Amp_Factor_K2+0x1c>)
 8003154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003158:	08003189 	.word	0x08003189
 800315c:	080031c7 	.word	0x080031c7
 8003160:	08003205 	.word	0x08003205
 8003164:	08003243 	.word	0x08003243
 8003168:	08003281 	.word	0x08003281
 800316c:	080032bf 	.word	0x080032bf
 8003170:	080032fd 	.word	0x080032fd
 8003174:	0800333b 	.word	0x0800333b
 8003178:	08003379 	.word	0x08003379
 800317c:	080033b9 	.word	0x080033b9
 8003180:	080033f9 	.word	0x080033f9
 8003184:	08003439 	.word	0x08003439

		case 0: // Set K2=1
			PB0_G0_Reset();
 8003188:	2101      	movs	r1, #1
 800318a:	48c4      	ldr	r0, [pc, #784]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800318c:	f7ff fe26 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Reset();
 8003190:	2102      	movs	r1, #2
 8003192:	48c2      	ldr	r0, [pc, #776]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003194:	f7ff fe22 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB2_G2_Reset();
 8003198:	2104      	movs	r1, #4
 800319a:	48c0      	ldr	r0, [pc, #768]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800319c:	f7ff fe1e 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Reset();
 80031a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031a4:	48bd      	ldr	r0, [pc, #756]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031a6:	f7ff fe19 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 80031aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80031ae:	48bb      	ldr	r0, [pc, #748]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031b0:	f7ff fe14 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 80031b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031bc:	f7ff fe00 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=1;
 80031c0:	2301      	movs	r3, #1
 80031c2:	81fb      	strh	r3, [r7, #14]
			break;
 80031c4:	e15f      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 1: // Set K2=2
			PB0_G0_Set();
 80031c6:	2101      	movs	r1, #1
 80031c8:	48b4      	ldr	r0, [pc, #720]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031ca:	f7ff fdf9 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB1_G1_Reset();
 80031ce:	2102      	movs	r1, #2
 80031d0:	48b2      	ldr	r0, [pc, #712]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031d2:	f7ff fe03 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB2_G2_Reset();
 80031d6:	2104      	movs	r1, #4
 80031d8:	48b0      	ldr	r0, [pc, #704]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031da:	f7ff fdff 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Reset();
 80031de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031e2:	48ae      	ldr	r0, [pc, #696]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031e4:	f7ff fdfa 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 80031e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80031ec:	48ab      	ldr	r0, [pc, #684]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80031ee:	f7ff fdf5 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 80031f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031fa:	f7ff fde1 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=2;
 80031fe:	2302      	movs	r3, #2
 8003200:	81fb      	strh	r3, [r7, #14]
			break;
 8003202:	e140      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 2: // Set K2=4
			PB0_G0_Reset();
 8003204:	2101      	movs	r1, #1
 8003206:	48a5      	ldr	r0, [pc, #660]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003208:	f7ff fde8 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Set();
 800320c:	2102      	movs	r1, #2
 800320e:	48a3      	ldr	r0, [pc, #652]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003210:	f7ff fdd6 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB2_G2_Reset();
 8003214:	2104      	movs	r1, #4
 8003216:	48a1      	ldr	r0, [pc, #644]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003218:	f7ff fde0 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Reset();
 800321c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003220:	489e      	ldr	r0, [pc, #632]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003222:	f7ff fddb 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 8003226:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800322a:	489c      	ldr	r0, [pc, #624]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800322c:	f7ff fdd6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 8003230:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003234:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003238:	f7ff fdc2 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=4;
 800323c:	2304      	movs	r3, #4
 800323e:	81fb      	strh	r3, [r7, #14]
			break;
 8003240:	e121      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 3: // Set K2=8
			PB0_G0_Set();
 8003242:	2101      	movs	r1, #1
 8003244:	4895      	ldr	r0, [pc, #596]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003246:	f7ff fdbb 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB1_G1_Set();
 800324a:	2102      	movs	r1, #2
 800324c:	4893      	ldr	r0, [pc, #588]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800324e:	f7ff fdb7 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB2_G2_Reset();
 8003252:	2104      	movs	r1, #4
 8003254:	4891      	ldr	r0, [pc, #580]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003256:	f7ff fdc1 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Reset();
 800325a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800325e:	488f      	ldr	r0, [pc, #572]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003260:	f7ff fdbc 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 8003264:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003268:	488c      	ldr	r0, [pc, #560]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800326a:	f7ff fdb7 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 800326e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003272:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003276:	f7ff fda3 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=8;
 800327a:	2308      	movs	r3, #8
 800327c:	81fb      	strh	r3, [r7, #14]
			break;
 800327e:	e102      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 4: // Set K2=16
			PB0_G0_Reset();
 8003280:	2101      	movs	r1, #1
 8003282:	4886      	ldr	r0, [pc, #536]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003284:	f7ff fdaa 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Reset();
 8003288:	2102      	movs	r1, #2
 800328a:	4884      	ldr	r0, [pc, #528]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800328c:	f7ff fda6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB2_G2_Set();
 8003290:	2104      	movs	r1, #4
 8003292:	4882      	ldr	r0, [pc, #520]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003294:	f7ff fd94 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB10_G3_Reset();
 8003298:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800329c:	487f      	ldr	r0, [pc, #508]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800329e:	f7ff fd9d 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 80032a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032a6:	487d      	ldr	r0, [pc, #500]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80032a8:	f7ff fd98 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 80032ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032b4:	f7ff fd84 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=16;
 80032b8:	2310      	movs	r3, #16
 80032ba:	81fb      	strh	r3, [r7, #14]
			break;
 80032bc:	e0e3      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 5: // Set K2=32
			PB0_G0_Set();
 80032be:	2101      	movs	r1, #1
 80032c0:	4876      	ldr	r0, [pc, #472]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80032c2:	f7ff fd7d 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB1_G1_Reset();
 80032c6:	2102      	movs	r1, #2
 80032c8:	4874      	ldr	r0, [pc, #464]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80032ca:	f7ff fd87 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB2_G2_Set();
 80032ce:	2104      	movs	r1, #4
 80032d0:	4872      	ldr	r0, [pc, #456]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80032d2:	f7ff fd75 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB10_G3_Reset();
 80032d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032da:	4870      	ldr	r0, [pc, #448]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80032dc:	f7ff fd7e 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 80032e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032e4:	486d      	ldr	r0, [pc, #436]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80032e6:	f7ff fd79 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 80032ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032f2:	f7ff fd65 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=32;
 80032f6:	2320      	movs	r3, #32
 80032f8:	81fb      	strh	r3, [r7, #14]
			break;
 80032fa:	e0c4      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 6: // Set K2=64
			PB0_G0_Reset();
 80032fc:	2101      	movs	r1, #1
 80032fe:	4867      	ldr	r0, [pc, #412]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003300:	f7ff fd6c 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Set();
 8003304:	2102      	movs	r1, #2
 8003306:	4865      	ldr	r0, [pc, #404]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003308:	f7ff fd5a 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB2_G2_Set();
 800330c:	2104      	movs	r1, #4
 800330e:	4863      	ldr	r0, [pc, #396]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003310:	f7ff fd56 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB10_G3_Reset();
 8003314:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003318:	4860      	ldr	r0, [pc, #384]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800331a:	f7ff fd5f 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 800331e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003322:	485e      	ldr	r0, [pc, #376]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003324:	f7ff fd5a 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 8003328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800332c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003330:	f7ff fd46 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=64;
 8003334:	2340      	movs	r3, #64	; 0x40
 8003336:	81fb      	strh	r3, [r7, #14]
			break;
 8003338:	e0a5      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 7: // Set K2=128
			PB0_G0_Set();
 800333a:	2101      	movs	r1, #1
 800333c:	4857      	ldr	r0, [pc, #348]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800333e:	f7ff fd3f 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB1_G1_Set();
 8003342:	2102      	movs	r1, #2
 8003344:	4855      	ldr	r0, [pc, #340]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003346:	f7ff fd3b 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB2_G2_Set();
 800334a:	2104      	movs	r1, #4
 800334c:	4853      	ldr	r0, [pc, #332]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800334e:	f7ff fd37 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB10_G3_Reset();
 8003352:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003356:	4851      	ldr	r0, [pc, #324]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003358:	f7ff fd40 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB11_G4_Reset();
 800335c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003360:	484e      	ldr	r0, [pc, #312]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003362:	f7ff fd3b 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 8003366:	f44f 7180 	mov.w	r1, #256	; 0x100
 800336a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800336e:	f7ff fd27 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=128;
 8003372:	2380      	movs	r3, #128	; 0x80
 8003374:	81fb      	strh	r3, [r7, #14]
			break;
 8003376:	e086      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 8: // Set K2=256
			PB0_G0_Reset();
 8003378:	2101      	movs	r1, #1
 800337a:	4848      	ldr	r0, [pc, #288]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800337c:	f7ff fd2e 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Reset();
 8003380:	2102      	movs	r1, #2
 8003382:	4846      	ldr	r0, [pc, #280]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003384:	f7ff fd2a 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB2_G2_Reset();
 8003388:	2104      	movs	r1, #4
 800338a:	4844      	ldr	r0, [pc, #272]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800338c:	f7ff fd26 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Set();
 8003390:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003394:	4841      	ldr	r0, [pc, #260]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003396:	f7ff fd13 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB11_G4_Reset();
 800339a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800339e:	483f      	ldr	r0, [pc, #252]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033a0:	f7ff fd1c 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 80033a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033ac:	f7ff fd08 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=256;
 80033b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033b4:	81fb      	strh	r3, [r7, #14]
			break;
 80033b6:	e066      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 9: // Set K2=512
			PB0_G0_Set();
 80033b8:	2101      	movs	r1, #1
 80033ba:	4838      	ldr	r0, [pc, #224]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033bc:	f7ff fd00 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB1_G1_Reset();
 80033c0:	2102      	movs	r1, #2
 80033c2:	4836      	ldr	r0, [pc, #216]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033c4:	f7ff fd0a 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB2_G2_Reset();
 80033c8:	2104      	movs	r1, #4
 80033ca:	4834      	ldr	r0, [pc, #208]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033cc:	f7ff fd06 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Set();
 80033d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033d4:	4831      	ldr	r0, [pc, #196]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033d6:	f7ff fcf3 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB11_G4_Reset();
 80033da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033de:	482f      	ldr	r0, [pc, #188]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033e0:	f7ff fcfc 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 80033e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033ec:	f7ff fce8 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=512;
 80033f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033f4:	81fb      	strh	r3, [r7, #14]
			break;
 80033f6:	e046      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 10: // Set K2=1024
			PB0_G0_Reset();
 80033f8:	2101      	movs	r1, #1
 80033fa:	4828      	ldr	r0, [pc, #160]	; (800349c <Set_Amp_Factor_K2+0x360>)
 80033fc:	f7ff fcee 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Set();
 8003400:	2102      	movs	r1, #2
 8003402:	4826      	ldr	r0, [pc, #152]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003404:	f7ff fcdc 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB2_G2_Reset();
 8003408:	2104      	movs	r1, #4
 800340a:	4824      	ldr	r0, [pc, #144]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800340c:	f7ff fce6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Set();
 8003410:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003414:	4821      	ldr	r0, [pc, #132]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003416:	f7ff fcd3 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB11_G4_Reset();
 800341a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800341e:	481f      	ldr	r0, [pc, #124]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003420:	f7ff fcdc 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Set();
 8003424:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003428:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800342c:	f7ff fcc8 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			K2=1024;
 8003430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003434:	81fb      	strh	r3, [r7, #14]
			break;
 8003436:	e026      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		case 11: // Set K2=2048
			PB0_G0_Reset();
 8003438:	2101      	movs	r1, #1
 800343a:	4818      	ldr	r0, [pc, #96]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800343c:	f7ff fcce 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB1_G1_Set();
 8003440:	2102      	movs	r1, #2
 8003442:	4816      	ldr	r0, [pc, #88]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003444:	f7ff fcbc 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB2_G2_Reset();
 8003448:	2104      	movs	r1, #4
 800344a:	4814      	ldr	r0, [pc, #80]	; (800349c <Set_Amp_Factor_K2+0x360>)
 800344c:	f7ff fcc6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			PB10_G3_Set();
 8003450:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003454:	4811      	ldr	r0, [pc, #68]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003456:	f7ff fcb3 	bl	8002dc0 <LL_GPIO_SetOutputPin>
			PB11_G4_Reset();
 800345a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800345e:	480f      	ldr	r0, [pc, #60]	; (800349c <Set_Amp_Factor_K2+0x360>)
 8003460:	f7ff fcbc 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			F_SA2_Reset();
 8003464:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003468:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800346c:	f7ff fcb6 	bl	8002ddc <LL_GPIO_ResetOutputPin>
			K2=2048;
 8003470:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003474:	81fb      	strh	r3, [r7, #14]
			break;
 8003476:	e006      	b.n	8003486 <Set_Amp_Factor_K2+0x34a>
		default:
			Error_Handler();
 8003478:	f44f 7182 	mov.w	r1, #260	; 0x104
 800347c:	4808      	ldr	r0, [pc, #32]	; (80034a0 <Set_Amp_Factor_K2+0x364>)
 800347e:	f7ff fc8f 	bl	8002da0 <_Error_Handler>
			return ERROR;
 8003482:	2300      	movs	r3, #0
 8003484:	e005      	b.n	8003492 <Set_Amp_Factor_K2+0x356>
	}

#ifdef DEBUGprintf
	printf("K2 = %d \r\n",K2);
 8003486:	89fb      	ldrh	r3, [r7, #14]
 8003488:	4619      	mov	r1, r3
 800348a:	4806      	ldr	r0, [pc, #24]	; (80034a4 <Set_Amp_Factor_K2+0x368>)
 800348c:	f000 fcd8 	bl	8003e40 <iprintf>
#endif

	return SUCCESS;
 8003490:	2301      	movs	r3, #1
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	48000400 	.word	0x48000400
 80034a0:	08004d68 	.word	0x08004d68
 80034a4:	08004e40 	.word	0x08004e40

080034a8 <Manual_settings>:
  * @param  number_settings
  * @retval An ErrorStatus enumeration
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
 */
ErrorStatus Manual_settings(uint8_t namber_settings, enum PWR_TIMx timer_numberr){
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	460a      	mov	r2, r1
 80034b2:	71fb      	strb	r3, [r7, #7]
 80034b4:	4613      	mov	r3, r2
 80034b6:	71bb      	strb	r3, [r7, #6]

	uint8_t namber_settings_K1_k2,namber_settings_Fcut;

	namber_settings_K1_k2 = 0x7 & namber_settings;
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	73fb      	strb	r3, [r7, #15]
	namber_settings_Fcut = namber_settings >> 3;
 80034c0:	79fb      	ldrb	r3, [r7, #7]
 80034c2:	08db      	lsrs	r3, r3, #3
 80034c4:	73bb      	strb	r3, [r7, #14]

#ifdef DEBUGprintf
	printf("\r\nManual configuration of the analog module:\r\n");
 80034c6:	4845      	ldr	r0, [pc, #276]	; (80035dc <Manual_settings+0x134>)
 80034c8:	f000 fd2e 	bl	8003f28 <puts>
#endif

	switch (namber_settings_K1_k2){
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
 80034ce:	2b07      	cmp	r3, #7
 80034d0:	d84a      	bhi.n	8003568 <Manual_settings+0xc0>
 80034d2:	a201      	add	r2, pc, #4	; (adr r2, 80034d8 <Manual_settings+0x30>)
 80034d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d8:	080034f9 	.word	0x080034f9
 80034dc:	08003507 	.word	0x08003507
 80034e0:	08003515 	.word	0x08003515
 80034e4:	08003523 	.word	0x08003523
 80034e8:	08003531 	.word	0x08003531
 80034ec:	0800353f 	.word	0x0800353f
 80034f0:	0800354d 	.word	0x0800354d
 80034f4:	0800355b 	.word	0x0800355b

		case 0: //K1=1 K2=1 
			Set_Amp_Factor_K1(0);
 80034f8:	2000      	movs	r0, #0
 80034fa:	f7ff fdab 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(0);
 80034fe:	2000      	movs	r0, #0
 8003500:	f7ff fe1c 	bl	800313c <Set_Amp_Factor_K2>
			break;
 8003504:	e037      	b.n	8003576 <Manual_settings+0xce>

		case 1: //K1=10 K2=1 
			Set_Amp_Factor_K1(1);
 8003506:	2001      	movs	r0, #1
 8003508:	f7ff fda4 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(0);
 800350c:	2000      	movs	r0, #0
 800350e:	f7ff fe15 	bl	800313c <Set_Amp_Factor_K2>
			break;
 8003512:	e030      	b.n	8003576 <Manual_settings+0xce>

		case 2: //K1=10 K2=2
			Set_Amp_Factor_K1(1);
 8003514:	2001      	movs	r0, #1
 8003516:	f7ff fd9d 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(1);
 800351a:	2001      	movs	r0, #1
 800351c:	f7ff fe0e 	bl	800313c <Set_Amp_Factor_K2>
			break;
 8003520:	e029      	b.n	8003576 <Manual_settings+0xce>

		case 3: //K1=10 K2=4
			Set_Amp_Factor_K1(1);
 8003522:	2001      	movs	r0, #1
 8003524:	f7ff fd96 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(2);
 8003528:	2002      	movs	r0, #2
 800352a:	f7ff fe07 	bl	800313c <Set_Amp_Factor_K2>
			break;
 800352e:	e022      	b.n	8003576 <Manual_settings+0xce>

		case 4: //K1=100 K2=1
			Set_Amp_Factor_K1(2);
 8003530:	2002      	movs	r0, #2
 8003532:	f7ff fd8f 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(0);
 8003536:	2000      	movs	r0, #0
 8003538:	f7ff fe00 	bl	800313c <Set_Amp_Factor_K2>
			break;
 800353c:	e01b      	b.n	8003576 <Manual_settings+0xce>

		case 5: //K1=100 K2=2
			Set_Amp_Factor_K1(2);
 800353e:	2002      	movs	r0, #2
 8003540:	f7ff fd88 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(1);
 8003544:	2001      	movs	r0, #1
 8003546:	f7ff fdf9 	bl	800313c <Set_Amp_Factor_K2>
			break;
 800354a:	e014      	b.n	8003576 <Manual_settings+0xce>

		case 6: //K1=100 K2=4
			Set_Amp_Factor_K1(2);
 800354c:	2002      	movs	r0, #2
 800354e:	f7ff fd81 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(2);
 8003552:	2002      	movs	r0, #2
 8003554:	f7ff fdf2 	bl	800313c <Set_Amp_Factor_K2>
			break;
 8003558:	e00d      	b.n	8003576 <Manual_settings+0xce>

		case 7: //K1=1000 K2=2048
			Set_Amp_Factor_K1(3);
 800355a:	2003      	movs	r0, #3
 800355c:	f7ff fd7a 	bl	8003054 <Set_Amp_Factor_K1>
			Set_Amp_Factor_K2(11);
 8003560:	200b      	movs	r0, #11
 8003562:	f7ff fdeb 	bl	800313c <Set_Amp_Factor_K2>
			break;
 8003566:	e006      	b.n	8003576 <Manual_settings+0xce>

		default:
			Error_Handler();
 8003568:	f240 114d 	movw	r1, #333	; 0x14d
 800356c:	481c      	ldr	r0, [pc, #112]	; (80035e0 <Manual_settings+0x138>)
 800356e:	f7ff fc17 	bl	8002da0 <_Error_Handler>
			return ERROR;
 8003572:	2300      	movs	r3, #0
 8003574:	e02e      	b.n	80035d4 <Manual_settings+0x12c>
	}

	switch(namber_settings_Fcut){
 8003576:	7bbb      	ldrb	r3, [r7, #14]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d823      	bhi.n	80035c4 <Manual_settings+0x11c>
 800357c:	a201      	add	r2, pc, #4	; (adr r2, 8003584 <Manual_settings+0xdc>)
 800357e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003582:	bf00      	nop
 8003584:	08003595 	.word	0x08003595
 8003588:	080035a1 	.word	0x080035a1
 800358c:	080035ad 	.word	0x080035ad
 8003590:	080035b9 	.word	0x080035b9

		case 0: //Fcut=10
			Set_Ficlk_and_F_SAx(1, timer_numberr);
 8003594:	79bb      	ldrb	r3, [r7, #6]
 8003596:	4619      	mov	r1, r3
 8003598:	2001      	movs	r0, #1
 800359a:	f7ff fc85 	bl	8002ea8 <Set_Ficlk_and_F_SAx>
			break;
 800359e:	e018      	b.n	80035d2 <Manual_settings+0x12a>

		case 1: //Fcut=300
			Set_Ficlk_and_F_SAx(30, timer_numberr);
 80035a0:	79bb      	ldrb	r3, [r7, #6]
 80035a2:	4619      	mov	r1, r3
 80035a4:	201e      	movs	r0, #30
 80035a6:	f7ff fc7f 	bl	8002ea8 <Set_Ficlk_and_F_SAx>
			break;
 80035aa:	e012      	b.n	80035d2 <Manual_settings+0x12a>

		case 2: //Fcut=700
			Set_Ficlk_and_F_SAx(70, timer_numberr);
 80035ac:	79bb      	ldrb	r3, [r7, #6]
 80035ae:	4619      	mov	r1, r3
 80035b0:	2046      	movs	r0, #70	; 0x46
 80035b2:	f7ff fc79 	bl	8002ea8 <Set_Ficlk_and_F_SAx>
			break;
 80035b6:	e00c      	b.n	80035d2 <Manual_settings+0x12a>

		case 3: ////Fcut=1000
			Set_Ficlk_and_F_SAx(100, timer_numberr);
 80035b8:	79bb      	ldrb	r3, [r7, #6]
 80035ba:	4619      	mov	r1, r3
 80035bc:	2064      	movs	r0, #100	; 0x64
 80035be:	f7ff fc73 	bl	8002ea8 <Set_Ficlk_and_F_SAx>
			break;
 80035c2:	e006      	b.n	80035d2 <Manual_settings+0x12a>

		default:
			Error_Handler();
 80035c4:	f44f 71b2 	mov.w	r1, #356	; 0x164
 80035c8:	4805      	ldr	r0, [pc, #20]	; (80035e0 <Manual_settings+0x138>)
 80035ca:	f7ff fbe9 	bl	8002da0 <_Error_Handler>
			return ERROR;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e000      	b.n	80035d4 <Manual_settings+0x12c>
	}

	return SUCCESS;
 80035d2:	2301      	movs	r3, #1
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	08004e4c 	.word	0x08004e4c
 80035e0:	08004d68 	.word	0x08004d68

080035e4 <LL_I2C_IsActiveFlag_TXE>:
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
}
 80035fe:	4618      	mov	r0, r3
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <LL_I2C_IsActiveFlag_RXNE>:
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	f003 0304 	and.w	r3, r3, #4
 800361a:	2b04      	cmp	r3, #4
 800361c:	bf0c      	ite	eq
 800361e:	2301      	moveq	r3, #1
 8003620:	2300      	movne	r3, #0
 8003622:	b2db      	uxtb	r3, r3
}
 8003624:	4618      	mov	r0, r3
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <LL_I2C_IsActiveFlag_STOP>:
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b20      	cmp	r3, #32
 8003642:	bf0c      	ite	eq
 8003644:	2301      	moveq	r3, #1
 8003646:	2300      	movne	r3, #0
 8003648:	b2db      	uxtb	r3, r3
}
 800364a:	4618      	mov	r0, r3
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <LL_I2C_IsActiveFlag_TC>:
{
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003666:	2b40      	cmp	r3, #64	; 0x40
 8003668:	bf0c      	ite	eq
 800366a:	2301      	moveq	r3, #1
 800366c:	2300      	movne	r3, #0
 800366e:	b2db      	uxtb	r3, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <LL_I2C_IsActiveFlag_BUSY>:
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800368c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003690:	bf0c      	ite	eq
 8003692:	2301      	moveq	r3, #1
 8003694:	2300      	movne	r3, #0
 8003696:	b2db      	uxtb	r3, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_I2C_ClearFlag_STOP>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	f043 0220 	orr.w	r2, r3, #32
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	61da      	str	r2, [r3, #28]
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	0d5b      	lsrs	r3, r3, #21
 80036da:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80036de:	4b0b      	ldr	r3, [pc, #44]	; (800370c <LL_I2C_HandleTransfer+0x48>)
 80036e0:	430b      	orrs	r3, r1
 80036e2:	43db      	mvns	r3, r3
 80036e4:	401a      	ands	r2, r3
 80036e6:	68b9      	ldr	r1, [r7, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4319      	orrs	r1, r3
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	041b      	lsls	r3, r3, #16
 80036f0:	4319      	orrs	r1, r3
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	4319      	orrs	r1, r3
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	430b      	orrs	r3, r1
 80036fa:	431a      	orrs	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	605a      	str	r2, [r3, #4]
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 8003700:	bf00      	nop
 8003702:	3714      	adds	r7, #20
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr
 800370c:	03ff7bff 	.word	0x03ff7bff

08003710 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	b2db      	uxtb	r3, r3
}
 800371e:	4618      	mov	r0, r3
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
 8003732:	460b      	mov	r3, r1
 8003734:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8003736:	78fa      	ldrb	r2, [r7, #3]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <I2C_Read_addr_a_module>:
  * @param  namber_value
  * @retval An ErrorStatus enumeration
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
uint8_t I2C_Read_addr_a_module(I2C_TypeDef *I2Cx,uint32_t SlaveAddr){
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af02      	add	r7, sp, #8
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]

	uint8_t address_module;

	SlaveAddr=SlaveAddr<<1;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	603b      	str	r3, [r7, #0]
	
	while(LL_I2C_IsActiveFlag_BUSY(I2Cx)==SET); 
 8003758:	bf00      	nop
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff ff8e 	bl	800367c <LL_I2C_IsActiveFlag_BUSY>
 8003760:	4603      	mov	r3, r0
 8003762:	2b01      	cmp	r3, #1
 8003764:	d0f9      	beq.n	800375a <I2C_Read_addr_a_module+0x12>

	LL_I2C_HandleTransfer(I2Cx, SlaveAddr,LL_I2C_ADDRSLAVE_7BIT, 1,LL_I2C_MODE_SOFTEND,LL_I2C_GENERATE_START_WRITE ); //LL_I2C_GENERATE_START_READ
 8003766:	4b28      	ldr	r3, [pc, #160]	; (8003808 <I2C_Read_addr_a_module+0xc0>)
 8003768:	9301      	str	r3, [sp, #4]
 800376a:	2300      	movs	r3, #0
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	2301      	movs	r3, #1
 8003770:	2200      	movs	r2, #0
 8003772:	6839      	ldr	r1, [r7, #0]
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ffa5 	bl	80036c4 <LL_I2C_HandleTransfer>
	while(LL_I2C_IsActiveFlag_TXE(I2Cx)==RESET);
 800377a:	bf00      	nop
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f7ff ff31 	bl	80035e4 <LL_I2C_IsActiveFlag_TXE>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0f9      	beq.n	800377c <I2C_Read_addr_a_module+0x34>


	LL_I2C_TransmitData8(I2Cx, 0x00);
 8003788:	2100      	movs	r1, #0
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ffcd 	bl	800372a <LL_I2C_TransmitData8>
	while(LL_I2C_IsActiveFlag_TXE(I2Cx)==RESET);
 8003790:	bf00      	nop
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff ff26 	bl	80035e4 <LL_I2C_IsActiveFlag_TXE>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f9      	beq.n	8003792 <I2C_Read_addr_a_module+0x4a>
	while(LL_I2C_IsActiveFlag_TC(I2Cx)==RESET);
 800379e:	bf00      	nop
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7ff ff58 	bl	8003656 <LL_I2C_IsActiveFlag_TC>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0f9      	beq.n	80037a0 <I2C_Read_addr_a_module+0x58>

	LL_I2C_HandleTransfer(I2Cx, SlaveAddr,LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_RESTART_7BIT_READ); //LL_I2C_MODE_SOFTEND
 80037ac:	4b17      	ldr	r3, [pc, #92]	; (800380c <I2C_Read_addr_a_module+0xc4>)
 80037ae:	9301      	str	r3, [sp, #4]
 80037b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2301      	movs	r3, #1
 80037b8:	2200      	movs	r2, #0
 80037ba:	6839      	ldr	r1, [r7, #0]
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7ff ff81 	bl	80036c4 <LL_I2C_HandleTransfer>

	while(LL_I2C_IsActiveFlag_STOP(I2Cx)==RESET);
 80037c2:	bf00      	nop
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff ff33 	bl	8003630 <LL_I2C_IsActiveFlag_STOP>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0f9      	beq.n	80037c4 <I2C_Read_addr_a_module+0x7c>
	while(LL_I2C_IsActiveFlag_RXNE(I2Cx)==RESET);
 80037d0:	bf00      	nop
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7ff ff19 	bl	800360a <LL_I2C_IsActiveFlag_RXNE>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f9      	beq.n	80037d2 <I2C_Read_addr_a_module+0x8a>

	address_module=(0x1F & (LL_I2C_ReceiveData8(I2Cx))); //0x1F & - because address contain only 5 bits (xxxAAAAA)
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff ff96 	bl	8003710 <LL_I2C_ReceiveData8>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f003 031f 	and.w	r3, r3, #31
 80037ea:	73fb      	strb	r3, [r7, #15]

	LL_I2C_ClearFlag_STOP(I2Cx);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff ff59 	bl	80036a4 <LL_I2C_ClearFlag_STOP>

#ifdef DEBUGprintf
			printf("Address Module=%d \r\n", address_module);
 80037f2:	7bfb      	ldrb	r3, [r7, #15]
 80037f4:	4619      	mov	r1, r3
 80037f6:	4806      	ldr	r0, [pc, #24]	; (8003810 <I2C_Read_addr_a_module+0xc8>)
 80037f8:	f000 fb22 	bl	8003e40 <iprintf>
#endif

	return address_module;
 80037fc:	7bfb      	ldrb	r3, [r7, #15]

}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	80002000 	.word	0x80002000
 800380c:	80002400 	.word	0x80002400
 8003810:	08004e7c 	.word	0x08004e7c

08003814 <LL_USART_TransmitData9>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0x1FF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	460b      	mov	r3, r1
 800381e:	807b      	strh	r3, [r7, #2]
  USARTx->TDR = Value & 0x1FFU;
 8003820:	887b      	ldrh	r3, [r7, #2]
 8003822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003826:	b29a      	uxth	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <LL_GPIO_IsInputPinSet>:
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691a      	ldr	r2, [r3, #16]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	401a      	ands	r2, r3
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	429a      	cmp	r2, r3
 800384e:	bf0c      	ite	eq
 8003850:	2301      	moveq	r3, #1
 8003852:	2300      	movne	r3, #0
 8003854:	b2db      	uxtb	r3, r3
}
 8003856:	4618      	mov	r0, r3
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <LL_GPIO_SetOutputPin>:
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	619a      	str	r2, [r3, #24]
}
 8003872:	bf00      	nop
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <LL_GPIO_ResetOutputPin>:
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
 8003886:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <main>:
_SETTINGS_MODULE config_mod, *CONF_MOD_ptr=&config_mod;

_UART_BUF uart1_buf, *UART1_BUF_ptr=&uart1_buf;


int main(void){
 800389c:	b590      	push	{r4, r7, lr}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0

	uint8_t i=0, pin=1;
 80038a2:	2300      	movs	r3, #0
 80038a4:	71fb      	strb	r3, [r7, #7]
 80038a6:	2301      	movs	r3, #1
 80038a8:	71bb      	strb	r3, [r7, #6]

	LL_Init();
 80038aa:	f7fe fec1 	bl	8002630 <LL_Init>
	SystemClock_Config(); //Setup system clock at 80 MHz
 80038ae:	f7fe ff21 	bl	80026f4 <SystemClock_Config>
	//LL_RCC_GetSystemClocksFreq(CHECK_RCC_CLOCKS); // Only for check setup clock Not need use in release
	printf("Hello human. I am Analog module.\r\n");
 80038b2:	483a      	ldr	r0, [pc, #232]	; (800399c <main+0x100>)
 80038b4:	f000 fb38 	bl	8003f28 <puts>
	printf("Start setup periphery STM32L452.....\r\n");
 80038b8:	4839      	ldr	r0, [pc, #228]	; (80039a0 <main+0x104>)
 80038ba:	f000 fb35 	bl	8003f28 <puts>
	SetupLED();
 80038be:	f7fe ff87 	bl	80027d0 <SetupLED>
	SetupGPIO();
 80038c2:	f7fe ffa7 	bl	8002814 <SetupGPIO>
	USART1_Init();
 80038c6:	f7ff f853 	bl	8002970 <USART1_Init>
	SPI2_Init();
 80038ca:	f7ff f8b3 	bl	8002a34 <SPI2_Init>
	I2C1_Init();
 80038ce:	f7ff f915 	bl	8002afc <I2C1_Init>
	PWM_Init(PWM_TIM2_CH2_PA1); //PWM_TIM3_CH1_PA6
 80038d2:	2000      	movs	r0, #0
 80038d4:	f7ff f960 	bl	8002b98 <PWM_Init>
	SetupInterrupt();
 80038d8:	f7ff fa12 	bl	8002d00 <SetupInterrupt>
	//MX_IWDG_Init();
	printf("Finish setup periphery. Success! \r\n");
 80038dc:	4831      	ldr	r0, [pc, #196]	; (80039a4 <main+0x108>)
 80038de:	f000 fb23 	bl	8003f28 <puts>

	PB14_STOP_ADC_Set(); 
 80038e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80038e6:	4830      	ldr	r0, [pc, #192]	; (80039a8 <main+0x10c>)
 80038e8:	f7ff ffbb 	bl	8003862 <LL_GPIO_SetOutputPin>

	LED_Yellow_HL1_ON();
 80038ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038f0:	482e      	ldr	r0, [pc, #184]	; (80039ac <main+0x110>)
 80038f2:	f7ff ffc4 	bl	800387e <LL_GPIO_ResetOutputPin>

	CONF_MOD_ptr->addr_module =I2C_Read_addr_a_module(I2C1, ADDR_I2C_TCA9554PWR);
 80038f6:	4b2e      	ldr	r3, [pc, #184]	; (80039b0 <main+0x114>)
 80038f8:	681c      	ldr	r4, [r3, #0]
 80038fa:	2120      	movs	r1, #32
 80038fc:	482d      	ldr	r0, [pc, #180]	; (80039b4 <main+0x118>)
 80038fe:	f7ff ff23 	bl	8003748 <I2C_Read_addr_a_module>
 8003902:	4603      	mov	r3, r0
 8003904:	7023      	strb	r3, [r4, #0]
	CONF_MOD_ptr-> addr_module_req_data_adc = (CONF_MOD_ptr->addr_module << 3)| 0x01;
 8003906:	4b2a      	ldr	r3, [pc, #168]	; (80039b0 <main+0x114>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a29      	ldr	r2, [pc, #164]	; (80039b0 <main+0x114>)
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	7812      	ldrb	r2, [r2, #0]
 8003910:	00d2      	lsls	r2, r2, #3
 8003912:	b252      	sxtb	r2, r2
 8003914:	f042 0201 	orr.w	r2, r2, #1
 8003918:	b252      	sxtb	r2, r2
 800391a:	b2d2      	uxtb	r2, r2
 800391c:	705a      	strb	r2, [r3, #1]

	LED_Green_HL2_ON();
 800391e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003922:	4822      	ldr	r0, [pc, #136]	; (80039ac <main+0x110>)
 8003924:	f7ff ffab 	bl	800387e <LL_GPIO_ResetOutputPin>
	LED_Green_HL3_ON();
 8003928:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800392c:	481f      	ldr	r0, [pc, #124]	; (80039ac <main+0x110>)
 800392e:	f7ff ffa6 	bl	800387e <LL_GPIO_ResetOutputPin>

	// manual settings if jumper is set
	if( LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_2) == RESET ){ //check jumper
 8003932:	2104      	movs	r1, #4
 8003934:	4820      	ldr	r0, [pc, #128]	; (80039b8 <main+0x11c>)
 8003936:	f7ff ff7f 	bl	8003838 <LL_GPIO_IsInputPinSet>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d106      	bne.n	800394e <main+0xb2>
		Manual_settings(CONF_MOD_ptr->addr_module, PWM_TIM2_CH2_PA1);
 8003940:	4b1b      	ldr	r3, [pc, #108]	; (80039b0 <main+0x114>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2100      	movs	r1, #0
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fdad 	bl	80034a8 <Manual_settings>


//******************below test zone******************************//


	LL_USART_TransmitData9(USART1, 0x16B);
 800394e:	f240 116b 	movw	r1, #363	; 0x16b
 8003952:	481a      	ldr	r0, [pc, #104]	; (80039bc <main+0x120>)
 8003954:	f7ff ff5e 	bl	8003814 <LL_USART_TransmitData9>


//for test
	while(1){

		pin=LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_13);
 8003958:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800395c:	4813      	ldr	r0, [pc, #76]	; (80039ac <main+0x110>)
 800395e:	f7ff ff6b 	bl	8003838 <LL_GPIO_IsInputPinSet>
 8003962:	4603      	mov	r3, r0
 8003964:	71bb      	strb	r3, [r7, #6]

		if(pin==0){
 8003966:	79bb      	ldrb	r3, [r7, #6]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1f5      	bne.n	8003958 <main+0xbc>
			while(!LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_13)){
 800396c:	bf00      	nop
 800396e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003972:	480e      	ldr	r0, [pc, #56]	; (80039ac <main+0x110>)
 8003974:	f7ff ff60 	bl	8003838 <LL_GPIO_IsInputPinSet>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0f7      	beq.n	800396e <main+0xd2>

			};

			i++;
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	3301      	adds	r3, #1
 8003982:	71fb      	strb	r3, [r7, #7]
			Set_Ficlk_and_F_SAx(i, PWM_TIM2_CH2_PA1);
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	2100      	movs	r1, #0
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff fa8d 	bl	8002ea8 <Set_Ficlk_and_F_SAx>
			if(i==130){
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	2b82      	cmp	r3, #130	; 0x82
 8003992:	d1e1      	bne.n	8003958 <main+0xbc>
				i=0;
 8003994:	2300      	movs	r3, #0
 8003996:	71fb      	strb	r3, [r7, #7]
		pin=LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_13);
 8003998:	e7de      	b.n	8003958 <main+0xbc>
 800399a:	bf00      	nop
 800399c:	08004e94 	.word	0x08004e94
 80039a0:	08004eb8 	.word	0x08004eb8
 80039a4:	08004ee0 	.word	0x08004ee0
 80039a8:	48000400 	.word	0x48000400
 80039ac:	48000800 	.word	0x48000800
 80039b0:	20000000 	.word	0x20000000
 80039b4:	40005400 	.word	0x40005400
 80039b8:	48000c00 	.word	0x48000c00
 80039bc:	40013800 	.word	0x40013800

080039c0 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 80039c8:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80039ca:	695a      	ldr	r2, [r3, #20]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	401a      	ands	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	bf0c      	ite	eq
 80039d6:	2301      	moveq	r3, #1
 80039d8:	2300      	movne	r3, #0
 80039da:	b2db      	uxtb	r3, r3
}
 80039dc:	4618      	mov	r0, r3
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	40010400 	.word	0x40010400

080039ec <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80039f4:	4a04      	ldr	r2, [pc, #16]	; (8003a08 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6153      	str	r3, [r2, #20]
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	40010400 	.word	0x40010400

08003a0c <LL_USART_IsActiveFlag_RXNE>:
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	f003 0320 	and.w	r3, r3, #32
 8003a1c:	2b20      	cmp	r3, #32
 8003a1e:	bf0c      	ite	eq
 8003a20:	2301      	moveq	r3, #1
 8003a22:	2300      	movne	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <LL_USART_ReceiveData9>:
{
 8003a32:	b480      	push	{r7}
 8003a34:	b083      	sub	sp, #12
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a44:	b29b      	uxth	r3, r3
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8003a52:	b480      	push	{r7}
 8003a54:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003a56:	bf00      	nop
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a64:	e7fe      	b.n	8003a64 <HardFault_Handler+0x4>

08003a66 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003a66:	b480      	push	{r7}
 8003a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a6a:	e7fe      	b.n	8003a6a <MemManage_Handler+0x4>

08003a6c <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a70:	e7fe      	b.n	8003a70 <BusFault_Handler+0x4>

08003a72 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003a72:	b480      	push	{r7}
 8003a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a76:	e7fe      	b.n	8003a76 <UsageFault_Handler+0x4>

08003a78 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a7c:	bf00      	nop
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a98:	bf00      	nop
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003aa6:	bf00      	nop
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <USART1_IRQHandler>:
/******************************************************************************/

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void){
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0

    uint16_t input_data9b = 0;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	80fb      	strh	r3, [r7, #6]
    uint8_t input_data8b = 0;
 8003aba:	2300      	movs	r3, #0
 8003abc:	717b      	strb	r3, [r7, #5]
   
    if(LL_USART_IsActiveFlag_RXNE(USART1)){
 8003abe:	4833      	ldr	r0, [pc, #204]	; (8003b8c <USART1_IRQHandler+0xdc>)
 8003ac0:	f7ff ffa4 	bl	8003a0c <LL_USART_IsActiveFlag_RXNE>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d05b      	beq.n	8003b82 <USART1_IRQHandler+0xd2>

        input_data9b = LL_USART_ReceiveData9(USART1);
 8003aca:	4830      	ldr	r0, [pc, #192]	; (8003b8c <USART1_IRQHandler+0xdc>)
 8003acc:	f7ff ffb1 	bl	8003a32 <LL_USART_ReceiveData9>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	80fb      	strh	r3, [r7, #6]

        if( (input_data9b & 0x0100) != 0 ){ //check that we got byte with address 
 8003ad4:	88fb      	ldrh	r3, [r7, #6]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d031      	beq.n	8003b42 <USART1_IRQHandler+0x92>

            input_data8b = (uint8_t)input_data9b;
 8003ade:	88fb      	ldrh	r3, [r7, #6]
 8003ae0:	717b      	strb	r3, [r7, #5]

            if( input_data8b == CONF_MOD_ptr->addr_module_req_data_adc ){ // check got request ADC data 
 8003ae2:	4b2b      	ldr	r3, [pc, #172]	; (8003b90 <USART1_IRQHandler+0xe0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	785b      	ldrb	r3, [r3, #1]
 8003ae8:	797a      	ldrb	r2, [r7, #5]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d108      	bne.n	8003b00 <USART1_IRQHandler+0x50>

                UART1_BUF_ptr->ADC_data_request_flag = 1;
 8003aee:	4b29      	ldr	r3, [pc, #164]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2201      	movs	r2, #1
 8003af4:	71da      	strb	r2, [r3, #7]
                UART1_BUF_ptr->received_command_flag = 1;
 8003af6:	4b27      	ldr	r3, [pc, #156]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2201      	movs	r2, #1
 8003afc:	719a      	strb	r2, [r3, #6]
  	 a read to the USART_RDR register. The RXNE
  	flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.
  	An interrupt is generated if RXNEIE=1 in the USART_CR1 register.
  	0: data is not received
  	1: Received data is ready to be read.*/
}
 8003afe:	e040      	b.n	8003b82 <USART1_IRQHandler+0xd2>
            } else if( (input_data8b == 0x00) || ((input_data8b>>3) == CONF_MOD_ptr->addr_module) ){ // chaeck we got broadcast message or me address module
 8003b00:	797b      	ldrb	r3, [r7, #5]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <USART1_IRQHandler+0x66>
 8003b06:	797b      	ldrb	r3, [r7, #5]
 8003b08:	08db      	lsrs	r3, r3, #3
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	4b20      	ldr	r3, [pc, #128]	; (8003b90 <USART1_IRQHandler+0xe0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d135      	bne.n	8003b82 <USART1_IRQHandler+0xd2>
                  if( UART1_BUF_ptr->received_command_flag == 1){ //Protection if you do not have time to process previous massage.
 8003b16:	4b1f      	ldr	r3, [pc, #124]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	799b      	ldrb	r3, [r3, #6]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d103      	bne.n	8003b28 <USART1_IRQHandler+0x78>
                    UART1_BUF_ptr->received_command_flag = 0;//Clear previous message
 8003b20:	4b1c      	ldr	r3, [pc, #112]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2200      	movs	r2, #0
 8003b26:	719a      	strb	r2, [r3, #6]
                  UART1_BUF_ptr->UART_Recive_Buf[0] = input_data8b;
 8003b28:	4b1a      	ldr	r3, [pc, #104]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	797a      	ldrb	r2, [r7, #5]
 8003b2e:	701a      	strb	r2, [r3, #0]
                  UART1_BUF_ptr->UART_rec_buf_len = 1;
 8003b30:	4b18      	ldr	r3, [pc, #96]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2201      	movs	r2, #1
 8003b36:	711a      	strb	r2, [r3, #4]
                  UART1_BUF_ptr->recive_data_permit_flag = 1;
 8003b38:	4b16      	ldr	r3, [pc, #88]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	715a      	strb	r2, [r3, #5]
}
 8003b40:	e01f      	b.n	8003b82 <USART1_IRQHandler+0xd2>
        } else if( UART1_BUF_ptr->recive_data_permit_flag == 1 ){ // getting data if we have permit to recive byte with data 
 8003b42:	4b14      	ldr	r3, [pc, #80]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	795b      	ldrb	r3, [r3, #5]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d11a      	bne.n	8003b82 <USART1_IRQHandler+0xd2>
            UART1_BUF_ptr->UART_Recive_Buf[ UART1_BUF_ptr->UART_rec_buf_len ] = (uint8_t)input_data9b;
 8003b4c:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a10      	ldr	r2, [pc, #64]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	7912      	ldrb	r2, [r2, #4]
 8003b56:	88f9      	ldrh	r1, [r7, #6]
 8003b58:	b2c9      	uxtb	r1, r1
 8003b5a:	5499      	strb	r1, [r3, r2]
            UART1_BUF_ptr->UART_rec_buf_len++;
 8003b5c:	4b0d      	ldr	r3, [pc, #52]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	791a      	ldrb	r2, [r3, #4]
 8003b62:	3201      	adds	r2, #1
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	711a      	strb	r2, [r3, #4]
            if( UART1_BUF_ptr->UART_rec_buf_len == 4 ){ // finish getting command
 8003b68:	4b0a      	ldr	r3, [pc, #40]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	791b      	ldrb	r3, [r3, #4]
 8003b6e:	2b04      	cmp	r3, #4
 8003b70:	d107      	bne.n	8003b82 <USART1_IRQHandler+0xd2>
                UART1_BUF_ptr->received_command_flag = 1;
 8003b72:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2201      	movs	r2, #1
 8003b78:	719a      	strb	r2, [r3, #6]
                UART1_BUF_ptr->recive_data_permit_flag = 0;
 8003b7a:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <USART1_IRQHandler+0xe4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	715a      	strb	r2, [r3, #5]
}
 8003b82:	bf00      	nop
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40013800 	.word	0x40013800
 8003b90:	20000000 	.word	0x20000000
 8003b94:	20000004 	.word	0x20000004

08003b98 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void){
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0

	//interrupt PB15 ADC-DRDY  FALLING edge
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET){
 8003b9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003ba0:	f7ff ff0e 	bl	80039c0 <LL_EXTI_IsActiveFlag_0_31>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <EXTI15_10_IRQHandler+0x1a>
		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8003baa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003bae:	f7ff ff1d 	bl	80039ec <LL_EXTI_ClearFlag_0_31>
	}




  }
 8003bb2:	bf00      	nop
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003bbe:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003bc2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d013      	beq.n	8003bf6 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003bce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003bd2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003bd6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003bde:	e000      	b.n	8003be2 <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 8003be0:	bf00      	nop
 8003be2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d0f9      	beq.n	8003be0 <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003bec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003bf6:	687b      	ldr	r3, [r7, #4]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
	/* return len; */
	
	//errno = ENOSYS;
	//return -1;

	int i=0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++){
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	e009      	b.n	8003c2e <_write+0x2a>
		ITM_SendChar((*ptr++));
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	60ba      	str	r2, [r7, #8]
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff ffc7 	bl	8003bb6 <ITM_SendChar>
	for(i=0;i<len;i++){
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	dbf1      	blt.n	8003c1a <_write+0x16>
	}
	return len;
 8003c36:	687b      	ldr	r3, [r7, #4]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <_sbrk>:

void * _sbrk(int32_t incr)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003c48:	4b0b      	ldr	r3, [pc, #44]	; (8003c78 <_sbrk+0x38>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d102      	bne.n	8003c56 <_sbrk+0x16>
		heap_end = & end;
 8003c50:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <_sbrk+0x38>)
 8003c52:	4a0a      	ldr	r2, [pc, #40]	; (8003c7c <_sbrk+0x3c>)
 8003c54:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8003c56:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <_sbrk+0x38>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8003c5c:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <_sbrk+0x38>)
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4413      	add	r3, r2
 8003c64:	4a04      	ldr	r2, [pc, #16]	; (8003c78 <_sbrk+0x38>)
 8003c66:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8003c68:	68fb      	ldr	r3, [r7, #12]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	2000008c 	.word	0x2000008c
 8003c7c:	200000ac 	.word	0x200000ac

08003c80 <_close>:

int _close(int32_t file)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8003c88:	4b05      	ldr	r3, [pc, #20]	; (8003ca0 <_close+0x20>)
 8003c8a:	2258      	movs	r2, #88	; 0x58
 8003c8c:	601a      	str	r2, [r3, #0]
	return -1;
 8003c8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	200000a8 	.word	0x200000a8

08003ca4 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 8003cae:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <_fstat+0x20>)
 8003cb0:	2258      	movs	r2, #88	; 0x58
 8003cb2:	601a      	str	r2, [r3, #0]
	return -1;
 8003cb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	200000a8 	.word	0x200000a8

08003cc8 <_isatty>:

int _isatty(int32_t file)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8003cd0:	4b04      	ldr	r3, [pc, #16]	; (8003ce4 <_isatty+0x1c>)
 8003cd2:	2258      	movs	r2, #88	; 0x58
 8003cd4:	601a      	str	r2, [r3, #0]
	return 0;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	200000a8 	.word	0x200000a8

08003ce8 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8003cf4:	4b05      	ldr	r3, [pc, #20]	; (8003d0c <_lseek+0x24>)
 8003cf6:	2258      	movs	r2, #88	; 0x58
 8003cf8:	601a      	str	r2, [r3, #0]
	return -1;
 8003cfa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	200000a8 	.word	0x200000a8

08003d10 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8003d1c:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <_read+0x24>)
 8003d1e:	2258      	movs	r2, #88	; 0x58
 8003d20:	601a      	str	r2, [r3, #0]
	return -1;
 8003d22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	200000a8 	.word	0x200000a8

08003d38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d3c:	4a17      	ldr	r2, [pc, #92]	; (8003d9c <SystemInit+0x64>)
 8003d3e:	4b17      	ldr	r3, [pc, #92]	; (8003d9c <SystemInit+0x64>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003d4c:	4a14      	ldr	r2, [pc, #80]	; (8003da0 <SystemInit+0x68>)
 8003d4e:	4b14      	ldr	r3, [pc, #80]	; (8003da0 <SystemInit+0x68>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f043 0301 	orr.w	r3, r3, #1
 8003d56:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003d58:	4b11      	ldr	r3, [pc, #68]	; (8003da0 <SystemInit+0x68>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003d5e:	4a10      	ldr	r2, [pc, #64]	; (8003da0 <SystemInit+0x68>)
 8003d60:	4b0f      	ldr	r3, [pc, #60]	; (8003da0 <SystemInit+0x68>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003d68:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003d6c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003d6e:	4b0c      	ldr	r3, [pc, #48]	; (8003da0 <SystemInit+0x68>)
 8003d70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d74:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003d76:	4a0a      	ldr	r2, [pc, #40]	; (8003da0 <SystemInit+0x68>)
 8003d78:	4b09      	ldr	r3, [pc, #36]	; (8003da0 <SystemInit+0x68>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d80:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003d82:	4b07      	ldr	r3, [pc, #28]	; (8003da0 <SystemInit+0x68>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d88:	4b04      	ldr	r3, [pc, #16]	; (8003d9c <SystemInit+0x64>)
 8003d8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d8e:	609a      	str	r2, [r3, #8]
#endif
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	e000ed00 	.word	0xe000ed00
 8003da0:	40021000 	.word	0x40021000

08003da4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ddc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003da8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003daa:	e003      	b.n	8003db4 <LoopCopyDataInit>

08003dac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003dac:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003dae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003db0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003db2:	3104      	adds	r1, #4

08003db4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003db4:	480b      	ldr	r0, [pc, #44]	; (8003de4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003db6:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003db8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003dba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003dbc:	d3f6      	bcc.n	8003dac <CopyDataInit>
	ldr	r2, =_sbss
 8003dbe:	4a0b      	ldr	r2, [pc, #44]	; (8003dec <LoopForever+0x12>)
	b	LoopFillZerobss
 8003dc0:	e002      	b.n	8003dc8 <LoopFillZerobss>

08003dc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003dc2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003dc4:	f842 3b04 	str.w	r3, [r2], #4

08003dc8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003dc8:	4b09      	ldr	r3, [pc, #36]	; (8003df0 <LoopForever+0x16>)
	cmp	r2, r3
 8003dca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003dcc:	d3f9      	bcc.n	8003dc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003dce:	f7ff ffb3 	bl	8003d38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dd2:	f000 f811 	bl	8003df8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003dd6:	f7ff fd61 	bl	800389c <main>

08003dda <LoopForever>:

LoopForever:
    b LoopForever
 8003dda:	e7fe      	b.n	8003dda <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003ddc:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8003de0:	08005004 	.word	0x08005004
	ldr	r0, =_sdata
 8003de4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003de8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8003dec:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8003df0:	200000ac 	.word	0x200000ac

08003df4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003df4:	e7fe      	b.n	8003df4 <ADC1_IRQHandler>
	...

08003df8 <__libc_init_array>:
 8003df8:	b570      	push	{r4, r5, r6, lr}
 8003dfa:	4e0d      	ldr	r6, [pc, #52]	; (8003e30 <__libc_init_array+0x38>)
 8003dfc:	4c0d      	ldr	r4, [pc, #52]	; (8003e34 <__libc_init_array+0x3c>)
 8003dfe:	1ba4      	subs	r4, r4, r6
 8003e00:	10a4      	asrs	r4, r4, #2
 8003e02:	2500      	movs	r5, #0
 8003e04:	42a5      	cmp	r5, r4
 8003e06:	d109      	bne.n	8003e1c <__libc_init_array+0x24>
 8003e08:	4e0b      	ldr	r6, [pc, #44]	; (8003e38 <__libc_init_array+0x40>)
 8003e0a:	4c0c      	ldr	r4, [pc, #48]	; (8003e3c <__libc_init_array+0x44>)
 8003e0c:	f000 ff7c 	bl	8004d08 <_init>
 8003e10:	1ba4      	subs	r4, r4, r6
 8003e12:	10a4      	asrs	r4, r4, #2
 8003e14:	2500      	movs	r5, #0
 8003e16:	42a5      	cmp	r5, r4
 8003e18:	d105      	bne.n	8003e26 <__libc_init_array+0x2e>
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
 8003e1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e20:	4798      	blx	r3
 8003e22:	3501      	adds	r5, #1
 8003e24:	e7ee      	b.n	8003e04 <__libc_init_array+0xc>
 8003e26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e2a:	4798      	blx	r3
 8003e2c:	3501      	adds	r5, #1
 8003e2e:	e7f2      	b.n	8003e16 <__libc_init_array+0x1e>
 8003e30:	08004ffc 	.word	0x08004ffc
 8003e34:	08004ffc 	.word	0x08004ffc
 8003e38:	08004ffc 	.word	0x08004ffc
 8003e3c:	08005000 	.word	0x08005000

08003e40 <iprintf>:
 8003e40:	b40f      	push	{r0, r1, r2, r3}
 8003e42:	4b0a      	ldr	r3, [pc, #40]	; (8003e6c <iprintf+0x2c>)
 8003e44:	b513      	push	{r0, r1, r4, lr}
 8003e46:	681c      	ldr	r4, [r3, #0]
 8003e48:	b124      	cbz	r4, 8003e54 <iprintf+0x14>
 8003e4a:	69a3      	ldr	r3, [r4, #24]
 8003e4c:	b913      	cbnz	r3, 8003e54 <iprintf+0x14>
 8003e4e:	4620      	mov	r0, r4
 8003e50:	f000 fa24 	bl	800429c <__sinit>
 8003e54:	ab05      	add	r3, sp, #20
 8003e56:	9a04      	ldr	r2, [sp, #16]
 8003e58:	68a1      	ldr	r1, [r4, #8]
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	f000 fbe9 	bl	8004634 <_vfiprintf_r>
 8003e62:	b002      	add	sp, #8
 8003e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e68:	b004      	add	sp, #16
 8003e6a:	4770      	bx	lr
 8003e6c:	2000000c 	.word	0x2000000c

08003e70 <_puts_r>:
 8003e70:	b570      	push	{r4, r5, r6, lr}
 8003e72:	460e      	mov	r6, r1
 8003e74:	4605      	mov	r5, r0
 8003e76:	b118      	cbz	r0, 8003e80 <_puts_r+0x10>
 8003e78:	6983      	ldr	r3, [r0, #24]
 8003e7a:	b90b      	cbnz	r3, 8003e80 <_puts_r+0x10>
 8003e7c:	f000 fa0e 	bl	800429c <__sinit>
 8003e80:	69ab      	ldr	r3, [r5, #24]
 8003e82:	68ac      	ldr	r4, [r5, #8]
 8003e84:	b913      	cbnz	r3, 8003e8c <_puts_r+0x1c>
 8003e86:	4628      	mov	r0, r5
 8003e88:	f000 fa08 	bl	800429c <__sinit>
 8003e8c:	4b23      	ldr	r3, [pc, #140]	; (8003f1c <_puts_r+0xac>)
 8003e8e:	429c      	cmp	r4, r3
 8003e90:	d117      	bne.n	8003ec2 <_puts_r+0x52>
 8003e92:	686c      	ldr	r4, [r5, #4]
 8003e94:	89a3      	ldrh	r3, [r4, #12]
 8003e96:	071b      	lsls	r3, r3, #28
 8003e98:	d51d      	bpl.n	8003ed6 <_puts_r+0x66>
 8003e9a:	6923      	ldr	r3, [r4, #16]
 8003e9c:	b1db      	cbz	r3, 8003ed6 <_puts_r+0x66>
 8003e9e:	3e01      	subs	r6, #1
 8003ea0:	68a3      	ldr	r3, [r4, #8]
 8003ea2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	60a3      	str	r3, [r4, #8]
 8003eaa:	b9e9      	cbnz	r1, 8003ee8 <_puts_r+0x78>
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	da2e      	bge.n	8003f0e <_puts_r+0x9e>
 8003eb0:	4622      	mov	r2, r4
 8003eb2:	210a      	movs	r1, #10
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	f000 f83f 	bl	8003f38 <__swbuf_r>
 8003eba:	3001      	adds	r0, #1
 8003ebc:	d011      	beq.n	8003ee2 <_puts_r+0x72>
 8003ebe:	200a      	movs	r0, #10
 8003ec0:	bd70      	pop	{r4, r5, r6, pc}
 8003ec2:	4b17      	ldr	r3, [pc, #92]	; (8003f20 <_puts_r+0xb0>)
 8003ec4:	429c      	cmp	r4, r3
 8003ec6:	d101      	bne.n	8003ecc <_puts_r+0x5c>
 8003ec8:	68ac      	ldr	r4, [r5, #8]
 8003eca:	e7e3      	b.n	8003e94 <_puts_r+0x24>
 8003ecc:	4b15      	ldr	r3, [pc, #84]	; (8003f24 <_puts_r+0xb4>)
 8003ece:	429c      	cmp	r4, r3
 8003ed0:	bf08      	it	eq
 8003ed2:	68ec      	ldreq	r4, [r5, #12]
 8003ed4:	e7de      	b.n	8003e94 <_puts_r+0x24>
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	4628      	mov	r0, r5
 8003eda:	f000 f87f 	bl	8003fdc <__swsetup_r>
 8003ede:	2800      	cmp	r0, #0
 8003ee0:	d0dd      	beq.n	8003e9e <_puts_r+0x2e>
 8003ee2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ee6:	bd70      	pop	{r4, r5, r6, pc}
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	da04      	bge.n	8003ef6 <_puts_r+0x86>
 8003eec:	69a2      	ldr	r2, [r4, #24]
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	db06      	blt.n	8003f00 <_puts_r+0x90>
 8003ef2:	290a      	cmp	r1, #10
 8003ef4:	d004      	beq.n	8003f00 <_puts_r+0x90>
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	6022      	str	r2, [r4, #0]
 8003efc:	7019      	strb	r1, [r3, #0]
 8003efe:	e7cf      	b.n	8003ea0 <_puts_r+0x30>
 8003f00:	4622      	mov	r2, r4
 8003f02:	4628      	mov	r0, r5
 8003f04:	f000 f818 	bl	8003f38 <__swbuf_r>
 8003f08:	3001      	adds	r0, #1
 8003f0a:	d1c9      	bne.n	8003ea0 <_puts_r+0x30>
 8003f0c:	e7e9      	b.n	8003ee2 <_puts_r+0x72>
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	200a      	movs	r0, #10
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	6022      	str	r2, [r4, #0]
 8003f16:	7018      	strb	r0, [r3, #0]
 8003f18:	bd70      	pop	{r4, r5, r6, pc}
 8003f1a:	bf00      	nop
 8003f1c:	08004f84 	.word	0x08004f84
 8003f20:	08004fa4 	.word	0x08004fa4
 8003f24:	08004f64 	.word	0x08004f64

08003f28 <puts>:
 8003f28:	4b02      	ldr	r3, [pc, #8]	; (8003f34 <puts+0xc>)
 8003f2a:	4601      	mov	r1, r0
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	f7ff bf9f 	b.w	8003e70 <_puts_r>
 8003f32:	bf00      	nop
 8003f34:	2000000c 	.word	0x2000000c

08003f38 <__swbuf_r>:
 8003f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3a:	460e      	mov	r6, r1
 8003f3c:	4614      	mov	r4, r2
 8003f3e:	4605      	mov	r5, r0
 8003f40:	b118      	cbz	r0, 8003f4a <__swbuf_r+0x12>
 8003f42:	6983      	ldr	r3, [r0, #24]
 8003f44:	b90b      	cbnz	r3, 8003f4a <__swbuf_r+0x12>
 8003f46:	f000 f9a9 	bl	800429c <__sinit>
 8003f4a:	4b21      	ldr	r3, [pc, #132]	; (8003fd0 <__swbuf_r+0x98>)
 8003f4c:	429c      	cmp	r4, r3
 8003f4e:	d12a      	bne.n	8003fa6 <__swbuf_r+0x6e>
 8003f50:	686c      	ldr	r4, [r5, #4]
 8003f52:	69a3      	ldr	r3, [r4, #24]
 8003f54:	60a3      	str	r3, [r4, #8]
 8003f56:	89a3      	ldrh	r3, [r4, #12]
 8003f58:	071a      	lsls	r2, r3, #28
 8003f5a:	d52e      	bpl.n	8003fba <__swbuf_r+0x82>
 8003f5c:	6923      	ldr	r3, [r4, #16]
 8003f5e:	b363      	cbz	r3, 8003fba <__swbuf_r+0x82>
 8003f60:	6923      	ldr	r3, [r4, #16]
 8003f62:	6820      	ldr	r0, [r4, #0]
 8003f64:	1ac0      	subs	r0, r0, r3
 8003f66:	6963      	ldr	r3, [r4, #20]
 8003f68:	b2f6      	uxtb	r6, r6
 8003f6a:	4298      	cmp	r0, r3
 8003f6c:	4637      	mov	r7, r6
 8003f6e:	db04      	blt.n	8003f7a <__swbuf_r+0x42>
 8003f70:	4621      	mov	r1, r4
 8003f72:	4628      	mov	r0, r5
 8003f74:	f000 f928 	bl	80041c8 <_fflush_r>
 8003f78:	bb28      	cbnz	r0, 8003fc6 <__swbuf_r+0x8e>
 8003f7a:	68a3      	ldr	r3, [r4, #8]
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	60a3      	str	r3, [r4, #8]
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	1c5a      	adds	r2, r3, #1
 8003f84:	6022      	str	r2, [r4, #0]
 8003f86:	701e      	strb	r6, [r3, #0]
 8003f88:	6963      	ldr	r3, [r4, #20]
 8003f8a:	3001      	adds	r0, #1
 8003f8c:	4298      	cmp	r0, r3
 8003f8e:	d004      	beq.n	8003f9a <__swbuf_r+0x62>
 8003f90:	89a3      	ldrh	r3, [r4, #12]
 8003f92:	07db      	lsls	r3, r3, #31
 8003f94:	d519      	bpl.n	8003fca <__swbuf_r+0x92>
 8003f96:	2e0a      	cmp	r6, #10
 8003f98:	d117      	bne.n	8003fca <__swbuf_r+0x92>
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	f000 f913 	bl	80041c8 <_fflush_r>
 8003fa2:	b190      	cbz	r0, 8003fca <__swbuf_r+0x92>
 8003fa4:	e00f      	b.n	8003fc6 <__swbuf_r+0x8e>
 8003fa6:	4b0b      	ldr	r3, [pc, #44]	; (8003fd4 <__swbuf_r+0x9c>)
 8003fa8:	429c      	cmp	r4, r3
 8003faa:	d101      	bne.n	8003fb0 <__swbuf_r+0x78>
 8003fac:	68ac      	ldr	r4, [r5, #8]
 8003fae:	e7d0      	b.n	8003f52 <__swbuf_r+0x1a>
 8003fb0:	4b09      	ldr	r3, [pc, #36]	; (8003fd8 <__swbuf_r+0xa0>)
 8003fb2:	429c      	cmp	r4, r3
 8003fb4:	bf08      	it	eq
 8003fb6:	68ec      	ldreq	r4, [r5, #12]
 8003fb8:	e7cb      	b.n	8003f52 <__swbuf_r+0x1a>
 8003fba:	4621      	mov	r1, r4
 8003fbc:	4628      	mov	r0, r5
 8003fbe:	f000 f80d 	bl	8003fdc <__swsetup_r>
 8003fc2:	2800      	cmp	r0, #0
 8003fc4:	d0cc      	beq.n	8003f60 <__swbuf_r+0x28>
 8003fc6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003fca:	4638      	mov	r0, r7
 8003fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	08004f84 	.word	0x08004f84
 8003fd4:	08004fa4 	.word	0x08004fa4
 8003fd8:	08004f64 	.word	0x08004f64

08003fdc <__swsetup_r>:
 8003fdc:	4b32      	ldr	r3, [pc, #200]	; (80040a8 <__swsetup_r+0xcc>)
 8003fde:	b570      	push	{r4, r5, r6, lr}
 8003fe0:	681d      	ldr	r5, [r3, #0]
 8003fe2:	4606      	mov	r6, r0
 8003fe4:	460c      	mov	r4, r1
 8003fe6:	b125      	cbz	r5, 8003ff2 <__swsetup_r+0x16>
 8003fe8:	69ab      	ldr	r3, [r5, #24]
 8003fea:	b913      	cbnz	r3, 8003ff2 <__swsetup_r+0x16>
 8003fec:	4628      	mov	r0, r5
 8003fee:	f000 f955 	bl	800429c <__sinit>
 8003ff2:	4b2e      	ldr	r3, [pc, #184]	; (80040ac <__swsetup_r+0xd0>)
 8003ff4:	429c      	cmp	r4, r3
 8003ff6:	d10f      	bne.n	8004018 <__swsetup_r+0x3c>
 8003ff8:	686c      	ldr	r4, [r5, #4]
 8003ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	0715      	lsls	r5, r2, #28
 8004002:	d42c      	bmi.n	800405e <__swsetup_r+0x82>
 8004004:	06d0      	lsls	r0, r2, #27
 8004006:	d411      	bmi.n	800402c <__swsetup_r+0x50>
 8004008:	2209      	movs	r2, #9
 800400a:	6032      	str	r2, [r6, #0]
 800400c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004010:	81a3      	strh	r3, [r4, #12]
 8004012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004016:	bd70      	pop	{r4, r5, r6, pc}
 8004018:	4b25      	ldr	r3, [pc, #148]	; (80040b0 <__swsetup_r+0xd4>)
 800401a:	429c      	cmp	r4, r3
 800401c:	d101      	bne.n	8004022 <__swsetup_r+0x46>
 800401e:	68ac      	ldr	r4, [r5, #8]
 8004020:	e7eb      	b.n	8003ffa <__swsetup_r+0x1e>
 8004022:	4b24      	ldr	r3, [pc, #144]	; (80040b4 <__swsetup_r+0xd8>)
 8004024:	429c      	cmp	r4, r3
 8004026:	bf08      	it	eq
 8004028:	68ec      	ldreq	r4, [r5, #12]
 800402a:	e7e6      	b.n	8003ffa <__swsetup_r+0x1e>
 800402c:	0751      	lsls	r1, r2, #29
 800402e:	d512      	bpl.n	8004056 <__swsetup_r+0x7a>
 8004030:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004032:	b141      	cbz	r1, 8004046 <__swsetup_r+0x6a>
 8004034:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004038:	4299      	cmp	r1, r3
 800403a:	d002      	beq.n	8004042 <__swsetup_r+0x66>
 800403c:	4630      	mov	r0, r6
 800403e:	f000 fa23 	bl	8004488 <_free_r>
 8004042:	2300      	movs	r3, #0
 8004044:	6363      	str	r3, [r4, #52]	; 0x34
 8004046:	89a3      	ldrh	r3, [r4, #12]
 8004048:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800404c:	81a3      	strh	r3, [r4, #12]
 800404e:	2300      	movs	r3, #0
 8004050:	6063      	str	r3, [r4, #4]
 8004052:	6923      	ldr	r3, [r4, #16]
 8004054:	6023      	str	r3, [r4, #0]
 8004056:	89a3      	ldrh	r3, [r4, #12]
 8004058:	f043 0308 	orr.w	r3, r3, #8
 800405c:	81a3      	strh	r3, [r4, #12]
 800405e:	6923      	ldr	r3, [r4, #16]
 8004060:	b94b      	cbnz	r3, 8004076 <__swsetup_r+0x9a>
 8004062:	89a3      	ldrh	r3, [r4, #12]
 8004064:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800406c:	d003      	beq.n	8004076 <__swsetup_r+0x9a>
 800406e:	4621      	mov	r1, r4
 8004070:	4630      	mov	r0, r6
 8004072:	f000 f9c1 	bl	80043f8 <__smakebuf_r>
 8004076:	89a2      	ldrh	r2, [r4, #12]
 8004078:	f012 0301 	ands.w	r3, r2, #1
 800407c:	d00c      	beq.n	8004098 <__swsetup_r+0xbc>
 800407e:	2300      	movs	r3, #0
 8004080:	60a3      	str	r3, [r4, #8]
 8004082:	6963      	ldr	r3, [r4, #20]
 8004084:	425b      	negs	r3, r3
 8004086:	61a3      	str	r3, [r4, #24]
 8004088:	6923      	ldr	r3, [r4, #16]
 800408a:	b953      	cbnz	r3, 80040a2 <__swsetup_r+0xc6>
 800408c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004090:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004094:	d1ba      	bne.n	800400c <__swsetup_r+0x30>
 8004096:	bd70      	pop	{r4, r5, r6, pc}
 8004098:	0792      	lsls	r2, r2, #30
 800409a:	bf58      	it	pl
 800409c:	6963      	ldrpl	r3, [r4, #20]
 800409e:	60a3      	str	r3, [r4, #8]
 80040a0:	e7f2      	b.n	8004088 <__swsetup_r+0xac>
 80040a2:	2000      	movs	r0, #0
 80040a4:	e7f7      	b.n	8004096 <__swsetup_r+0xba>
 80040a6:	bf00      	nop
 80040a8:	2000000c 	.word	0x2000000c
 80040ac:	08004f84 	.word	0x08004f84
 80040b0:	08004fa4 	.word	0x08004fa4
 80040b4:	08004f64 	.word	0x08004f64

080040b8 <__sflush_r>:
 80040b8:	898a      	ldrh	r2, [r1, #12]
 80040ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040be:	4605      	mov	r5, r0
 80040c0:	0710      	lsls	r0, r2, #28
 80040c2:	460c      	mov	r4, r1
 80040c4:	d45a      	bmi.n	800417c <__sflush_r+0xc4>
 80040c6:	684b      	ldr	r3, [r1, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	dc05      	bgt.n	80040d8 <__sflush_r+0x20>
 80040cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	dc02      	bgt.n	80040d8 <__sflush_r+0x20>
 80040d2:	2000      	movs	r0, #0
 80040d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040da:	2e00      	cmp	r6, #0
 80040dc:	d0f9      	beq.n	80040d2 <__sflush_r+0x1a>
 80040de:	2300      	movs	r3, #0
 80040e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80040e4:	682f      	ldr	r7, [r5, #0]
 80040e6:	602b      	str	r3, [r5, #0]
 80040e8:	d033      	beq.n	8004152 <__sflush_r+0x9a>
 80040ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80040ec:	89a3      	ldrh	r3, [r4, #12]
 80040ee:	075a      	lsls	r2, r3, #29
 80040f0:	d505      	bpl.n	80040fe <__sflush_r+0x46>
 80040f2:	6863      	ldr	r3, [r4, #4]
 80040f4:	1ac0      	subs	r0, r0, r3
 80040f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80040f8:	b10b      	cbz	r3, 80040fe <__sflush_r+0x46>
 80040fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040fc:	1ac0      	subs	r0, r0, r3
 80040fe:	2300      	movs	r3, #0
 8004100:	4602      	mov	r2, r0
 8004102:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004104:	6a21      	ldr	r1, [r4, #32]
 8004106:	4628      	mov	r0, r5
 8004108:	47b0      	blx	r6
 800410a:	1c43      	adds	r3, r0, #1
 800410c:	89a3      	ldrh	r3, [r4, #12]
 800410e:	d106      	bne.n	800411e <__sflush_r+0x66>
 8004110:	6829      	ldr	r1, [r5, #0]
 8004112:	291d      	cmp	r1, #29
 8004114:	d84b      	bhi.n	80041ae <__sflush_r+0xf6>
 8004116:	4a2b      	ldr	r2, [pc, #172]	; (80041c4 <__sflush_r+0x10c>)
 8004118:	40ca      	lsrs	r2, r1
 800411a:	07d6      	lsls	r6, r2, #31
 800411c:	d547      	bpl.n	80041ae <__sflush_r+0xf6>
 800411e:	2200      	movs	r2, #0
 8004120:	6062      	str	r2, [r4, #4]
 8004122:	04d9      	lsls	r1, r3, #19
 8004124:	6922      	ldr	r2, [r4, #16]
 8004126:	6022      	str	r2, [r4, #0]
 8004128:	d504      	bpl.n	8004134 <__sflush_r+0x7c>
 800412a:	1c42      	adds	r2, r0, #1
 800412c:	d101      	bne.n	8004132 <__sflush_r+0x7a>
 800412e:	682b      	ldr	r3, [r5, #0]
 8004130:	b903      	cbnz	r3, 8004134 <__sflush_r+0x7c>
 8004132:	6560      	str	r0, [r4, #84]	; 0x54
 8004134:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004136:	602f      	str	r7, [r5, #0]
 8004138:	2900      	cmp	r1, #0
 800413a:	d0ca      	beq.n	80040d2 <__sflush_r+0x1a>
 800413c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004140:	4299      	cmp	r1, r3
 8004142:	d002      	beq.n	800414a <__sflush_r+0x92>
 8004144:	4628      	mov	r0, r5
 8004146:	f000 f99f 	bl	8004488 <_free_r>
 800414a:	2000      	movs	r0, #0
 800414c:	6360      	str	r0, [r4, #52]	; 0x34
 800414e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004152:	6a21      	ldr	r1, [r4, #32]
 8004154:	2301      	movs	r3, #1
 8004156:	4628      	mov	r0, r5
 8004158:	47b0      	blx	r6
 800415a:	1c41      	adds	r1, r0, #1
 800415c:	d1c6      	bne.n	80040ec <__sflush_r+0x34>
 800415e:	682b      	ldr	r3, [r5, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d0c3      	beq.n	80040ec <__sflush_r+0x34>
 8004164:	2b1d      	cmp	r3, #29
 8004166:	d001      	beq.n	800416c <__sflush_r+0xb4>
 8004168:	2b16      	cmp	r3, #22
 800416a:	d101      	bne.n	8004170 <__sflush_r+0xb8>
 800416c:	602f      	str	r7, [r5, #0]
 800416e:	e7b0      	b.n	80040d2 <__sflush_r+0x1a>
 8004170:	89a3      	ldrh	r3, [r4, #12]
 8004172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004176:	81a3      	strh	r3, [r4, #12]
 8004178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800417c:	690f      	ldr	r7, [r1, #16]
 800417e:	2f00      	cmp	r7, #0
 8004180:	d0a7      	beq.n	80040d2 <__sflush_r+0x1a>
 8004182:	0793      	lsls	r3, r2, #30
 8004184:	680e      	ldr	r6, [r1, #0]
 8004186:	bf08      	it	eq
 8004188:	694b      	ldreq	r3, [r1, #20]
 800418a:	600f      	str	r7, [r1, #0]
 800418c:	bf18      	it	ne
 800418e:	2300      	movne	r3, #0
 8004190:	eba6 0807 	sub.w	r8, r6, r7
 8004194:	608b      	str	r3, [r1, #8]
 8004196:	f1b8 0f00 	cmp.w	r8, #0
 800419a:	dd9a      	ble.n	80040d2 <__sflush_r+0x1a>
 800419c:	4643      	mov	r3, r8
 800419e:	463a      	mov	r2, r7
 80041a0:	6a21      	ldr	r1, [r4, #32]
 80041a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80041a4:	4628      	mov	r0, r5
 80041a6:	47b0      	blx	r6
 80041a8:	2800      	cmp	r0, #0
 80041aa:	dc07      	bgt.n	80041bc <__sflush_r+0x104>
 80041ac:	89a3      	ldrh	r3, [r4, #12]
 80041ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041b2:	81a3      	strh	r3, [r4, #12]
 80041b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041bc:	4407      	add	r7, r0
 80041be:	eba8 0800 	sub.w	r8, r8, r0
 80041c2:	e7e8      	b.n	8004196 <__sflush_r+0xde>
 80041c4:	20400001 	.word	0x20400001

080041c8 <_fflush_r>:
 80041c8:	b538      	push	{r3, r4, r5, lr}
 80041ca:	690b      	ldr	r3, [r1, #16]
 80041cc:	4605      	mov	r5, r0
 80041ce:	460c      	mov	r4, r1
 80041d0:	b1db      	cbz	r3, 800420a <_fflush_r+0x42>
 80041d2:	b118      	cbz	r0, 80041dc <_fflush_r+0x14>
 80041d4:	6983      	ldr	r3, [r0, #24]
 80041d6:	b90b      	cbnz	r3, 80041dc <_fflush_r+0x14>
 80041d8:	f000 f860 	bl	800429c <__sinit>
 80041dc:	4b0c      	ldr	r3, [pc, #48]	; (8004210 <_fflush_r+0x48>)
 80041de:	429c      	cmp	r4, r3
 80041e0:	d109      	bne.n	80041f6 <_fflush_r+0x2e>
 80041e2:	686c      	ldr	r4, [r5, #4]
 80041e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041e8:	b17b      	cbz	r3, 800420a <_fflush_r+0x42>
 80041ea:	4621      	mov	r1, r4
 80041ec:	4628      	mov	r0, r5
 80041ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041f2:	f7ff bf61 	b.w	80040b8 <__sflush_r>
 80041f6:	4b07      	ldr	r3, [pc, #28]	; (8004214 <_fflush_r+0x4c>)
 80041f8:	429c      	cmp	r4, r3
 80041fa:	d101      	bne.n	8004200 <_fflush_r+0x38>
 80041fc:	68ac      	ldr	r4, [r5, #8]
 80041fe:	e7f1      	b.n	80041e4 <_fflush_r+0x1c>
 8004200:	4b05      	ldr	r3, [pc, #20]	; (8004218 <_fflush_r+0x50>)
 8004202:	429c      	cmp	r4, r3
 8004204:	bf08      	it	eq
 8004206:	68ec      	ldreq	r4, [r5, #12]
 8004208:	e7ec      	b.n	80041e4 <_fflush_r+0x1c>
 800420a:	2000      	movs	r0, #0
 800420c:	bd38      	pop	{r3, r4, r5, pc}
 800420e:	bf00      	nop
 8004210:	08004f84 	.word	0x08004f84
 8004214:	08004fa4 	.word	0x08004fa4
 8004218:	08004f64 	.word	0x08004f64

0800421c <_cleanup_r>:
 800421c:	4901      	ldr	r1, [pc, #4]	; (8004224 <_cleanup_r+0x8>)
 800421e:	f000 b8a9 	b.w	8004374 <_fwalk_reent>
 8004222:	bf00      	nop
 8004224:	080041c9 	.word	0x080041c9

08004228 <std.isra.0>:
 8004228:	2300      	movs	r3, #0
 800422a:	b510      	push	{r4, lr}
 800422c:	4604      	mov	r4, r0
 800422e:	6003      	str	r3, [r0, #0]
 8004230:	6043      	str	r3, [r0, #4]
 8004232:	6083      	str	r3, [r0, #8]
 8004234:	8181      	strh	r1, [r0, #12]
 8004236:	6643      	str	r3, [r0, #100]	; 0x64
 8004238:	81c2      	strh	r2, [r0, #14]
 800423a:	6103      	str	r3, [r0, #16]
 800423c:	6143      	str	r3, [r0, #20]
 800423e:	6183      	str	r3, [r0, #24]
 8004240:	4619      	mov	r1, r3
 8004242:	2208      	movs	r2, #8
 8004244:	305c      	adds	r0, #92	; 0x5c
 8004246:	f000 f917 	bl	8004478 <memset>
 800424a:	4b05      	ldr	r3, [pc, #20]	; (8004260 <std.isra.0+0x38>)
 800424c:	6263      	str	r3, [r4, #36]	; 0x24
 800424e:	4b05      	ldr	r3, [pc, #20]	; (8004264 <std.isra.0+0x3c>)
 8004250:	62a3      	str	r3, [r4, #40]	; 0x28
 8004252:	4b05      	ldr	r3, [pc, #20]	; (8004268 <std.isra.0+0x40>)
 8004254:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004256:	4b05      	ldr	r3, [pc, #20]	; (800426c <std.isra.0+0x44>)
 8004258:	6224      	str	r4, [r4, #32]
 800425a:	6323      	str	r3, [r4, #48]	; 0x30
 800425c:	bd10      	pop	{r4, pc}
 800425e:	bf00      	nop
 8004260:	08004bad 	.word	0x08004bad
 8004264:	08004bcf 	.word	0x08004bcf
 8004268:	08004c07 	.word	0x08004c07
 800426c:	08004c2b 	.word	0x08004c2b

08004270 <__sfmoreglue>:
 8004270:	b570      	push	{r4, r5, r6, lr}
 8004272:	1e4a      	subs	r2, r1, #1
 8004274:	2568      	movs	r5, #104	; 0x68
 8004276:	4355      	muls	r5, r2
 8004278:	460e      	mov	r6, r1
 800427a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800427e:	f000 f951 	bl	8004524 <_malloc_r>
 8004282:	4604      	mov	r4, r0
 8004284:	b140      	cbz	r0, 8004298 <__sfmoreglue+0x28>
 8004286:	2100      	movs	r1, #0
 8004288:	e880 0042 	stmia.w	r0, {r1, r6}
 800428c:	300c      	adds	r0, #12
 800428e:	60a0      	str	r0, [r4, #8]
 8004290:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004294:	f000 f8f0 	bl	8004478 <memset>
 8004298:	4620      	mov	r0, r4
 800429a:	bd70      	pop	{r4, r5, r6, pc}

0800429c <__sinit>:
 800429c:	6983      	ldr	r3, [r0, #24]
 800429e:	b510      	push	{r4, lr}
 80042a0:	4604      	mov	r4, r0
 80042a2:	bb33      	cbnz	r3, 80042f2 <__sinit+0x56>
 80042a4:	6483      	str	r3, [r0, #72]	; 0x48
 80042a6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80042a8:	6503      	str	r3, [r0, #80]	; 0x50
 80042aa:	4b12      	ldr	r3, [pc, #72]	; (80042f4 <__sinit+0x58>)
 80042ac:	4a12      	ldr	r2, [pc, #72]	; (80042f8 <__sinit+0x5c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6282      	str	r2, [r0, #40]	; 0x28
 80042b2:	4298      	cmp	r0, r3
 80042b4:	bf04      	itt	eq
 80042b6:	2301      	moveq	r3, #1
 80042b8:	6183      	streq	r3, [r0, #24]
 80042ba:	f000 f81f 	bl	80042fc <__sfp>
 80042be:	6060      	str	r0, [r4, #4]
 80042c0:	4620      	mov	r0, r4
 80042c2:	f000 f81b 	bl	80042fc <__sfp>
 80042c6:	60a0      	str	r0, [r4, #8]
 80042c8:	4620      	mov	r0, r4
 80042ca:	f000 f817 	bl	80042fc <__sfp>
 80042ce:	2200      	movs	r2, #0
 80042d0:	60e0      	str	r0, [r4, #12]
 80042d2:	2104      	movs	r1, #4
 80042d4:	6860      	ldr	r0, [r4, #4]
 80042d6:	f7ff ffa7 	bl	8004228 <std.isra.0>
 80042da:	2201      	movs	r2, #1
 80042dc:	2109      	movs	r1, #9
 80042de:	68a0      	ldr	r0, [r4, #8]
 80042e0:	f7ff ffa2 	bl	8004228 <std.isra.0>
 80042e4:	2202      	movs	r2, #2
 80042e6:	2112      	movs	r1, #18
 80042e8:	68e0      	ldr	r0, [r4, #12]
 80042ea:	f7ff ff9d 	bl	8004228 <std.isra.0>
 80042ee:	2301      	movs	r3, #1
 80042f0:	61a3      	str	r3, [r4, #24]
 80042f2:	bd10      	pop	{r4, pc}
 80042f4:	08004fc4 	.word	0x08004fc4
 80042f8:	0800421d 	.word	0x0800421d

080042fc <__sfp>:
 80042fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042fe:	4b1c      	ldr	r3, [pc, #112]	; (8004370 <__sfp+0x74>)
 8004300:	681e      	ldr	r6, [r3, #0]
 8004302:	69b3      	ldr	r3, [r6, #24]
 8004304:	4607      	mov	r7, r0
 8004306:	b913      	cbnz	r3, 800430e <__sfp+0x12>
 8004308:	4630      	mov	r0, r6
 800430a:	f7ff ffc7 	bl	800429c <__sinit>
 800430e:	3648      	adds	r6, #72	; 0x48
 8004310:	68b4      	ldr	r4, [r6, #8]
 8004312:	6873      	ldr	r3, [r6, #4]
 8004314:	3b01      	subs	r3, #1
 8004316:	d503      	bpl.n	8004320 <__sfp+0x24>
 8004318:	6833      	ldr	r3, [r6, #0]
 800431a:	b133      	cbz	r3, 800432a <__sfp+0x2e>
 800431c:	6836      	ldr	r6, [r6, #0]
 800431e:	e7f7      	b.n	8004310 <__sfp+0x14>
 8004320:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004324:	b16d      	cbz	r5, 8004342 <__sfp+0x46>
 8004326:	3468      	adds	r4, #104	; 0x68
 8004328:	e7f4      	b.n	8004314 <__sfp+0x18>
 800432a:	2104      	movs	r1, #4
 800432c:	4638      	mov	r0, r7
 800432e:	f7ff ff9f 	bl	8004270 <__sfmoreglue>
 8004332:	6030      	str	r0, [r6, #0]
 8004334:	2800      	cmp	r0, #0
 8004336:	d1f1      	bne.n	800431c <__sfp+0x20>
 8004338:	230c      	movs	r3, #12
 800433a:	603b      	str	r3, [r7, #0]
 800433c:	4604      	mov	r4, r0
 800433e:	4620      	mov	r0, r4
 8004340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004342:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004346:	81e3      	strh	r3, [r4, #14]
 8004348:	2301      	movs	r3, #1
 800434a:	81a3      	strh	r3, [r4, #12]
 800434c:	6665      	str	r5, [r4, #100]	; 0x64
 800434e:	6025      	str	r5, [r4, #0]
 8004350:	60a5      	str	r5, [r4, #8]
 8004352:	6065      	str	r5, [r4, #4]
 8004354:	6125      	str	r5, [r4, #16]
 8004356:	6165      	str	r5, [r4, #20]
 8004358:	61a5      	str	r5, [r4, #24]
 800435a:	2208      	movs	r2, #8
 800435c:	4629      	mov	r1, r5
 800435e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004362:	f000 f889 	bl	8004478 <memset>
 8004366:	6365      	str	r5, [r4, #52]	; 0x34
 8004368:	63a5      	str	r5, [r4, #56]	; 0x38
 800436a:	64a5      	str	r5, [r4, #72]	; 0x48
 800436c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800436e:	e7e6      	b.n	800433e <__sfp+0x42>
 8004370:	08004fc4 	.word	0x08004fc4

08004374 <_fwalk_reent>:
 8004374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004378:	4680      	mov	r8, r0
 800437a:	4689      	mov	r9, r1
 800437c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004380:	2600      	movs	r6, #0
 8004382:	b914      	cbnz	r4, 800438a <_fwalk_reent+0x16>
 8004384:	4630      	mov	r0, r6
 8004386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800438a:	68a5      	ldr	r5, [r4, #8]
 800438c:	6867      	ldr	r7, [r4, #4]
 800438e:	3f01      	subs	r7, #1
 8004390:	d501      	bpl.n	8004396 <_fwalk_reent+0x22>
 8004392:	6824      	ldr	r4, [r4, #0]
 8004394:	e7f5      	b.n	8004382 <_fwalk_reent+0xe>
 8004396:	89ab      	ldrh	r3, [r5, #12]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d907      	bls.n	80043ac <_fwalk_reent+0x38>
 800439c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043a0:	3301      	adds	r3, #1
 80043a2:	d003      	beq.n	80043ac <_fwalk_reent+0x38>
 80043a4:	4629      	mov	r1, r5
 80043a6:	4640      	mov	r0, r8
 80043a8:	47c8      	blx	r9
 80043aa:	4306      	orrs	r6, r0
 80043ac:	3568      	adds	r5, #104	; 0x68
 80043ae:	e7ee      	b.n	800438e <_fwalk_reent+0x1a>

080043b0 <__swhatbuf_r>:
 80043b0:	b570      	push	{r4, r5, r6, lr}
 80043b2:	460e      	mov	r6, r1
 80043b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043b8:	2900      	cmp	r1, #0
 80043ba:	b090      	sub	sp, #64	; 0x40
 80043bc:	4614      	mov	r4, r2
 80043be:	461d      	mov	r5, r3
 80043c0:	da07      	bge.n	80043d2 <__swhatbuf_r+0x22>
 80043c2:	2300      	movs	r3, #0
 80043c4:	602b      	str	r3, [r5, #0]
 80043c6:	89b3      	ldrh	r3, [r6, #12]
 80043c8:	061a      	lsls	r2, r3, #24
 80043ca:	d410      	bmi.n	80043ee <__swhatbuf_r+0x3e>
 80043cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043d0:	e00e      	b.n	80043f0 <__swhatbuf_r+0x40>
 80043d2:	aa01      	add	r2, sp, #4
 80043d4:	f000 fc50 	bl	8004c78 <_fstat_r>
 80043d8:	2800      	cmp	r0, #0
 80043da:	dbf2      	blt.n	80043c2 <__swhatbuf_r+0x12>
 80043dc:	9a02      	ldr	r2, [sp, #8]
 80043de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80043e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80043e6:	425a      	negs	r2, r3
 80043e8:	415a      	adcs	r2, r3
 80043ea:	602a      	str	r2, [r5, #0]
 80043ec:	e7ee      	b.n	80043cc <__swhatbuf_r+0x1c>
 80043ee:	2340      	movs	r3, #64	; 0x40
 80043f0:	2000      	movs	r0, #0
 80043f2:	6023      	str	r3, [r4, #0]
 80043f4:	b010      	add	sp, #64	; 0x40
 80043f6:	bd70      	pop	{r4, r5, r6, pc}

080043f8 <__smakebuf_r>:
 80043f8:	898b      	ldrh	r3, [r1, #12]
 80043fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80043fc:	079d      	lsls	r5, r3, #30
 80043fe:	4606      	mov	r6, r0
 8004400:	460c      	mov	r4, r1
 8004402:	d507      	bpl.n	8004414 <__smakebuf_r+0x1c>
 8004404:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004408:	6023      	str	r3, [r4, #0]
 800440a:	6123      	str	r3, [r4, #16]
 800440c:	2301      	movs	r3, #1
 800440e:	6163      	str	r3, [r4, #20]
 8004410:	b002      	add	sp, #8
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	ab01      	add	r3, sp, #4
 8004416:	466a      	mov	r2, sp
 8004418:	f7ff ffca 	bl	80043b0 <__swhatbuf_r>
 800441c:	9900      	ldr	r1, [sp, #0]
 800441e:	4605      	mov	r5, r0
 8004420:	4630      	mov	r0, r6
 8004422:	f000 f87f 	bl	8004524 <_malloc_r>
 8004426:	b948      	cbnz	r0, 800443c <__smakebuf_r+0x44>
 8004428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800442c:	059a      	lsls	r2, r3, #22
 800442e:	d4ef      	bmi.n	8004410 <__smakebuf_r+0x18>
 8004430:	f023 0303 	bic.w	r3, r3, #3
 8004434:	f043 0302 	orr.w	r3, r3, #2
 8004438:	81a3      	strh	r3, [r4, #12]
 800443a:	e7e3      	b.n	8004404 <__smakebuf_r+0xc>
 800443c:	4b0d      	ldr	r3, [pc, #52]	; (8004474 <__smakebuf_r+0x7c>)
 800443e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004440:	89a3      	ldrh	r3, [r4, #12]
 8004442:	6020      	str	r0, [r4, #0]
 8004444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004448:	81a3      	strh	r3, [r4, #12]
 800444a:	9b00      	ldr	r3, [sp, #0]
 800444c:	6163      	str	r3, [r4, #20]
 800444e:	9b01      	ldr	r3, [sp, #4]
 8004450:	6120      	str	r0, [r4, #16]
 8004452:	b15b      	cbz	r3, 800446c <__smakebuf_r+0x74>
 8004454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004458:	4630      	mov	r0, r6
 800445a:	f000 fc1f 	bl	8004c9c <_isatty_r>
 800445e:	b128      	cbz	r0, 800446c <__smakebuf_r+0x74>
 8004460:	89a3      	ldrh	r3, [r4, #12]
 8004462:	f023 0303 	bic.w	r3, r3, #3
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	81a3      	strh	r3, [r4, #12]
 800446c:	89a3      	ldrh	r3, [r4, #12]
 800446e:	431d      	orrs	r5, r3
 8004470:	81a5      	strh	r5, [r4, #12]
 8004472:	e7cd      	b.n	8004410 <__smakebuf_r+0x18>
 8004474:	0800421d 	.word	0x0800421d

08004478 <memset>:
 8004478:	4402      	add	r2, r0
 800447a:	4603      	mov	r3, r0
 800447c:	4293      	cmp	r3, r2
 800447e:	d100      	bne.n	8004482 <memset+0xa>
 8004480:	4770      	bx	lr
 8004482:	f803 1b01 	strb.w	r1, [r3], #1
 8004486:	e7f9      	b.n	800447c <memset+0x4>

08004488 <_free_r>:
 8004488:	b538      	push	{r3, r4, r5, lr}
 800448a:	4605      	mov	r5, r0
 800448c:	2900      	cmp	r1, #0
 800448e:	d045      	beq.n	800451c <_free_r+0x94>
 8004490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004494:	1f0c      	subs	r4, r1, #4
 8004496:	2b00      	cmp	r3, #0
 8004498:	bfb8      	it	lt
 800449a:	18e4      	addlt	r4, r4, r3
 800449c:	f000 fc20 	bl	8004ce0 <__malloc_lock>
 80044a0:	4a1f      	ldr	r2, [pc, #124]	; (8004520 <_free_r+0x98>)
 80044a2:	6813      	ldr	r3, [r2, #0]
 80044a4:	4610      	mov	r0, r2
 80044a6:	b933      	cbnz	r3, 80044b6 <_free_r+0x2e>
 80044a8:	6063      	str	r3, [r4, #4]
 80044aa:	6014      	str	r4, [r2, #0]
 80044ac:	4628      	mov	r0, r5
 80044ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044b2:	f000 bc16 	b.w	8004ce2 <__malloc_unlock>
 80044b6:	42a3      	cmp	r3, r4
 80044b8:	d90c      	bls.n	80044d4 <_free_r+0x4c>
 80044ba:	6821      	ldr	r1, [r4, #0]
 80044bc:	1862      	adds	r2, r4, r1
 80044be:	4293      	cmp	r3, r2
 80044c0:	bf04      	itt	eq
 80044c2:	681a      	ldreq	r2, [r3, #0]
 80044c4:	685b      	ldreq	r3, [r3, #4]
 80044c6:	6063      	str	r3, [r4, #4]
 80044c8:	bf04      	itt	eq
 80044ca:	1852      	addeq	r2, r2, r1
 80044cc:	6022      	streq	r2, [r4, #0]
 80044ce:	6004      	str	r4, [r0, #0]
 80044d0:	e7ec      	b.n	80044ac <_free_r+0x24>
 80044d2:	4613      	mov	r3, r2
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	b10a      	cbz	r2, 80044dc <_free_r+0x54>
 80044d8:	42a2      	cmp	r2, r4
 80044da:	d9fa      	bls.n	80044d2 <_free_r+0x4a>
 80044dc:	6819      	ldr	r1, [r3, #0]
 80044de:	1858      	adds	r0, r3, r1
 80044e0:	42a0      	cmp	r0, r4
 80044e2:	d10b      	bne.n	80044fc <_free_r+0x74>
 80044e4:	6820      	ldr	r0, [r4, #0]
 80044e6:	4401      	add	r1, r0
 80044e8:	1858      	adds	r0, r3, r1
 80044ea:	4282      	cmp	r2, r0
 80044ec:	6019      	str	r1, [r3, #0]
 80044ee:	d1dd      	bne.n	80044ac <_free_r+0x24>
 80044f0:	6810      	ldr	r0, [r2, #0]
 80044f2:	6852      	ldr	r2, [r2, #4]
 80044f4:	605a      	str	r2, [r3, #4]
 80044f6:	4401      	add	r1, r0
 80044f8:	6019      	str	r1, [r3, #0]
 80044fa:	e7d7      	b.n	80044ac <_free_r+0x24>
 80044fc:	d902      	bls.n	8004504 <_free_r+0x7c>
 80044fe:	230c      	movs	r3, #12
 8004500:	602b      	str	r3, [r5, #0]
 8004502:	e7d3      	b.n	80044ac <_free_r+0x24>
 8004504:	6820      	ldr	r0, [r4, #0]
 8004506:	1821      	adds	r1, r4, r0
 8004508:	428a      	cmp	r2, r1
 800450a:	bf04      	itt	eq
 800450c:	6811      	ldreq	r1, [r2, #0]
 800450e:	6852      	ldreq	r2, [r2, #4]
 8004510:	6062      	str	r2, [r4, #4]
 8004512:	bf04      	itt	eq
 8004514:	1809      	addeq	r1, r1, r0
 8004516:	6021      	streq	r1, [r4, #0]
 8004518:	605c      	str	r4, [r3, #4]
 800451a:	e7c7      	b.n	80044ac <_free_r+0x24>
 800451c:	bd38      	pop	{r3, r4, r5, pc}
 800451e:	bf00      	nop
 8004520:	20000090 	.word	0x20000090

08004524 <_malloc_r>:
 8004524:	b570      	push	{r4, r5, r6, lr}
 8004526:	1ccd      	adds	r5, r1, #3
 8004528:	f025 0503 	bic.w	r5, r5, #3
 800452c:	3508      	adds	r5, #8
 800452e:	2d0c      	cmp	r5, #12
 8004530:	bf38      	it	cc
 8004532:	250c      	movcc	r5, #12
 8004534:	2d00      	cmp	r5, #0
 8004536:	4606      	mov	r6, r0
 8004538:	db01      	blt.n	800453e <_malloc_r+0x1a>
 800453a:	42a9      	cmp	r1, r5
 800453c:	d903      	bls.n	8004546 <_malloc_r+0x22>
 800453e:	230c      	movs	r3, #12
 8004540:	6033      	str	r3, [r6, #0]
 8004542:	2000      	movs	r0, #0
 8004544:	bd70      	pop	{r4, r5, r6, pc}
 8004546:	f000 fbcb 	bl	8004ce0 <__malloc_lock>
 800454a:	4a23      	ldr	r2, [pc, #140]	; (80045d8 <_malloc_r+0xb4>)
 800454c:	6814      	ldr	r4, [r2, #0]
 800454e:	4621      	mov	r1, r4
 8004550:	b991      	cbnz	r1, 8004578 <_malloc_r+0x54>
 8004552:	4c22      	ldr	r4, [pc, #136]	; (80045dc <_malloc_r+0xb8>)
 8004554:	6823      	ldr	r3, [r4, #0]
 8004556:	b91b      	cbnz	r3, 8004560 <_malloc_r+0x3c>
 8004558:	4630      	mov	r0, r6
 800455a:	f000 fb17 	bl	8004b8c <_sbrk_r>
 800455e:	6020      	str	r0, [r4, #0]
 8004560:	4629      	mov	r1, r5
 8004562:	4630      	mov	r0, r6
 8004564:	f000 fb12 	bl	8004b8c <_sbrk_r>
 8004568:	1c43      	adds	r3, r0, #1
 800456a:	d126      	bne.n	80045ba <_malloc_r+0x96>
 800456c:	230c      	movs	r3, #12
 800456e:	6033      	str	r3, [r6, #0]
 8004570:	4630      	mov	r0, r6
 8004572:	f000 fbb6 	bl	8004ce2 <__malloc_unlock>
 8004576:	e7e4      	b.n	8004542 <_malloc_r+0x1e>
 8004578:	680b      	ldr	r3, [r1, #0]
 800457a:	1b5b      	subs	r3, r3, r5
 800457c:	d41a      	bmi.n	80045b4 <_malloc_r+0x90>
 800457e:	2b0b      	cmp	r3, #11
 8004580:	d90f      	bls.n	80045a2 <_malloc_r+0x7e>
 8004582:	600b      	str	r3, [r1, #0]
 8004584:	50cd      	str	r5, [r1, r3]
 8004586:	18cc      	adds	r4, r1, r3
 8004588:	4630      	mov	r0, r6
 800458a:	f000 fbaa 	bl	8004ce2 <__malloc_unlock>
 800458e:	f104 000b 	add.w	r0, r4, #11
 8004592:	1d23      	adds	r3, r4, #4
 8004594:	f020 0007 	bic.w	r0, r0, #7
 8004598:	1ac3      	subs	r3, r0, r3
 800459a:	d01b      	beq.n	80045d4 <_malloc_r+0xb0>
 800459c:	425a      	negs	r2, r3
 800459e:	50e2      	str	r2, [r4, r3]
 80045a0:	bd70      	pop	{r4, r5, r6, pc}
 80045a2:	428c      	cmp	r4, r1
 80045a4:	bf0d      	iteet	eq
 80045a6:	6863      	ldreq	r3, [r4, #4]
 80045a8:	684b      	ldrne	r3, [r1, #4]
 80045aa:	6063      	strne	r3, [r4, #4]
 80045ac:	6013      	streq	r3, [r2, #0]
 80045ae:	bf18      	it	ne
 80045b0:	460c      	movne	r4, r1
 80045b2:	e7e9      	b.n	8004588 <_malloc_r+0x64>
 80045b4:	460c      	mov	r4, r1
 80045b6:	6849      	ldr	r1, [r1, #4]
 80045b8:	e7ca      	b.n	8004550 <_malloc_r+0x2c>
 80045ba:	1cc4      	adds	r4, r0, #3
 80045bc:	f024 0403 	bic.w	r4, r4, #3
 80045c0:	42a0      	cmp	r0, r4
 80045c2:	d005      	beq.n	80045d0 <_malloc_r+0xac>
 80045c4:	1a21      	subs	r1, r4, r0
 80045c6:	4630      	mov	r0, r6
 80045c8:	f000 fae0 	bl	8004b8c <_sbrk_r>
 80045cc:	3001      	adds	r0, #1
 80045ce:	d0cd      	beq.n	800456c <_malloc_r+0x48>
 80045d0:	6025      	str	r5, [r4, #0]
 80045d2:	e7d9      	b.n	8004588 <_malloc_r+0x64>
 80045d4:	bd70      	pop	{r4, r5, r6, pc}
 80045d6:	bf00      	nop
 80045d8:	20000090 	.word	0x20000090
 80045dc:	20000094 	.word	0x20000094

080045e0 <__sfputc_r>:
 80045e0:	6893      	ldr	r3, [r2, #8]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	b410      	push	{r4}
 80045e8:	6093      	str	r3, [r2, #8]
 80045ea:	da09      	bge.n	8004600 <__sfputc_r+0x20>
 80045ec:	6994      	ldr	r4, [r2, #24]
 80045ee:	42a3      	cmp	r3, r4
 80045f0:	db02      	blt.n	80045f8 <__sfputc_r+0x18>
 80045f2:	b2cb      	uxtb	r3, r1
 80045f4:	2b0a      	cmp	r3, #10
 80045f6:	d103      	bne.n	8004600 <__sfputc_r+0x20>
 80045f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045fc:	f7ff bc9c 	b.w	8003f38 <__swbuf_r>
 8004600:	6813      	ldr	r3, [r2, #0]
 8004602:	1c58      	adds	r0, r3, #1
 8004604:	6010      	str	r0, [r2, #0]
 8004606:	7019      	strb	r1, [r3, #0]
 8004608:	b2c8      	uxtb	r0, r1
 800460a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800460e:	4770      	bx	lr

08004610 <__sfputs_r>:
 8004610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004612:	4606      	mov	r6, r0
 8004614:	460f      	mov	r7, r1
 8004616:	4614      	mov	r4, r2
 8004618:	18d5      	adds	r5, r2, r3
 800461a:	42ac      	cmp	r4, r5
 800461c:	d101      	bne.n	8004622 <__sfputs_r+0x12>
 800461e:	2000      	movs	r0, #0
 8004620:	e007      	b.n	8004632 <__sfputs_r+0x22>
 8004622:	463a      	mov	r2, r7
 8004624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004628:	4630      	mov	r0, r6
 800462a:	f7ff ffd9 	bl	80045e0 <__sfputc_r>
 800462e:	1c43      	adds	r3, r0, #1
 8004630:	d1f3      	bne.n	800461a <__sfputs_r+0xa>
 8004632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004634 <_vfiprintf_r>:
 8004634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004638:	b09d      	sub	sp, #116	; 0x74
 800463a:	460c      	mov	r4, r1
 800463c:	4617      	mov	r7, r2
 800463e:	9303      	str	r3, [sp, #12]
 8004640:	4606      	mov	r6, r0
 8004642:	b118      	cbz	r0, 800464c <_vfiprintf_r+0x18>
 8004644:	6983      	ldr	r3, [r0, #24]
 8004646:	b90b      	cbnz	r3, 800464c <_vfiprintf_r+0x18>
 8004648:	f7ff fe28 	bl	800429c <__sinit>
 800464c:	4b7c      	ldr	r3, [pc, #496]	; (8004840 <_vfiprintf_r+0x20c>)
 800464e:	429c      	cmp	r4, r3
 8004650:	d157      	bne.n	8004702 <_vfiprintf_r+0xce>
 8004652:	6874      	ldr	r4, [r6, #4]
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	0718      	lsls	r0, r3, #28
 8004658:	d55d      	bpl.n	8004716 <_vfiprintf_r+0xe2>
 800465a:	6923      	ldr	r3, [r4, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d05a      	beq.n	8004716 <_vfiprintf_r+0xe2>
 8004660:	2300      	movs	r3, #0
 8004662:	9309      	str	r3, [sp, #36]	; 0x24
 8004664:	2320      	movs	r3, #32
 8004666:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800466a:	2330      	movs	r3, #48	; 0x30
 800466c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004670:	f04f 0b01 	mov.w	fp, #1
 8004674:	46b8      	mov	r8, r7
 8004676:	4645      	mov	r5, r8
 8004678:	f815 3b01 	ldrb.w	r3, [r5], #1
 800467c:	2b00      	cmp	r3, #0
 800467e:	d155      	bne.n	800472c <_vfiprintf_r+0xf8>
 8004680:	ebb8 0a07 	subs.w	sl, r8, r7
 8004684:	d00b      	beq.n	800469e <_vfiprintf_r+0x6a>
 8004686:	4653      	mov	r3, sl
 8004688:	463a      	mov	r2, r7
 800468a:	4621      	mov	r1, r4
 800468c:	4630      	mov	r0, r6
 800468e:	f7ff ffbf 	bl	8004610 <__sfputs_r>
 8004692:	3001      	adds	r0, #1
 8004694:	f000 80c4 	beq.w	8004820 <_vfiprintf_r+0x1ec>
 8004698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800469a:	4453      	add	r3, sl
 800469c:	9309      	str	r3, [sp, #36]	; 0x24
 800469e:	f898 3000 	ldrb.w	r3, [r8]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 80bc 	beq.w	8004820 <_vfiprintf_r+0x1ec>
 80046a8:	2300      	movs	r3, #0
 80046aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046ae:	9304      	str	r3, [sp, #16]
 80046b0:	9307      	str	r3, [sp, #28]
 80046b2:	9205      	str	r2, [sp, #20]
 80046b4:	9306      	str	r3, [sp, #24]
 80046b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80046ba:	931a      	str	r3, [sp, #104]	; 0x68
 80046bc:	2205      	movs	r2, #5
 80046be:	7829      	ldrb	r1, [r5, #0]
 80046c0:	4860      	ldr	r0, [pc, #384]	; (8004844 <_vfiprintf_r+0x210>)
 80046c2:	f7fb fd8d 	bl	80001e0 <memchr>
 80046c6:	f105 0801 	add.w	r8, r5, #1
 80046ca:	9b04      	ldr	r3, [sp, #16]
 80046cc:	2800      	cmp	r0, #0
 80046ce:	d131      	bne.n	8004734 <_vfiprintf_r+0x100>
 80046d0:	06d9      	lsls	r1, r3, #27
 80046d2:	bf44      	itt	mi
 80046d4:	2220      	movmi	r2, #32
 80046d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046da:	071a      	lsls	r2, r3, #28
 80046dc:	bf44      	itt	mi
 80046de:	222b      	movmi	r2, #43	; 0x2b
 80046e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046e4:	782a      	ldrb	r2, [r5, #0]
 80046e6:	2a2a      	cmp	r2, #42	; 0x2a
 80046e8:	d02c      	beq.n	8004744 <_vfiprintf_r+0x110>
 80046ea:	9a07      	ldr	r2, [sp, #28]
 80046ec:	2100      	movs	r1, #0
 80046ee:	200a      	movs	r0, #10
 80046f0:	46a8      	mov	r8, r5
 80046f2:	3501      	adds	r5, #1
 80046f4:	f898 3000 	ldrb.w	r3, [r8]
 80046f8:	3b30      	subs	r3, #48	; 0x30
 80046fa:	2b09      	cmp	r3, #9
 80046fc:	d96d      	bls.n	80047da <_vfiprintf_r+0x1a6>
 80046fe:	b371      	cbz	r1, 800475e <_vfiprintf_r+0x12a>
 8004700:	e026      	b.n	8004750 <_vfiprintf_r+0x11c>
 8004702:	4b51      	ldr	r3, [pc, #324]	; (8004848 <_vfiprintf_r+0x214>)
 8004704:	429c      	cmp	r4, r3
 8004706:	d101      	bne.n	800470c <_vfiprintf_r+0xd8>
 8004708:	68b4      	ldr	r4, [r6, #8]
 800470a:	e7a3      	b.n	8004654 <_vfiprintf_r+0x20>
 800470c:	4b4f      	ldr	r3, [pc, #316]	; (800484c <_vfiprintf_r+0x218>)
 800470e:	429c      	cmp	r4, r3
 8004710:	bf08      	it	eq
 8004712:	68f4      	ldreq	r4, [r6, #12]
 8004714:	e79e      	b.n	8004654 <_vfiprintf_r+0x20>
 8004716:	4621      	mov	r1, r4
 8004718:	4630      	mov	r0, r6
 800471a:	f7ff fc5f 	bl	8003fdc <__swsetup_r>
 800471e:	2800      	cmp	r0, #0
 8004720:	d09e      	beq.n	8004660 <_vfiprintf_r+0x2c>
 8004722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004726:	b01d      	add	sp, #116	; 0x74
 8004728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800472c:	2b25      	cmp	r3, #37	; 0x25
 800472e:	d0a7      	beq.n	8004680 <_vfiprintf_r+0x4c>
 8004730:	46a8      	mov	r8, r5
 8004732:	e7a0      	b.n	8004676 <_vfiprintf_r+0x42>
 8004734:	4a43      	ldr	r2, [pc, #268]	; (8004844 <_vfiprintf_r+0x210>)
 8004736:	1a80      	subs	r0, r0, r2
 8004738:	fa0b f000 	lsl.w	r0, fp, r0
 800473c:	4318      	orrs	r0, r3
 800473e:	9004      	str	r0, [sp, #16]
 8004740:	4645      	mov	r5, r8
 8004742:	e7bb      	b.n	80046bc <_vfiprintf_r+0x88>
 8004744:	9a03      	ldr	r2, [sp, #12]
 8004746:	1d11      	adds	r1, r2, #4
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	9103      	str	r1, [sp, #12]
 800474c:	2a00      	cmp	r2, #0
 800474e:	db01      	blt.n	8004754 <_vfiprintf_r+0x120>
 8004750:	9207      	str	r2, [sp, #28]
 8004752:	e004      	b.n	800475e <_vfiprintf_r+0x12a>
 8004754:	4252      	negs	r2, r2
 8004756:	f043 0302 	orr.w	r3, r3, #2
 800475a:	9207      	str	r2, [sp, #28]
 800475c:	9304      	str	r3, [sp, #16]
 800475e:	f898 3000 	ldrb.w	r3, [r8]
 8004762:	2b2e      	cmp	r3, #46	; 0x2e
 8004764:	d110      	bne.n	8004788 <_vfiprintf_r+0x154>
 8004766:	f898 3001 	ldrb.w	r3, [r8, #1]
 800476a:	2b2a      	cmp	r3, #42	; 0x2a
 800476c:	f108 0101 	add.w	r1, r8, #1
 8004770:	d137      	bne.n	80047e2 <_vfiprintf_r+0x1ae>
 8004772:	9b03      	ldr	r3, [sp, #12]
 8004774:	1d1a      	adds	r2, r3, #4
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	9203      	str	r2, [sp, #12]
 800477a:	2b00      	cmp	r3, #0
 800477c:	bfb8      	it	lt
 800477e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004782:	f108 0802 	add.w	r8, r8, #2
 8004786:	9305      	str	r3, [sp, #20]
 8004788:	4d31      	ldr	r5, [pc, #196]	; (8004850 <_vfiprintf_r+0x21c>)
 800478a:	f898 1000 	ldrb.w	r1, [r8]
 800478e:	2203      	movs	r2, #3
 8004790:	4628      	mov	r0, r5
 8004792:	f7fb fd25 	bl	80001e0 <memchr>
 8004796:	b140      	cbz	r0, 80047aa <_vfiprintf_r+0x176>
 8004798:	2340      	movs	r3, #64	; 0x40
 800479a:	1b40      	subs	r0, r0, r5
 800479c:	fa03 f000 	lsl.w	r0, r3, r0
 80047a0:	9b04      	ldr	r3, [sp, #16]
 80047a2:	4303      	orrs	r3, r0
 80047a4:	9304      	str	r3, [sp, #16]
 80047a6:	f108 0801 	add.w	r8, r8, #1
 80047aa:	f898 1000 	ldrb.w	r1, [r8]
 80047ae:	4829      	ldr	r0, [pc, #164]	; (8004854 <_vfiprintf_r+0x220>)
 80047b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047b4:	2206      	movs	r2, #6
 80047b6:	f108 0701 	add.w	r7, r8, #1
 80047ba:	f7fb fd11 	bl	80001e0 <memchr>
 80047be:	2800      	cmp	r0, #0
 80047c0:	d034      	beq.n	800482c <_vfiprintf_r+0x1f8>
 80047c2:	4b25      	ldr	r3, [pc, #148]	; (8004858 <_vfiprintf_r+0x224>)
 80047c4:	bb03      	cbnz	r3, 8004808 <_vfiprintf_r+0x1d4>
 80047c6:	9b03      	ldr	r3, [sp, #12]
 80047c8:	3307      	adds	r3, #7
 80047ca:	f023 0307 	bic.w	r3, r3, #7
 80047ce:	3308      	adds	r3, #8
 80047d0:	9303      	str	r3, [sp, #12]
 80047d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047d4:	444b      	add	r3, r9
 80047d6:	9309      	str	r3, [sp, #36]	; 0x24
 80047d8:	e74c      	b.n	8004674 <_vfiprintf_r+0x40>
 80047da:	fb00 3202 	mla	r2, r0, r2, r3
 80047de:	2101      	movs	r1, #1
 80047e0:	e786      	b.n	80046f0 <_vfiprintf_r+0xbc>
 80047e2:	2300      	movs	r3, #0
 80047e4:	9305      	str	r3, [sp, #20]
 80047e6:	4618      	mov	r0, r3
 80047e8:	250a      	movs	r5, #10
 80047ea:	4688      	mov	r8, r1
 80047ec:	3101      	adds	r1, #1
 80047ee:	f898 2000 	ldrb.w	r2, [r8]
 80047f2:	3a30      	subs	r2, #48	; 0x30
 80047f4:	2a09      	cmp	r2, #9
 80047f6:	d903      	bls.n	8004800 <_vfiprintf_r+0x1cc>
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0c5      	beq.n	8004788 <_vfiprintf_r+0x154>
 80047fc:	9005      	str	r0, [sp, #20]
 80047fe:	e7c3      	b.n	8004788 <_vfiprintf_r+0x154>
 8004800:	fb05 2000 	mla	r0, r5, r0, r2
 8004804:	2301      	movs	r3, #1
 8004806:	e7f0      	b.n	80047ea <_vfiprintf_r+0x1b6>
 8004808:	ab03      	add	r3, sp, #12
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	4622      	mov	r2, r4
 800480e:	4b13      	ldr	r3, [pc, #76]	; (800485c <_vfiprintf_r+0x228>)
 8004810:	a904      	add	r1, sp, #16
 8004812:	4630      	mov	r0, r6
 8004814:	f3af 8000 	nop.w
 8004818:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800481c:	4681      	mov	r9, r0
 800481e:	d1d8      	bne.n	80047d2 <_vfiprintf_r+0x19e>
 8004820:	89a3      	ldrh	r3, [r4, #12]
 8004822:	065b      	lsls	r3, r3, #25
 8004824:	f53f af7d 	bmi.w	8004722 <_vfiprintf_r+0xee>
 8004828:	9809      	ldr	r0, [sp, #36]	; 0x24
 800482a:	e77c      	b.n	8004726 <_vfiprintf_r+0xf2>
 800482c:	ab03      	add	r3, sp, #12
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	4622      	mov	r2, r4
 8004832:	4b0a      	ldr	r3, [pc, #40]	; (800485c <_vfiprintf_r+0x228>)
 8004834:	a904      	add	r1, sp, #16
 8004836:	4630      	mov	r0, r6
 8004838:	f000 f888 	bl	800494c <_printf_i>
 800483c:	e7ec      	b.n	8004818 <_vfiprintf_r+0x1e4>
 800483e:	bf00      	nop
 8004840:	08004f84 	.word	0x08004f84
 8004844:	08004fc8 	.word	0x08004fc8
 8004848:	08004fa4 	.word	0x08004fa4
 800484c:	08004f64 	.word	0x08004f64
 8004850:	08004fce 	.word	0x08004fce
 8004854:	08004fd2 	.word	0x08004fd2
 8004858:	00000000 	.word	0x00000000
 800485c:	08004611 	.word	0x08004611

08004860 <_printf_common>:
 8004860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004864:	4691      	mov	r9, r2
 8004866:	461f      	mov	r7, r3
 8004868:	688a      	ldr	r2, [r1, #8]
 800486a:	690b      	ldr	r3, [r1, #16]
 800486c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004870:	4293      	cmp	r3, r2
 8004872:	bfb8      	it	lt
 8004874:	4613      	movlt	r3, r2
 8004876:	f8c9 3000 	str.w	r3, [r9]
 800487a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800487e:	4606      	mov	r6, r0
 8004880:	460c      	mov	r4, r1
 8004882:	b112      	cbz	r2, 800488a <_printf_common+0x2a>
 8004884:	3301      	adds	r3, #1
 8004886:	f8c9 3000 	str.w	r3, [r9]
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	0699      	lsls	r1, r3, #26
 800488e:	bf42      	ittt	mi
 8004890:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004894:	3302      	addmi	r3, #2
 8004896:	f8c9 3000 	strmi.w	r3, [r9]
 800489a:	6825      	ldr	r5, [r4, #0]
 800489c:	f015 0506 	ands.w	r5, r5, #6
 80048a0:	d107      	bne.n	80048b2 <_printf_common+0x52>
 80048a2:	f104 0a19 	add.w	sl, r4, #25
 80048a6:	68e3      	ldr	r3, [r4, #12]
 80048a8:	f8d9 2000 	ldr.w	r2, [r9]
 80048ac:	1a9b      	subs	r3, r3, r2
 80048ae:	429d      	cmp	r5, r3
 80048b0:	db29      	blt.n	8004906 <_printf_common+0xa6>
 80048b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048b6:	6822      	ldr	r2, [r4, #0]
 80048b8:	3300      	adds	r3, #0
 80048ba:	bf18      	it	ne
 80048bc:	2301      	movne	r3, #1
 80048be:	0692      	lsls	r2, r2, #26
 80048c0:	d42e      	bmi.n	8004920 <_printf_common+0xc0>
 80048c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048c6:	4639      	mov	r1, r7
 80048c8:	4630      	mov	r0, r6
 80048ca:	47c0      	blx	r8
 80048cc:	3001      	adds	r0, #1
 80048ce:	d021      	beq.n	8004914 <_printf_common+0xb4>
 80048d0:	6823      	ldr	r3, [r4, #0]
 80048d2:	68e5      	ldr	r5, [r4, #12]
 80048d4:	f8d9 2000 	ldr.w	r2, [r9]
 80048d8:	f003 0306 	and.w	r3, r3, #6
 80048dc:	2b04      	cmp	r3, #4
 80048de:	bf08      	it	eq
 80048e0:	1aad      	subeq	r5, r5, r2
 80048e2:	68a3      	ldr	r3, [r4, #8]
 80048e4:	6922      	ldr	r2, [r4, #16]
 80048e6:	bf0c      	ite	eq
 80048e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048ec:	2500      	movne	r5, #0
 80048ee:	4293      	cmp	r3, r2
 80048f0:	bfc4      	itt	gt
 80048f2:	1a9b      	subgt	r3, r3, r2
 80048f4:	18ed      	addgt	r5, r5, r3
 80048f6:	f04f 0900 	mov.w	r9, #0
 80048fa:	341a      	adds	r4, #26
 80048fc:	454d      	cmp	r5, r9
 80048fe:	d11b      	bne.n	8004938 <_printf_common+0xd8>
 8004900:	2000      	movs	r0, #0
 8004902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004906:	2301      	movs	r3, #1
 8004908:	4652      	mov	r2, sl
 800490a:	4639      	mov	r1, r7
 800490c:	4630      	mov	r0, r6
 800490e:	47c0      	blx	r8
 8004910:	3001      	adds	r0, #1
 8004912:	d103      	bne.n	800491c <_printf_common+0xbc>
 8004914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800491c:	3501      	adds	r5, #1
 800491e:	e7c2      	b.n	80048a6 <_printf_common+0x46>
 8004920:	18e1      	adds	r1, r4, r3
 8004922:	1c5a      	adds	r2, r3, #1
 8004924:	2030      	movs	r0, #48	; 0x30
 8004926:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800492a:	4422      	add	r2, r4
 800492c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004930:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004934:	3302      	adds	r3, #2
 8004936:	e7c4      	b.n	80048c2 <_printf_common+0x62>
 8004938:	2301      	movs	r3, #1
 800493a:	4622      	mov	r2, r4
 800493c:	4639      	mov	r1, r7
 800493e:	4630      	mov	r0, r6
 8004940:	47c0      	blx	r8
 8004942:	3001      	adds	r0, #1
 8004944:	d0e6      	beq.n	8004914 <_printf_common+0xb4>
 8004946:	f109 0901 	add.w	r9, r9, #1
 800494a:	e7d7      	b.n	80048fc <_printf_common+0x9c>

0800494c <_printf_i>:
 800494c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004950:	4617      	mov	r7, r2
 8004952:	7e0a      	ldrb	r2, [r1, #24]
 8004954:	b085      	sub	sp, #20
 8004956:	2a6e      	cmp	r2, #110	; 0x6e
 8004958:	4698      	mov	r8, r3
 800495a:	4606      	mov	r6, r0
 800495c:	460c      	mov	r4, r1
 800495e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004960:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004964:	f000 80bc 	beq.w	8004ae0 <_printf_i+0x194>
 8004968:	d81a      	bhi.n	80049a0 <_printf_i+0x54>
 800496a:	2a63      	cmp	r2, #99	; 0x63
 800496c:	d02e      	beq.n	80049cc <_printf_i+0x80>
 800496e:	d80a      	bhi.n	8004986 <_printf_i+0x3a>
 8004970:	2a00      	cmp	r2, #0
 8004972:	f000 80c8 	beq.w	8004b06 <_printf_i+0x1ba>
 8004976:	2a58      	cmp	r2, #88	; 0x58
 8004978:	f000 808a 	beq.w	8004a90 <_printf_i+0x144>
 800497c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004980:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004984:	e02a      	b.n	80049dc <_printf_i+0x90>
 8004986:	2a64      	cmp	r2, #100	; 0x64
 8004988:	d001      	beq.n	800498e <_printf_i+0x42>
 800498a:	2a69      	cmp	r2, #105	; 0x69
 800498c:	d1f6      	bne.n	800497c <_printf_i+0x30>
 800498e:	6821      	ldr	r1, [r4, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004996:	d023      	beq.n	80049e0 <_printf_i+0x94>
 8004998:	1d11      	adds	r1, r2, #4
 800499a:	6019      	str	r1, [r3, #0]
 800499c:	6813      	ldr	r3, [r2, #0]
 800499e:	e027      	b.n	80049f0 <_printf_i+0xa4>
 80049a0:	2a73      	cmp	r2, #115	; 0x73
 80049a2:	f000 80b4 	beq.w	8004b0e <_printf_i+0x1c2>
 80049a6:	d808      	bhi.n	80049ba <_printf_i+0x6e>
 80049a8:	2a6f      	cmp	r2, #111	; 0x6f
 80049aa:	d02a      	beq.n	8004a02 <_printf_i+0xb6>
 80049ac:	2a70      	cmp	r2, #112	; 0x70
 80049ae:	d1e5      	bne.n	800497c <_printf_i+0x30>
 80049b0:	680a      	ldr	r2, [r1, #0]
 80049b2:	f042 0220 	orr.w	r2, r2, #32
 80049b6:	600a      	str	r2, [r1, #0]
 80049b8:	e003      	b.n	80049c2 <_printf_i+0x76>
 80049ba:	2a75      	cmp	r2, #117	; 0x75
 80049bc:	d021      	beq.n	8004a02 <_printf_i+0xb6>
 80049be:	2a78      	cmp	r2, #120	; 0x78
 80049c0:	d1dc      	bne.n	800497c <_printf_i+0x30>
 80049c2:	2278      	movs	r2, #120	; 0x78
 80049c4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80049c8:	496e      	ldr	r1, [pc, #440]	; (8004b84 <_printf_i+0x238>)
 80049ca:	e064      	b.n	8004a96 <_printf_i+0x14a>
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80049d2:	1d11      	adds	r1, r2, #4
 80049d4:	6019      	str	r1, [r3, #0]
 80049d6:	6813      	ldr	r3, [r2, #0]
 80049d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049dc:	2301      	movs	r3, #1
 80049de:	e0a3      	b.n	8004b28 <_printf_i+0x1dc>
 80049e0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80049e4:	f102 0104 	add.w	r1, r2, #4
 80049e8:	6019      	str	r1, [r3, #0]
 80049ea:	d0d7      	beq.n	800499c <_printf_i+0x50>
 80049ec:	f9b2 3000 	ldrsh.w	r3, [r2]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	da03      	bge.n	80049fc <_printf_i+0xb0>
 80049f4:	222d      	movs	r2, #45	; 0x2d
 80049f6:	425b      	negs	r3, r3
 80049f8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049fc:	4962      	ldr	r1, [pc, #392]	; (8004b88 <_printf_i+0x23c>)
 80049fe:	220a      	movs	r2, #10
 8004a00:	e017      	b.n	8004a32 <_printf_i+0xe6>
 8004a02:	6820      	ldr	r0, [r4, #0]
 8004a04:	6819      	ldr	r1, [r3, #0]
 8004a06:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004a0a:	d003      	beq.n	8004a14 <_printf_i+0xc8>
 8004a0c:	1d08      	adds	r0, r1, #4
 8004a0e:	6018      	str	r0, [r3, #0]
 8004a10:	680b      	ldr	r3, [r1, #0]
 8004a12:	e006      	b.n	8004a22 <_printf_i+0xd6>
 8004a14:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a18:	f101 0004 	add.w	r0, r1, #4
 8004a1c:	6018      	str	r0, [r3, #0]
 8004a1e:	d0f7      	beq.n	8004a10 <_printf_i+0xc4>
 8004a20:	880b      	ldrh	r3, [r1, #0]
 8004a22:	4959      	ldr	r1, [pc, #356]	; (8004b88 <_printf_i+0x23c>)
 8004a24:	2a6f      	cmp	r2, #111	; 0x6f
 8004a26:	bf14      	ite	ne
 8004a28:	220a      	movne	r2, #10
 8004a2a:	2208      	moveq	r2, #8
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004a32:	6865      	ldr	r5, [r4, #4]
 8004a34:	60a5      	str	r5, [r4, #8]
 8004a36:	2d00      	cmp	r5, #0
 8004a38:	f2c0 809c 	blt.w	8004b74 <_printf_i+0x228>
 8004a3c:	6820      	ldr	r0, [r4, #0]
 8004a3e:	f020 0004 	bic.w	r0, r0, #4
 8004a42:	6020      	str	r0, [r4, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d13f      	bne.n	8004ac8 <_printf_i+0x17c>
 8004a48:	2d00      	cmp	r5, #0
 8004a4a:	f040 8095 	bne.w	8004b78 <_printf_i+0x22c>
 8004a4e:	4675      	mov	r5, lr
 8004a50:	2a08      	cmp	r2, #8
 8004a52:	d10b      	bne.n	8004a6c <_printf_i+0x120>
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	07da      	lsls	r2, r3, #31
 8004a58:	d508      	bpl.n	8004a6c <_printf_i+0x120>
 8004a5a:	6923      	ldr	r3, [r4, #16]
 8004a5c:	6862      	ldr	r2, [r4, #4]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	bfde      	ittt	le
 8004a62:	2330      	movle	r3, #48	; 0x30
 8004a64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a68:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004a6c:	ebae 0305 	sub.w	r3, lr, r5
 8004a70:	6123      	str	r3, [r4, #16]
 8004a72:	f8cd 8000 	str.w	r8, [sp]
 8004a76:	463b      	mov	r3, r7
 8004a78:	aa03      	add	r2, sp, #12
 8004a7a:	4621      	mov	r1, r4
 8004a7c:	4630      	mov	r0, r6
 8004a7e:	f7ff feef 	bl	8004860 <_printf_common>
 8004a82:	3001      	adds	r0, #1
 8004a84:	d155      	bne.n	8004b32 <_printf_i+0x1e6>
 8004a86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a8a:	b005      	add	sp, #20
 8004a8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a90:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004a94:	493c      	ldr	r1, [pc, #240]	; (8004b88 <_printf_i+0x23c>)
 8004a96:	6822      	ldr	r2, [r4, #0]
 8004a98:	6818      	ldr	r0, [r3, #0]
 8004a9a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004a9e:	f100 0504 	add.w	r5, r0, #4
 8004aa2:	601d      	str	r5, [r3, #0]
 8004aa4:	d001      	beq.n	8004aaa <_printf_i+0x15e>
 8004aa6:	6803      	ldr	r3, [r0, #0]
 8004aa8:	e002      	b.n	8004ab0 <_printf_i+0x164>
 8004aaa:	0655      	lsls	r5, r2, #25
 8004aac:	d5fb      	bpl.n	8004aa6 <_printf_i+0x15a>
 8004aae:	8803      	ldrh	r3, [r0, #0]
 8004ab0:	07d0      	lsls	r0, r2, #31
 8004ab2:	bf44      	itt	mi
 8004ab4:	f042 0220 	orrmi.w	r2, r2, #32
 8004ab8:	6022      	strmi	r2, [r4, #0]
 8004aba:	b91b      	cbnz	r3, 8004ac4 <_printf_i+0x178>
 8004abc:	6822      	ldr	r2, [r4, #0]
 8004abe:	f022 0220 	bic.w	r2, r2, #32
 8004ac2:	6022      	str	r2, [r4, #0]
 8004ac4:	2210      	movs	r2, #16
 8004ac6:	e7b1      	b.n	8004a2c <_printf_i+0xe0>
 8004ac8:	4675      	mov	r5, lr
 8004aca:	fbb3 f0f2 	udiv	r0, r3, r2
 8004ace:	fb02 3310 	mls	r3, r2, r0, r3
 8004ad2:	5ccb      	ldrb	r3, [r1, r3]
 8004ad4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2800      	cmp	r0, #0
 8004adc:	d1f5      	bne.n	8004aca <_printf_i+0x17e>
 8004ade:	e7b7      	b.n	8004a50 <_printf_i+0x104>
 8004ae0:	6808      	ldr	r0, [r1, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	6949      	ldr	r1, [r1, #20]
 8004ae6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004aea:	d004      	beq.n	8004af6 <_printf_i+0x1aa>
 8004aec:	1d10      	adds	r0, r2, #4
 8004aee:	6018      	str	r0, [r3, #0]
 8004af0:	6813      	ldr	r3, [r2, #0]
 8004af2:	6019      	str	r1, [r3, #0]
 8004af4:	e007      	b.n	8004b06 <_printf_i+0x1ba>
 8004af6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004afa:	f102 0004 	add.w	r0, r2, #4
 8004afe:	6018      	str	r0, [r3, #0]
 8004b00:	6813      	ldr	r3, [r2, #0]
 8004b02:	d0f6      	beq.n	8004af2 <_printf_i+0x1a6>
 8004b04:	8019      	strh	r1, [r3, #0]
 8004b06:	2300      	movs	r3, #0
 8004b08:	6123      	str	r3, [r4, #16]
 8004b0a:	4675      	mov	r5, lr
 8004b0c:	e7b1      	b.n	8004a72 <_printf_i+0x126>
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	1d11      	adds	r1, r2, #4
 8004b12:	6019      	str	r1, [r3, #0]
 8004b14:	6815      	ldr	r5, [r2, #0]
 8004b16:	6862      	ldr	r2, [r4, #4]
 8004b18:	2100      	movs	r1, #0
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	f7fb fb60 	bl	80001e0 <memchr>
 8004b20:	b108      	cbz	r0, 8004b26 <_printf_i+0x1da>
 8004b22:	1b40      	subs	r0, r0, r5
 8004b24:	6060      	str	r0, [r4, #4]
 8004b26:	6863      	ldr	r3, [r4, #4]
 8004b28:	6123      	str	r3, [r4, #16]
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b30:	e79f      	b.n	8004a72 <_printf_i+0x126>
 8004b32:	6923      	ldr	r3, [r4, #16]
 8004b34:	462a      	mov	r2, r5
 8004b36:	4639      	mov	r1, r7
 8004b38:	4630      	mov	r0, r6
 8004b3a:	47c0      	blx	r8
 8004b3c:	3001      	adds	r0, #1
 8004b3e:	d0a2      	beq.n	8004a86 <_printf_i+0x13a>
 8004b40:	6823      	ldr	r3, [r4, #0]
 8004b42:	079b      	lsls	r3, r3, #30
 8004b44:	d507      	bpl.n	8004b56 <_printf_i+0x20a>
 8004b46:	2500      	movs	r5, #0
 8004b48:	f104 0919 	add.w	r9, r4, #25
 8004b4c:	68e3      	ldr	r3, [r4, #12]
 8004b4e:	9a03      	ldr	r2, [sp, #12]
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	429d      	cmp	r5, r3
 8004b54:	db05      	blt.n	8004b62 <_printf_i+0x216>
 8004b56:	68e0      	ldr	r0, [r4, #12]
 8004b58:	9b03      	ldr	r3, [sp, #12]
 8004b5a:	4298      	cmp	r0, r3
 8004b5c:	bfb8      	it	lt
 8004b5e:	4618      	movlt	r0, r3
 8004b60:	e793      	b.n	8004a8a <_printf_i+0x13e>
 8004b62:	2301      	movs	r3, #1
 8004b64:	464a      	mov	r2, r9
 8004b66:	4639      	mov	r1, r7
 8004b68:	4630      	mov	r0, r6
 8004b6a:	47c0      	blx	r8
 8004b6c:	3001      	adds	r0, #1
 8004b6e:	d08a      	beq.n	8004a86 <_printf_i+0x13a>
 8004b70:	3501      	adds	r5, #1
 8004b72:	e7eb      	b.n	8004b4c <_printf_i+0x200>
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1a7      	bne.n	8004ac8 <_printf_i+0x17c>
 8004b78:	780b      	ldrb	r3, [r1, #0]
 8004b7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b82:	e765      	b.n	8004a50 <_printf_i+0x104>
 8004b84:	08004fea 	.word	0x08004fea
 8004b88:	08004fd9 	.word	0x08004fd9

08004b8c <_sbrk_r>:
 8004b8c:	b538      	push	{r3, r4, r5, lr}
 8004b8e:	4c06      	ldr	r4, [pc, #24]	; (8004ba8 <_sbrk_r+0x1c>)
 8004b90:	2300      	movs	r3, #0
 8004b92:	4605      	mov	r5, r0
 8004b94:	4608      	mov	r0, r1
 8004b96:	6023      	str	r3, [r4, #0]
 8004b98:	f7ff f852 	bl	8003c40 <_sbrk>
 8004b9c:	1c43      	adds	r3, r0, #1
 8004b9e:	d102      	bne.n	8004ba6 <_sbrk_r+0x1a>
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	b103      	cbz	r3, 8004ba6 <_sbrk_r+0x1a>
 8004ba4:	602b      	str	r3, [r5, #0]
 8004ba6:	bd38      	pop	{r3, r4, r5, pc}
 8004ba8:	200000a8 	.word	0x200000a8

08004bac <__sread>:
 8004bac:	b510      	push	{r4, lr}
 8004bae:	460c      	mov	r4, r1
 8004bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb4:	f000 f896 	bl	8004ce4 <_read_r>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	bfab      	itete	ge
 8004bbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004bbe:	89a3      	ldrhlt	r3, [r4, #12]
 8004bc0:	181b      	addge	r3, r3, r0
 8004bc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004bc6:	bfac      	ite	ge
 8004bc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8004bca:	81a3      	strhlt	r3, [r4, #12]
 8004bcc:	bd10      	pop	{r4, pc}

08004bce <__swrite>:
 8004bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd2:	461f      	mov	r7, r3
 8004bd4:	898b      	ldrh	r3, [r1, #12]
 8004bd6:	05db      	lsls	r3, r3, #23
 8004bd8:	4605      	mov	r5, r0
 8004bda:	460c      	mov	r4, r1
 8004bdc:	4616      	mov	r6, r2
 8004bde:	d505      	bpl.n	8004bec <__swrite+0x1e>
 8004be0:	2302      	movs	r3, #2
 8004be2:	2200      	movs	r2, #0
 8004be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be8:	f000 f868 	bl	8004cbc <_lseek_r>
 8004bec:	89a3      	ldrh	r3, [r4, #12]
 8004bee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bf6:	81a3      	strh	r3, [r4, #12]
 8004bf8:	4632      	mov	r2, r6
 8004bfa:	463b      	mov	r3, r7
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c02:	f000 b817 	b.w	8004c34 <_write_r>

08004c06 <__sseek>:
 8004c06:	b510      	push	{r4, lr}
 8004c08:	460c      	mov	r4, r1
 8004c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c0e:	f000 f855 	bl	8004cbc <_lseek_r>
 8004c12:	1c43      	adds	r3, r0, #1
 8004c14:	89a3      	ldrh	r3, [r4, #12]
 8004c16:	bf15      	itete	ne
 8004c18:	6560      	strne	r0, [r4, #84]	; 0x54
 8004c1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c22:	81a3      	strheq	r3, [r4, #12]
 8004c24:	bf18      	it	ne
 8004c26:	81a3      	strhne	r3, [r4, #12]
 8004c28:	bd10      	pop	{r4, pc}

08004c2a <__sclose>:
 8004c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c2e:	f000 b813 	b.w	8004c58 <_close_r>
	...

08004c34 <_write_r>:
 8004c34:	b538      	push	{r3, r4, r5, lr}
 8004c36:	4c07      	ldr	r4, [pc, #28]	; (8004c54 <_write_r+0x20>)
 8004c38:	4605      	mov	r5, r0
 8004c3a:	4608      	mov	r0, r1
 8004c3c:	4611      	mov	r1, r2
 8004c3e:	2200      	movs	r2, #0
 8004c40:	6022      	str	r2, [r4, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	f7fe ffde 	bl	8003c04 <_write>
 8004c48:	1c43      	adds	r3, r0, #1
 8004c4a:	d102      	bne.n	8004c52 <_write_r+0x1e>
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	b103      	cbz	r3, 8004c52 <_write_r+0x1e>
 8004c50:	602b      	str	r3, [r5, #0]
 8004c52:	bd38      	pop	{r3, r4, r5, pc}
 8004c54:	200000a8 	.word	0x200000a8

08004c58 <_close_r>:
 8004c58:	b538      	push	{r3, r4, r5, lr}
 8004c5a:	4c06      	ldr	r4, [pc, #24]	; (8004c74 <_close_r+0x1c>)
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	4605      	mov	r5, r0
 8004c60:	4608      	mov	r0, r1
 8004c62:	6023      	str	r3, [r4, #0]
 8004c64:	f7ff f80c 	bl	8003c80 <_close>
 8004c68:	1c43      	adds	r3, r0, #1
 8004c6a:	d102      	bne.n	8004c72 <_close_r+0x1a>
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	b103      	cbz	r3, 8004c72 <_close_r+0x1a>
 8004c70:	602b      	str	r3, [r5, #0]
 8004c72:	bd38      	pop	{r3, r4, r5, pc}
 8004c74:	200000a8 	.word	0x200000a8

08004c78 <_fstat_r>:
 8004c78:	b538      	push	{r3, r4, r5, lr}
 8004c7a:	4c07      	ldr	r4, [pc, #28]	; (8004c98 <_fstat_r+0x20>)
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	4605      	mov	r5, r0
 8004c80:	4608      	mov	r0, r1
 8004c82:	4611      	mov	r1, r2
 8004c84:	6023      	str	r3, [r4, #0]
 8004c86:	f7ff f80d 	bl	8003ca4 <_fstat>
 8004c8a:	1c43      	adds	r3, r0, #1
 8004c8c:	d102      	bne.n	8004c94 <_fstat_r+0x1c>
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	b103      	cbz	r3, 8004c94 <_fstat_r+0x1c>
 8004c92:	602b      	str	r3, [r5, #0]
 8004c94:	bd38      	pop	{r3, r4, r5, pc}
 8004c96:	bf00      	nop
 8004c98:	200000a8 	.word	0x200000a8

08004c9c <_isatty_r>:
 8004c9c:	b538      	push	{r3, r4, r5, lr}
 8004c9e:	4c06      	ldr	r4, [pc, #24]	; (8004cb8 <_isatty_r+0x1c>)
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	4605      	mov	r5, r0
 8004ca4:	4608      	mov	r0, r1
 8004ca6:	6023      	str	r3, [r4, #0]
 8004ca8:	f7ff f80e 	bl	8003cc8 <_isatty>
 8004cac:	1c43      	adds	r3, r0, #1
 8004cae:	d102      	bne.n	8004cb6 <_isatty_r+0x1a>
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	b103      	cbz	r3, 8004cb6 <_isatty_r+0x1a>
 8004cb4:	602b      	str	r3, [r5, #0]
 8004cb6:	bd38      	pop	{r3, r4, r5, pc}
 8004cb8:	200000a8 	.word	0x200000a8

08004cbc <_lseek_r>:
 8004cbc:	b538      	push	{r3, r4, r5, lr}
 8004cbe:	4c07      	ldr	r4, [pc, #28]	; (8004cdc <_lseek_r+0x20>)
 8004cc0:	4605      	mov	r5, r0
 8004cc2:	4608      	mov	r0, r1
 8004cc4:	4611      	mov	r1, r2
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	6022      	str	r2, [r4, #0]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	f7ff f80c 	bl	8003ce8 <_lseek>
 8004cd0:	1c43      	adds	r3, r0, #1
 8004cd2:	d102      	bne.n	8004cda <_lseek_r+0x1e>
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	b103      	cbz	r3, 8004cda <_lseek_r+0x1e>
 8004cd8:	602b      	str	r3, [r5, #0]
 8004cda:	bd38      	pop	{r3, r4, r5, pc}
 8004cdc:	200000a8 	.word	0x200000a8

08004ce0 <__malloc_lock>:
 8004ce0:	4770      	bx	lr

08004ce2 <__malloc_unlock>:
 8004ce2:	4770      	bx	lr

08004ce4 <_read_r>:
 8004ce4:	b538      	push	{r3, r4, r5, lr}
 8004ce6:	4c07      	ldr	r4, [pc, #28]	; (8004d04 <_read_r+0x20>)
 8004ce8:	4605      	mov	r5, r0
 8004cea:	4608      	mov	r0, r1
 8004cec:	4611      	mov	r1, r2
 8004cee:	2200      	movs	r2, #0
 8004cf0:	6022      	str	r2, [r4, #0]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	f7ff f80c 	bl	8003d10 <_read>
 8004cf8:	1c43      	adds	r3, r0, #1
 8004cfa:	d102      	bne.n	8004d02 <_read_r+0x1e>
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	b103      	cbz	r3, 8004d02 <_read_r+0x1e>
 8004d00:	602b      	str	r3, [r5, #0]
 8004d02:	bd38      	pop	{r3, r4, r5, pc}
 8004d04:	200000a8 	.word	0x200000a8

08004d08 <_init>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	bf00      	nop
 8004d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0e:	bc08      	pop	{r3}
 8004d10:	469e      	mov	lr, r3
 8004d12:	4770      	bx	lr

08004d14 <_fini>:
 8004d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d16:	bf00      	nop
 8004d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d1a:	bc08      	pop	{r3}
 8004d1c:	469e      	mov	lr, r3
 8004d1e:	4770      	bx	lr
