
GccApplication2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002c  00800100  00000c7c  00000d10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c7c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080012c  0080012c  00000d3c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d3c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000d6c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  00000da8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000018d8  00000000  00000000  00000f18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000cdd  00000000  00000000  000027f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000cab  00000000  00000000  000034cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003bc  00000000  00000000  00004178  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006ca  00000000  00000000  00004534  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c99  00000000  00000000  00004bfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  00005897  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
   4:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
   8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
   c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  24:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  3c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
  78:	00 06       	cpc	r0, r16
  7a:	5f 5f       	subi	r21, 0xFF	; 255
  7c:	06 00       	.word	0x0006	; ????
  7e:	00 00       	nop
  80:	00 07       	cpc	r16, r16
  82:	07 00       	.word	0x0007	; ????
  84:	07 07       	cpc	r16, r23
  86:	00 00       	nop
  88:	14 7f       	andi	r17, 0xF4	; 244
  8a:	7f 14       	cp	r7, r15
  8c:	7f 7f       	andi	r23, 0xFF	; 255
  8e:	14 00       	.word	0x0014	; ????
  90:	24 2e       	mov	r2, r20
  92:	6b 6b       	ori	r22, 0xBB	; 187
  94:	3a 12       	cpse	r3, r26
  96:	00 00       	nop
  98:	46 66       	ori	r20, 0x66	; 102
  9a:	30 18       	sub	r3, r0
  9c:	0c 66       	ori	r16, 0x6C	; 108
  9e:	62 00       	.word	0x0062	; ????
  a0:	30 7a       	andi	r19, 0xA0	; 160
  a2:	4f 5d       	subi	r20, 0xDF	; 223
  a4:	37 7a       	andi	r19, 0xA7	; 167
  a6:	48 00       	.word	0x0048	; ????
  a8:	04 07       	cpc	r16, r20
  aa:	03 00       	.word	0x0003	; ????
  ac:	00 00       	nop
  ae:	00 00       	nop
  b0:	00 1c       	adc	r0, r0
  b2:	3e 63       	ori	r19, 0x3E	; 62
  b4:	41 00       	.word	0x0041	; ????
  b6:	00 00       	nop
  b8:	00 41       	sbci	r16, 0x10	; 16
  ba:	63 3e       	cpi	r22, 0xE3	; 227
  bc:	1c 00       	.word	0x001c	; ????
  be:	00 00       	nop
  c0:	08 2a       	or	r0, r24
  c2:	3e 1c       	adc	r3, r14
  c4:	1c 3e       	cpi	r17, 0xEC	; 236
  c6:	2a 08       	sbc	r2, r10
  c8:	08 08       	sbc	r0, r8
  ca:	3e 3e       	cpi	r19, 0xEE	; 238
  cc:	08 08       	sbc	r0, r8
  ce:	00 00       	nop
  d0:	00 a0       	ldd	r0, Z+32	; 0x20
  d2:	e0 60       	ori	r30, 0x00	; 0
  d4:	00 00       	nop
  d6:	00 00       	nop
  d8:	08 08       	sbc	r0, r8
  da:	08 08       	sbc	r0, r8
  dc:	08 08       	sbc	r0, r8
  de:	00 00       	nop
  e0:	00 00       	nop
  e2:	60 60       	ori	r22, 0x00	; 0
  e4:	00 00       	nop
  e6:	00 00       	nop
  e8:	60 30       	cpi	r22, 0x00	; 0
  ea:	18 0c       	add	r1, r8
  ec:	06 03       	mulsu	r16, r22
  ee:	01 00       	.word	0x0001	; ????
  f0:	3e 7f       	andi	r19, 0xFE	; 254
  f2:	59 4d       	sbci	r21, 0xD9	; 217
  f4:	7f 3e       	cpi	r23, 0xEF	; 239
  f6:	00 00       	nop
  f8:	42 42       	sbci	r20, 0x22	; 34
  fa:	7f 7f       	andi	r23, 0xFF	; 255
  fc:	40 40       	sbci	r20, 0x00	; 0
  fe:	00 00       	nop
 100:	62 73       	andi	r22, 0x32	; 50
 102:	59 49       	sbci	r21, 0x99	; 153
 104:	6f 66       	ori	r22, 0x6F	; 111
 106:	00 00       	nop
 108:	22 63       	ori	r18, 0x32	; 50
 10a:	49 49       	sbci	r20, 0x99	; 153
 10c:	7f 36       	cpi	r23, 0x6F	; 111
 10e:	00 00       	nop
 110:	18 1c       	adc	r1, r8
 112:	16 13       	cpse	r17, r22
 114:	7f 7f       	andi	r23, 0xFF	; 255
 116:	10 00       	.word	0x0010	; ????
 118:	27 67       	ori	r18, 0x77	; 119
 11a:	45 45       	sbci	r20, 0x55	; 85
 11c:	7d 39       	cpi	r23, 0x9D	; 157
 11e:	00 00       	nop
 120:	3c 7e       	andi	r19, 0xEC	; 236
 122:	4b 49       	sbci	r20, 0x9B	; 155
 124:	79 30       	cpi	r23, 0x09	; 9
 126:	00 00       	nop
 128:	03 63       	ori	r16, 0x33	; 51
 12a:	71 19       	sub	r23, r1
 12c:	0f 07       	cpc	r16, r31
 12e:	00 00       	nop
 130:	36 7f       	andi	r19, 0xF6	; 246
 132:	49 49       	sbci	r20, 0x99	; 153
 134:	7f 36       	cpi	r23, 0x6F	; 111
 136:	00 00       	nop
 138:	06 4f       	sbci	r16, 0xF6	; 246
 13a:	49 69       	ori	r20, 0x99	; 153
 13c:	3f 1e       	adc	r3, r31
 13e:	00 00       	nop
 140:	00 00       	nop
 142:	6c 6c       	ori	r22, 0xCC	; 204
 144:	00 00       	nop
 146:	00 00       	nop
 148:	00 a0       	ldd	r0, Z+32	; 0x20
 14a:	ec 6c       	ori	r30, 0xCC	; 204
 14c:	00 00       	nop
 14e:	00 00       	nop
 150:	08 1c       	adc	r0, r8
 152:	36 63       	ori	r19, 0x36	; 54
 154:	41 00       	.word	0x0041	; ????
 156:	00 00       	nop
 158:	14 14       	cp	r1, r4
 15a:	14 14       	cp	r1, r4
 15c:	14 14       	cp	r1, r4
 15e:	00 00       	nop
 160:	00 41       	sbci	r16, 0x10	; 16
 162:	63 36       	cpi	r22, 0x63	; 99
 164:	1c 08       	sbc	r1, r12
 166:	00 00       	nop
 168:	02 03       	mulsu	r16, r18
 16a:	51 59       	subi	r21, 0x91	; 145
 16c:	0f 06       	cpc	r0, r31
 16e:	00 00       	nop
 170:	3e 7f       	andi	r19, 0xFE	; 254
 172:	41 5d       	subi	r20, 0xD1	; 209
 174:	5d 1f       	adc	r21, r29
 176:	1e 00       	.word	0x001e	; ????
 178:	7c 7e       	andi	r23, 0xEC	; 236
 17a:	13 13       	cpse	r17, r19
 17c:	7e 7c       	andi	r23, 0xCE	; 206
 17e:	00 00       	nop
 180:	41 7f       	andi	r20, 0xF1	; 241
 182:	7f 49       	sbci	r23, 0x9F	; 159
 184:	49 7f       	andi	r20, 0xF9	; 249
 186:	36 00       	.word	0x0036	; ????
 188:	1c 3e       	cpi	r17, 0xEC	; 236
 18a:	63 41       	sbci	r22, 0x13	; 19
 18c:	41 63       	ori	r20, 0x31	; 49
 18e:	22 00       	.word	0x0022	; ????
 190:	41 7f       	andi	r20, 0xF1	; 241
 192:	7f 41       	sbci	r23, 0x1F	; 31
 194:	63 7f       	andi	r22, 0xF3	; 243
 196:	1c 00       	.word	0x001c	; ????
 198:	41 7f       	andi	r20, 0xF1	; 241
 19a:	7f 49       	sbci	r23, 0x9F	; 159
 19c:	5d 41       	sbci	r21, 0x1D	; 29
 19e:	63 00       	.word	0x0063	; ????
 1a0:	41 7f       	andi	r20, 0xF1	; 241
 1a2:	7f 49       	sbci	r23, 0x9F	; 159
 1a4:	1d 01       	movw	r2, r26
 1a6:	03 00       	.word	0x0003	; ????
 1a8:	1c 3e       	cpi	r17, 0xEC	; 236
 1aa:	63 41       	sbci	r22, 0x13	; 19
 1ac:	51 73       	andi	r21, 0x31	; 49
 1ae:	72 00       	.word	0x0072	; ????
 1b0:	7f 7f       	andi	r23, 0xFF	; 255
 1b2:	08 08       	sbc	r0, r8
 1b4:	7f 7f       	andi	r23, 0xFF	; 255
 1b6:	00 00       	nop
 1b8:	00 41       	sbci	r16, 0x10	; 16
 1ba:	7f 7f       	andi	r23, 0xFF	; 255
 1bc:	41 00       	.word	0x0041	; ????
 1be:	00 00       	nop
 1c0:	30 70       	andi	r19, 0x00	; 0
 1c2:	40 41       	sbci	r20, 0x10	; 16
 1c4:	7f 3f       	cpi	r23, 0xFF	; 255
 1c6:	01 00       	.word	0x0001	; ????
 1c8:	41 7f       	andi	r20, 0xF1	; 241
 1ca:	7f 08       	sbc	r7, r15
 1cc:	1c 77       	andi	r17, 0x7C	; 124
 1ce:	63 00       	.word	0x0063	; ????
 1d0:	41 7f       	andi	r20, 0xF1	; 241
 1d2:	7f 41       	sbci	r23, 0x1F	; 31
 1d4:	40 60       	ori	r20, 0x00	; 0
 1d6:	70 00       	.word	0x0070	; ????
 1d8:	7f 7f       	andi	r23, 0xFF	; 255
 1da:	06 0c       	add	r0, r6
 1dc:	06 7f       	andi	r16, 0xF6	; 246
 1de:	7f 00       	.word	0x007f	; ????
 1e0:	7f 7f       	andi	r23, 0xFF	; 255
 1e2:	06 0c       	add	r0, r6
 1e4:	18 7f       	andi	r17, 0xF8	; 248
 1e6:	7f 00       	.word	0x007f	; ????
 1e8:	1c 3e       	cpi	r17, 0xEC	; 236
 1ea:	63 41       	sbci	r22, 0x13	; 19
 1ec:	63 3e       	cpi	r22, 0xE3	; 227
 1ee:	1c 00       	.word	0x001c	; ????
 1f0:	41 7f       	andi	r20, 0xF1	; 241
 1f2:	7f 49       	sbci	r23, 0x9F	; 159
 1f4:	09 0f       	add	r16, r25
 1f6:	06 00       	.word	0x0006	; ????
 1f8:	1e 3f       	cpi	r17, 0xFE	; 254
 1fa:	21 71       	andi	r18, 0x11	; 17
 1fc:	7f 5e       	subi	r23, 0xEF	; 239
 1fe:	00 00       	nop
 200:	41 7f       	andi	r20, 0xF1	; 241
 202:	7f 19       	sub	r23, r15
 204:	39 6f       	ori	r19, 0xF9	; 249
 206:	46 00       	.word	0x0046	; ????
 208:	26 67       	ori	r18, 0x76	; 118
 20a:	4d 59       	subi	r20, 0x9D	; 157
 20c:	7b 32       	cpi	r23, 0x2B	; 43
 20e:	00 00       	nop
 210:	03 41       	sbci	r16, 0x13	; 19
 212:	7f 7f       	andi	r23, 0xFF	; 255
 214:	41 03       	mulsu	r20, r17
 216:	00 00       	nop
 218:	7f 7f       	andi	r23, 0xFF	; 255
 21a:	40 40       	sbci	r20, 0x00	; 0
 21c:	7f 7f       	andi	r23, 0xFF	; 255
 21e:	00 00       	nop
 220:	1f 3f       	cpi	r17, 0xFF	; 255
 222:	60 60       	ori	r22, 0x00	; 0
 224:	3f 1f       	adc	r19, r31
 226:	00 00       	nop
 228:	7f 7f       	andi	r23, 0xFF	; 255
 22a:	30 18       	sub	r3, r0
 22c:	30 7f       	andi	r19, 0xF0	; 240
 22e:	7f 00       	.word	0x007f	; ????
 230:	63 77       	andi	r22, 0x73	; 115
 232:	1c 08       	sbc	r1, r12
 234:	1c 77       	andi	r17, 0x7C	; 124
 236:	63 00       	.word	0x0063	; ????
 238:	07 4f       	sbci	r16, 0xF7	; 247
 23a:	78 78       	andi	r23, 0x88	; 136
 23c:	4f 07       	cpc	r20, r31
 23e:	00 00       	nop
 240:	67 73       	andi	r22, 0x37	; 55
 242:	59 4d       	sbci	r21, 0xD9	; 217
 244:	47 63       	ori	r20, 0x37	; 55
 246:	71 00       	.word	0x0071	; ????
 248:	00 7f       	andi	r16, 0xF0	; 240
 24a:	7f 41       	sbci	r23, 0x1F	; 31
 24c:	41 00       	.word	0x0041	; ????
 24e:	00 00       	nop
 250:	01 03       	mulsu	r16, r17
 252:	06 0c       	add	r0, r6
 254:	18 30       	cpi	r17, 0x08	; 8
 256:	60 00       	.word	0x0060	; ????
 258:	00 41       	sbci	r16, 0x10	; 16
 25a:	41 7f       	andi	r20, 0xF1	; 241
 25c:	7f 00       	.word	0x007f	; ????
 25e:	00 00       	nop
 260:	08 0c       	add	r0, r8
 262:	06 03       	mulsu	r16, r22
 264:	06 0c       	add	r0, r6
 266:	08 00       	.word	0x0008	; ????
 268:	80 80       	ld	r8, Z
 26a:	80 80       	ld	r8, Z
 26c:	80 80       	ld	r8, Z
 26e:	80 80       	ld	r8, Z
 270:	00 00       	nop
 272:	03 07       	cpc	r16, r19
 274:	04 00       	.word	0x0004	; ????
 276:	00 00       	nop
 278:	20 74       	andi	r18, 0x40	; 64
 27a:	54 54       	subi	r21, 0x44	; 68
 27c:	3c 78       	andi	r19, 0x8C	; 140
 27e:	40 00       	.word	0x0040	; ????
 280:	41 3f       	cpi	r20, 0xF1	; 241
 282:	7f 44       	sbci	r23, 0x4F	; 79
 284:	44 7c       	andi	r20, 0xC4	; 196
 286:	38 00       	.word	0x0038	; ????
 288:	38 7c       	andi	r19, 0xC8	; 200
 28a:	44 44       	sbci	r20, 0x44	; 68
 28c:	6c 28       	or	r6, r12
 28e:	00 00       	nop
 290:	30 78       	andi	r19, 0x80	; 128
 292:	48 49       	sbci	r20, 0x98	; 152
 294:	3f 7f       	andi	r19, 0xFF	; 255
 296:	40 00       	.word	0x0040	; ????
 298:	38 7c       	andi	r19, 0xC8	; 200
 29a:	54 54       	subi	r21, 0x44	; 68
 29c:	5c 18       	sub	r5, r12
 29e:	00 00       	nop
 2a0:	48 7e       	andi	r20, 0xE8	; 232
 2a2:	7f 49       	sbci	r23, 0x9F	; 159
 2a4:	03 02       	muls	r16, r19
 2a6:	00 00       	nop
 2a8:	98 bc       	out	0x28, r9	; 40
 2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
 2ac:	f8 7c       	andi	r31, 0xC8	; 200
 2ae:	04 00       	.word	0x0004	; ????
 2b0:	41 7f       	andi	r20, 0xF1	; 241
 2b2:	7f 08       	sbc	r7, r15
 2b4:	04 7c       	andi	r16, 0xC4	; 196
 2b6:	78 00       	.word	0x0078	; ????
 2b8:	00 44       	sbci	r16, 0x40	; 64
 2ba:	7d 7d       	andi	r23, 0xDD	; 221
 2bc:	40 00       	.word	0x0040	; ????
 2be:	00 00       	nop
 2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <free+0x62>
 2c2:	84 fd       	sbrc	r24, 4
 2c4:	7d 00       	.word	0x007d	; ????
 2c6:	00 00       	nop
 2c8:	41 7f       	andi	r20, 0xF1	; 241
 2ca:	7f 10       	cpse	r7, r15
 2cc:	38 6c       	ori	r19, 0xC8	; 200
 2ce:	44 00       	.word	0x0044	; ????
 2d0:	00 41       	sbci	r16, 0x10	; 16
 2d2:	7f 7f       	andi	r23, 0xFF	; 255
 2d4:	40 00       	.word	0x0040	; ????
 2d6:	00 00       	nop
 2d8:	7c 7c       	andi	r23, 0xCC	; 204
 2da:	0c 18       	sub	r0, r12
 2dc:	0c 7c       	andi	r16, 0xCC	; 204
 2de:	78 00       	.word	0x0078	; ????
 2e0:	7c 7c       	andi	r23, 0xCC	; 204
 2e2:	04 04       	cpc	r0, r4
 2e4:	7c 78       	andi	r23, 0x8C	; 140
 2e6:	00 00       	nop
 2e8:	38 7c       	andi	r19, 0xC8	; 200
 2ea:	44 44       	sbci	r20, 0x44	; 68
 2ec:	7c 38       	cpi	r23, 0x8C	; 140
 2ee:	00 00       	nop
 2f0:	84 fc       	sbrc	r8, 4
 2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
 2f4:	24 3c       	cpi	r18, 0xC4	; 196
 2f6:	18 00       	.word	0x0018	; ????
 2f8:	18 3c       	cpi	r17, 0xC8	; 200
 2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
 2fc:	f8 fc       	.word	0xfcf8	; ????
 2fe:	84 00       	.word	0x0084	; ????
 300:	44 7c       	andi	r20, 0xC4	; 196
 302:	78 44       	sbci	r23, 0x48	; 72
 304:	1c 18       	sub	r1, r12
 306:	00 00       	nop
 308:	48 5c       	subi	r20, 0xC8	; 200
 30a:	54 54       	subi	r21, 0x44	; 68
 30c:	74 24       	eor	r7, r4
 30e:	00 00       	nop
 310:	00 04       	cpc	r0, r0
 312:	3e 7f       	andi	r19, 0xFE	; 254
 314:	44 24       	eor	r4, r4
 316:	00 00       	nop
 318:	3c 7c       	andi	r19, 0xCC	; 204
 31a:	40 40       	sbci	r20, 0x00	; 0
 31c:	3c 7c       	andi	r19, 0xCC	; 204
 31e:	40 00       	.word	0x0040	; ????
 320:	1c 3c       	cpi	r17, 0xCC	; 204
 322:	60 60       	ori	r22, 0x00	; 0
 324:	3c 1c       	adc	r3, r12
 326:	00 00       	nop
 328:	3c 7c       	andi	r19, 0xCC	; 204
 32a:	60 30       	cpi	r22, 0x00	; 0
 32c:	60 7c       	andi	r22, 0xC0	; 192
 32e:	3c 00       	.word	0x003c	; ????
 330:	44 6c       	ori	r20, 0xC4	; 196
 332:	38 10       	cpse	r3, r8
 334:	38 6c       	ori	r19, 0xC8	; 200
 336:	44 00       	.word	0x0044	; ????
 338:	9c bc       	out	0x2c, r9	; 44
 33a:	a0 a0       	ldd	r10, Z+32	; 0x20
 33c:	fc 7c       	andi	r31, 0xCC	; 204
 33e:	00 00       	nop
 340:	4c 64       	ori	r20, 0x4C	; 76
 342:	74 5c       	subi	r23, 0xC4	; 196
 344:	4c 64       	ori	r20, 0x4C	; 76
 346:	00 00       	nop
 348:	08 08       	sbc	r0, r8
 34a:	3e 77       	andi	r19, 0x7E	; 126
 34c:	41 41       	sbci	r20, 0x11	; 17
 34e:	00 00       	nop
 350:	00 00       	nop
 352:	00 77       	andi	r16, 0x70	; 112
 354:	77 00       	.word	0x0077	; ????
 356:	00 00       	nop
 358:	41 41       	sbci	r20, 0x11	; 17
 35a:	77 3e       	cpi	r23, 0xE7	; 231
 35c:	08 08       	sbc	r0, r8
 35e:	00 00       	nop
 360:	02 03       	mulsu	r16, r18
 362:	01 03       	mulsu	r16, r17
 364:	02 03       	mulsu	r16, r18
 366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
 368:	11 24       	eor	r1, r1
 36a:	1f be       	out	0x3f, r1	; 63
 36c:	cf ef       	ldi	r28, 0xFF	; 255
 36e:	d4 e0       	ldi	r29, 0x04	; 4
 370:	de bf       	out	0x3e, r29	; 62
 372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
 374:	11 e0       	ldi	r17, 0x01	; 1
 376:	a0 e0       	ldi	r26, 0x00	; 0
 378:	b1 e0       	ldi	r27, 0x01	; 1
 37a:	ec e7       	ldi	r30, 0x7C	; 124
 37c:	fc e0       	ldi	r31, 0x0C	; 12
 37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
 380:	05 90       	lpm	r0, Z+
 382:	0d 92       	st	X+, r0
 384:	ac 32       	cpi	r26, 0x2C	; 44
 386:	b1 07       	cpc	r27, r17
 388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
 38a:	21 e0       	ldi	r18, 0x01	; 1
 38c:	ac e2       	ldi	r26, 0x2C	; 44
 38e:	b1 e0       	ldi	r27, 0x01	; 1
 390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
 392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
 394:	a6 33       	cpi	r26, 0x36	; 54
 396:	b2 07       	cpc	r27, r18
 398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
 39a:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <main>
 39e:	0c 94 3c 06 	jmp	0xc78	; 0xc78 <_exit>

000003a2 <__bad_interrupt>:
 3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <adc_config_clock>:
#include "adc.h"


void adc_config_clock() {
	// set PB0 to output PWM timer signal
	DDRB |= 1;
 3a6:	87 b3       	in	r24, 0x17	; 23
 3a8:	81 60       	ori	r24, 0x01	; 1
 3aa:	87 bb       	out	0x17, r24	; 23

	// set the TCCR0 to CTC mode with (1,0)
	TCCR0 |= (1 << WGM01);
 3ac:	83 b7       	in	r24, 0x33	; 51
 3ae:	88 60       	ori	r24, 0x08	; 8
 3b0:	83 bf       	out	0x33, r24	; 51
	TCCR0 &= ~(1 << WGM00);
 3b2:	83 b7       	in	r24, 0x33	; 51
 3b4:	8f 7b       	andi	r24, 0xBF	; 191
 3b6:	83 bf       	out	0x33, r24	; 51
	
	// set PWM toggle on match with internal clock (0,1) with regitster 1 from left
	TCCR0 &= ~(1 << COM01);
 3b8:	83 b7       	in	r24, 0x33	; 51
 3ba:	8f 7d       	andi	r24, 0xDF	; 223
 3bc:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= (1 << COM00);
 3be:	83 b7       	in	r24, 0x33	; 51
 3c0:	80 61       	ori	r24, 0x10	; 16
 3c2:	83 bf       	out	0x33, r24	; 51

	// set PWM signal to match with internal clock, no prescale (0,0,1) with register 2,1,0 from left
	TCCR0 &= ~(1 << CS02);
 3c4:	83 b7       	in	r24, 0x33	; 51
 3c6:	8b 7f       	andi	r24, 0xFB	; 251
 3c8:	83 bf       	out	0x33, r24	; 51
	TCCR0 &= ~(1 << CS01);
 3ca:	83 b7       	in	r24, 0x33	; 51
 3cc:	8d 7f       	andi	r24, 0xFD	; 253
 3ce:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= (1 << CS00);
 3d0:	83 b7       	in	r24, 0x33	; 51
 3d2:	81 60       	ori	r24, 0x01	; 1
 3d4:	83 bf       	out	0x33, r24	; 51

	// frequency set to 0.5 x F_CPU
	OCR0 = 0;
 3d6:	11 be       	out	0x31, r1	; 49
 3d8:	08 95       	ret

000003da <adc_read>:
}

uint8_t adc_read(uint8_t channel) {
	volatile char* ADC_mem = (char*) 0x1400;
	ADC_mem[0] = 0;
 3da:	10 92 00 14 	sts	0x1400, r1	; 0x801400 <__bss_end+0x12ca>
	
	_delay_ms(9*8/F_CPU);
	
	uint8_t data;
	for (int i = 0; i <= channel; i++){
 3de:	20 e0       	ldi	r18, 0x00	; 0
 3e0:	30 e0       	ldi	r19, 0x00	; 0
 3e2:	04 c0       	rjmp	.+8      	; 0x3ec <adc_read+0x12>
		data = ADC_mem[0];
 3e4:	90 91 00 14 	lds	r25, 0x1400	; 0x801400 <__bss_end+0x12ca>
	ADC_mem[0] = 0;
	
	_delay_ms(9*8/F_CPU);
	
	uint8_t data;
	for (int i = 0; i <= channel; i++){
 3e8:	2f 5f       	subi	r18, 0xFF	; 255
 3ea:	3f 4f       	sbci	r19, 0xFF	; 255
 3ec:	48 2f       	mov	r20, r24
 3ee:	50 e0       	ldi	r21, 0x00	; 0
 3f0:	42 17       	cp	r20, r18
 3f2:	53 07       	cpc	r21, r19
 3f4:	bc f7       	brge	.-18     	; 0x3e4 <adc_read+0xa>
		data = ADC_mem[0];
	}
	return data;
}
 3f6:	89 2f       	mov	r24, r25
 3f8:	08 95       	ret

000003fa <convert_horiz_JS>:
	int middle = 127;
	
	int nom;
	int denom;
	
	if ( A < default_pos -5){
 3fa:	28 2f       	mov	r18, r24
 3fc:	30 e0       	ldi	r19, 0x00	; 0
 3fe:	29 38       	cpi	r18, 0x89	; 137
 400:	31 05       	cpc	r19, r1
 402:	74 f4       	brge	.+28     	; 0x420 <__DATA_REGION_LENGTH__+0x20>
		percentage = ((A* middle)/default_pos); //divided byt distance between default and end point //if move to left
 404:	c9 01       	movw	r24, r18
 406:	96 95       	lsr	r25
 408:	98 2f       	mov	r25, r24
 40a:	88 27       	eor	r24, r24
 40c:	97 95       	ror	r25
 40e:	87 95       	ror	r24
 410:	82 1b       	sub	r24, r18
 412:	93 0b       	sbc	r25, r19
 414:	6e e8       	ldi	r22, 0x8E	; 142
 416:	70 e0       	ldi	r23, 0x00	; 0
 418:	0e 94 42 04 	call	0x884	; 0x884 <__divmodhi4>
 41c:	cb 01       	movw	r24, r22
 41e:	08 95       	ret
	}
	else if ( A > default_pos + 5) {
 420:	24 39       	cpi	r18, 0x94	; 148
 422:	31 05       	cpc	r19, r1
 424:	94 f0       	brlt	.+36     	; 0x44a <__DATA_REGION_LENGTH__+0x4a>

		nom = (A -default_pos)* middle;
 426:	2e 58       	subi	r18, 0x8E	; 142
 428:	31 09       	sbc	r19, r1
 42a:	c9 01       	movw	r24, r18
 42c:	96 95       	lsr	r25
 42e:	98 2f       	mov	r25, r24
 430:	88 27       	eor	r24, r24
 432:	97 95       	ror	r25
 434:	87 95       	ror	r24
 436:	82 1b       	sub	r24, r18
 438:	93 0b       	sbc	r25, r19
		denom = (255-default_pos);
		percentage = (nom/denom) + middle;   // divided by distance between default and end point //if move to left
 43a:	61 e7       	ldi	r22, 0x71	; 113
 43c:	70 e0       	ldi	r23, 0x00	; 0
 43e:	0e 94 42 04 	call	0x884	; 0x884 <__divmodhi4>
 442:	cb 01       	movw	r24, r22
 444:	81 58       	subi	r24, 0x81	; 129
 446:	9f 4f       	sbci	r25, 0xFF	; 255
 448:	08 95       	ret

	}
	else{
		percentage = middle;
 44a:	8f e7       	ldi	r24, 0x7F	; 127
 44c:	90 e0       	ldi	r25, 0x00	; 0
	}
	
	return percentage;
}
 44e:	08 95       	ret

00000450 <adc_driver>:

void adc_driver(int* res_list){
 450:	0f 93       	push	r16
 452:	1f 93       	push	r17
 454:	cf 93       	push	r28
 456:	df 93       	push	r29
 458:	00 d0       	rcall	.+0      	; 0x45a <adc_driver+0xa>
 45a:	00 d0       	rcall	.+0      	; 0x45c <adc_driver+0xc>
 45c:	cd b7       	in	r28, 0x3d	; 61
 45e:	de b7       	in	r29, 0x3e	; 62
 460:	8c 01       	movw	r16, r24
	
	int horiz_data, vert_data, slider1, slider2;
	
	volatile uint8_t A = adc_read(0); 
 462:	80 e0       	ldi	r24, 0x00	; 0
 464:	0e 94 ed 01 	call	0x3da	; 0x3da <adc_read>
 468:	89 83       	std	Y+1, r24	; 0x01
	horiz_data = convert_horiz_JS(A);
 46a:	89 81       	ldd	r24, Y+1	; 0x01
 46c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <convert_horiz_JS>
	res_list[0] = horiz_data;
 470:	f8 01       	movw	r30, r16
 472:	91 83       	std	Z+1, r25	; 0x01
 474:	80 83       	st	Z, r24
	
	volatile uint8_t B = adc_read(1);
 476:	81 e0       	ldi	r24, 0x01	; 1
 478:	0e 94 ed 01 	call	0x3da	; 0x3da <adc_read>
 47c:	8a 83       	std	Y+2, r24	; 0x02
	vert_data = B; 
 47e:	8a 81       	ldd	r24, Y+2	; 0x02
 480:	90 e0       	ldi	r25, 0x00	; 0
	res_list[1] = vert_data;
 482:	f8 01       	movw	r30, r16
 484:	93 83       	std	Z+3, r25	; 0x03
 486:	82 83       	std	Z+2, r24	; 0x02
	
	volatile uint8_t C = adc_read(2);
 488:	82 e0       	ldi	r24, 0x02	; 2
 48a:	0e 94 ed 01 	call	0x3da	; 0x3da <adc_read>
 48e:	8b 83       	std	Y+3, r24	; 0x03
	slider1 = C; //Går dette an?
 490:	8b 81       	ldd	r24, Y+3	; 0x03
 492:	90 e0       	ldi	r25, 0x00	; 0
	res_list[2] = slider1;
 494:	f8 01       	movw	r30, r16
 496:	95 83       	std	Z+5, r25	; 0x05
 498:	84 83       	std	Z+4, r24	; 0x04
	
	volatile uint8_t D = adc_read(3);
 49a:	83 e0       	ldi	r24, 0x03	; 3
 49c:	0e 94 ed 01 	call	0x3da	; 0x3da <adc_read>
 4a0:	8c 83       	std	Y+4, r24	; 0x04
	slider2 = D; //Går dette an?
 4a2:	8c 81       	ldd	r24, Y+4	; 0x04
 4a4:	90 e0       	ldi	r25, 0x00	; 0
	res_list[3] = slider2;
 4a6:	f8 01       	movw	r30, r16
 4a8:	97 83       	std	Z+7, r25	; 0x07
 4aa:	86 83       	std	Z+6, r24	; 0x06
}
 4ac:	0f 90       	pop	r0
 4ae:	0f 90       	pop	r0
 4b0:	0f 90       	pop	r0
 4b2:	0f 90       	pop	r0
 4b4:	df 91       	pop	r29
 4b6:	cf 91       	pop	r28
 4b8:	1f 91       	pop	r17
 4ba:	0f 91       	pop	r16
 4bc:	08 95       	ret

000004be <oled_write>:
}


static void oled_write(uint8_t cmd){
	volatile char* adress = (char*) 0x1000;
	adress[0] = cmd;
 4be:	80 93 00 10 	sts	0x1000, r24	; 0x801000 <__bss_end+0xeca>
 4c2:	08 95       	ret

000004c4 <oled_write_data>:
}

static void oled_write_data(uint8_t data){
	volatile char* address = (char*) 0x1200;
	address[0] = data;
 4c4:	80 93 00 12 	sts	0x1200, r24	; 0x801200 <__bss_end+0x10ca>
 4c8:	08 95       	ret

000004ca <oled_init>:
#include "oled.h"


void oled_init()
{
	oled_write(0xae); // display off
 4ca:	8e ea       	ldi	r24, 0xAE	; 174
 4cc:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xa1); //segment remap
 4d0:	81 ea       	ldi	r24, 0xA1	; 161
 4d2:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xda); //common pads hardware: alternative
 4d6:	8a ed       	ldi	r24, 0xDA	; 218
 4d8:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x12);
 4dc:	82 e1       	ldi	r24, 0x12	; 18
 4de:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xc8); //common output scan direction:com63~com0
 4e2:	88 ec       	ldi	r24, 0xC8	; 200
 4e4:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xa8); //multiplex ration mode:63
 4e8:	88 ea       	ldi	r24, 0xA8	; 168
 4ea:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x3f);
 4ee:	8f e3       	ldi	r24, 0x3F	; 63
 4f0:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xd5); //display divide ratio/osc. freq. mode
 4f4:	85 ed       	ldi	r24, 0xD5	; 213
 4f6:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x80);
 4fa:	80 e8       	ldi	r24, 0x80	; 128
 4fc:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x81); //contrast control
 500:	81 e8       	ldi	r24, 0x81	; 129
 502:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x50);
 506:	80 e5       	ldi	r24, 0x50	; 80
 508:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xd9); //set pre-charge period
 50c:	89 ed       	ldi	r24, 0xD9	; 217
 50e:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x21);
 512:	81 e2       	ldi	r24, 0x21	; 33
 514:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x20); //Set Memory Addressing Mode
 518:	80 e2       	ldi	r24, 0x20	; 32
 51a:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x02);
 51e:	82 e0       	ldi	r24, 0x02	; 2
 520:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xdb); //VCOM deselect level mode
 524:	8b ed       	ldi	r24, 0xDB	; 219
 526:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x30);
 52a:	80 e3       	ldi	r24, 0x30	; 48
 52c:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xad); //master configuration
 530:	8d ea       	ldi	r24, 0xAD	; 173
 532:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x00);
 536:	80 e0       	ldi	r24, 0x00	; 0
 538:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xa4); //out follows RAM content
 53c:	84 ea       	ldi	r24, 0xA4	; 164
 53e:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xa6); //set normal display
 542:	86 ea       	ldi	r24, 0xA6	; 166
 544:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0xaf); // display on
 548:	8f ea       	ldi	r24, 0xAF	; 175
 54a:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
 54e:	08 95       	ret

00000550 <oled_goto_line>:
}


void oled_goto_line(int line){
	int commando = 0xB0 + line;
	oled_write(commando);
 550:	80 55       	subi	r24, 0x50	; 80
 552:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
 556:	08 95       	ret

00000558 <oled_goto_column>:
}



void oled_goto_column(int column){
 558:	cf 93       	push	r28
 55a:	df 93       	push	r29
 55c:	ec 01       	movw	r28, r24
	oled_write(column % 16);
 55e:	8f 70       	andi	r24, 0x0F	; 15
 560:	90 78       	andi	r25, 0x80	; 128
 562:	99 23       	and	r25, r25
 564:	24 f4       	brge	.+8      	; 0x56e <oled_goto_column+0x16>
 566:	01 97       	sbiw	r24, 0x01	; 1
 568:	80 6f       	ori	r24, 0xF0	; 240
 56a:	9f 6f       	ori	r25, 0xFF	; 255
 56c:	01 96       	adiw	r24, 0x01	; 1
 56e:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
	oled_write(0x10 + (column/16));
 572:	ce 01       	movw	r24, r28
 574:	dd 23       	and	r29, r29
 576:	0c f4       	brge	.+2      	; 0x57a <oled_goto_column+0x22>
 578:	0f 96       	adiw	r24, 0x0f	; 15
 57a:	95 95       	asr	r25
 57c:	87 95       	ror	r24
 57e:	95 95       	asr	r25
 580:	87 95       	ror	r24
 582:	95 95       	asr	r25
 584:	87 95       	ror	r24
 586:	95 95       	asr	r25
 588:	87 95       	ror	r24
 58a:	80 5f       	subi	r24, 0xF0	; 240
 58c:	0e 94 5f 02 	call	0x4be	; 0x4be <oled_write>
}
 590:	df 91       	pop	r29
 592:	cf 91       	pop	r28
 594:	08 95       	ret

00000596 <oled_print>:
			oled_write_data(0);
		}
	}
}

void oled_print(char c) {
 596:	1f 93       	push	r17
 598:	cf 93       	push	r28
 59a:	df 93       	push	r29
	//oled_goto_line(0);
	//oled_goto_column(0);
	if (' ' <= c && c <= '~') {
 59c:	90 ee       	ldi	r25, 0xE0	; 224
 59e:	98 0f       	add	r25, r24
 5a0:	9f 35       	cpi	r25, 0x5F	; 95
 5a2:	98 f0       	brcs	.+38     	; 0x5ca <oled_print+0x34>
 5a4:	18 c0       	rjmp	.+48     	; 0x5d6 <oled_print+0x40>
		//printf("I get here"); 
		for (int i = 0; i < FONT_LENGTH; i++) {
			uint8_t character = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
 5a6:	e1 2f       	mov	r30, r17
 5a8:	f0 e0       	ldi	r31, 0x00	; 0
 5aa:	b0 97       	sbiw	r30, 0x20	; 32
 5ac:	ee 0f       	add	r30, r30
 5ae:	ff 1f       	adc	r31, r31
 5b0:	ee 0f       	add	r30, r30
 5b2:	ff 1f       	adc	r31, r31
 5b4:	ee 0f       	add	r30, r30
 5b6:	ff 1f       	adc	r31, r31
 5b8:	ec 0f       	add	r30, r28
 5ba:	fd 1f       	adc	r31, r29
 5bc:	e0 59       	subi	r30, 0x90	; 144
 5be:	ff 4f       	sbci	r31, 0xFF	; 255
 5c0:	84 91       	lpm	r24, Z
			oled_write_data(character);
 5c2:	0e 94 62 02 	call	0x4c4	; 0x4c4 <oled_write_data>
void oled_print(char c) {
	//oled_goto_line(0);
	//oled_goto_column(0);
	if (' ' <= c && c <= '~') {
		//printf("I get here"); 
		for (int i = 0; i < FONT_LENGTH; i++) {
 5c6:	21 96       	adiw	r28, 0x01	; 1
 5c8:	03 c0       	rjmp	.+6      	; 0x5d0 <oled_print+0x3a>
 5ca:	18 2f       	mov	r17, r24
 5cc:	c0 e0       	ldi	r28, 0x00	; 0
 5ce:	d0 e0       	ldi	r29, 0x00	; 0
 5d0:	c8 30       	cpi	r28, 0x08	; 8
 5d2:	d1 05       	cpc	r29, r1
 5d4:	44 f3       	brlt	.-48     	; 0x5a6 <oled_print+0x10>
			uint8_t character = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
			oled_write_data(character);
		}
	}
}
 5d6:	df 91       	pop	r29
 5d8:	cf 91       	pop	r28
 5da:	1f 91       	pop	r17
 5dc:	08 95       	ret

000005de <oled_pos>:

void oled_pos(int line, int col) {
 5de:	cf 93       	push	r28
 5e0:	df 93       	push	r29
 5e2:	eb 01       	movw	r28, r22
	oled_goto_line(line);
 5e4:	0e 94 a8 02 	call	0x550	; 0x550 <oled_goto_line>
	oled_goto_column(col);
 5e8:	ce 01       	movw	r24, r28
 5ea:	0e 94 ac 02 	call	0x558	; 0x558 <oled_goto_column>
}
 5ee:	df 91       	pop	r29
 5f0:	cf 91       	pop	r28
 5f2:	08 95       	ret

000005f4 <oled_clear>:
			oled_write_data((0xff));
		}
	}
}
	
void oled_clear() {
 5f4:	0f 93       	push	r16
 5f6:	1f 93       	push	r17
 5f8:	cf 93       	push	r28
 5fa:	df 93       	push	r29
	for (int page = 0; page <= 7; page++) {
 5fc:	00 e0       	ldi	r16, 0x00	; 0
 5fe:	10 e0       	ldi	r17, 0x00	; 0
 600:	11 c0       	rjmp	.+34     	; 0x624 <oled_clear+0x30>
		oled_pos(page, 0);
 602:	60 e0       	ldi	r22, 0x00	; 0
 604:	70 e0       	ldi	r23, 0x00	; 0
 606:	c8 01       	movw	r24, r16
 608:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
		for (int col = 0; col <= 127; col++) {
 60c:	c0 e0       	ldi	r28, 0x00	; 0
 60e:	d0 e0       	ldi	r29, 0x00	; 0
 610:	04 c0       	rjmp	.+8      	; 0x61a <oled_clear+0x26>
			oled_write_data(0);
 612:	80 e0       	ldi	r24, 0x00	; 0
 614:	0e 94 62 02 	call	0x4c4	; 0x4c4 <oled_write_data>
}
	
void oled_clear() {
	for (int page = 0; page <= 7; page++) {
		oled_pos(page, 0);
		for (int col = 0; col <= 127; col++) {
 618:	21 96       	adiw	r28, 0x01	; 1
 61a:	c0 38       	cpi	r28, 0x80	; 128
 61c:	d1 05       	cpc	r29, r1
 61e:	cc f3       	brlt	.-14     	; 0x612 <oled_clear+0x1e>
		}
	}
}
	
void oled_clear() {
	for (int page = 0; page <= 7; page++) {
 620:	0f 5f       	subi	r16, 0xFF	; 255
 622:	1f 4f       	sbci	r17, 0xFF	; 255
 624:	08 30       	cpi	r16, 0x08	; 8
 626:	11 05       	cpc	r17, r1
 628:	64 f3       	brlt	.-40     	; 0x602 <oled_clear+0xe>
		oled_pos(page, 0);
		for (int col = 0; col <= 127; col++) {
			oled_write_data(0);
		}
	}
}
 62a:	df 91       	pop	r29
 62c:	cf 91       	pop	r28
 62e:	1f 91       	pop	r17
 630:	0f 91       	pop	r16
 632:	08 95       	ret

00000634 <oled_fill>:
void oled_goto_column(int column){
	oled_write(column % 16);
	oled_write(0x10 + (column/16));
}

void oled_fill(){
 634:	0f 93       	push	r16
 636:	1f 93       	push	r17
 638:	cf 93       	push	r28
 63a:	df 93       	push	r29
	oled_clear();
 63c:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <oled_clear>
	for (int i = 0 ; i < 8 ; i++)
 640:	00 e0       	ldi	r16, 0x00	; 0
 642:	10 e0       	ldi	r17, 0x00	; 0
 644:	16 c0       	rjmp	.+44     	; 0x672 <oled_fill+0x3e>
	{
		oled_goto_line(i);
 646:	c8 01       	movw	r24, r16
 648:	0e 94 a8 02 	call	0x550	; 0x550 <oled_goto_line>
		oled_goto_column(0);
 64c:	80 e0       	ldi	r24, 0x00	; 0
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	0e 94 ac 02 	call	0x558	; 0x558 <oled_goto_column>
		for (int j = 0 ; j < 128 ; j++)
 654:	c0 e0       	ldi	r28, 0x00	; 0
 656:	d0 e0       	ldi	r29, 0x00	; 0
 658:	07 c0       	rjmp	.+14     	; 0x668 <oled_fill+0x34>
		{
			oled_goto_column(j); 
 65a:	ce 01       	movw	r24, r28
 65c:	0e 94 ac 02 	call	0x558	; 0x558 <oled_goto_column>
			oled_write_data((0xff));
 660:	8f ef       	ldi	r24, 0xFF	; 255
 662:	0e 94 62 02 	call	0x4c4	; 0x4c4 <oled_write_data>
	oled_clear();
	for (int i = 0 ; i < 8 ; i++)
	{
		oled_goto_line(i);
		oled_goto_column(0);
		for (int j = 0 ; j < 128 ; j++)
 666:	21 96       	adiw	r28, 0x01	; 1
 668:	c0 38       	cpi	r28, 0x80	; 128
 66a:	d1 05       	cpc	r29, r1
 66c:	b4 f3       	brlt	.-20     	; 0x65a <oled_fill+0x26>
	oled_write(0x10 + (column/16));
}

void oled_fill(){
	oled_clear();
	for (int i = 0 ; i < 8 ; i++)
 66e:	0f 5f       	subi	r16, 0xFF	; 255
 670:	1f 4f       	sbci	r17, 0xFF	; 255
 672:	08 30       	cpi	r16, 0x08	; 8
 674:	11 05       	cpc	r17, r1
 676:	3c f3       	brlt	.-50     	; 0x646 <oled_fill+0x12>
		{
			oled_goto_column(j); 
			oled_write_data((0xff));
		}
	}
}
 678:	df 91       	pop	r29
 67a:	cf 91       	pop	r28
 67c:	1f 91       	pop	r17
 67e:	0f 91       	pop	r16
 680:	08 95       	ret

00000682 <print>:
	oled_goto_line(line);
	oled_goto_column(col);
}


void print(const char* str) {
 682:	ef 92       	push	r14
 684:	ff 92       	push	r15
 686:	0f 93       	push	r16
 688:	1f 93       	push	r17
 68a:	cf 93       	push	r28
 68c:	df 93       	push	r29
 68e:	7c 01       	movw	r14, r24
	int i = 0; 
 690:	c0 e0       	ldi	r28, 0x00	; 0
 692:	d0 e0       	ldi	r29, 0x00	; 0
	while (str[i] != '\0') {
 694:	08 c0       	rjmp	.+16     	; 0x6a6 <print+0x24>
		oled_print(str[i]);
 696:	0e 94 cb 02 	call	0x596	; 0x596 <oled_print>
		printf("%c", str[i]); 
 69a:	f8 01       	movw	r30, r16
 69c:	80 81       	ld	r24, Z
 69e:	90 e0       	ldi	r25, 0x00	; 0
 6a0:	0e 94 b5 04 	call	0x96a	; 0x96a <putchar>
		++i;
 6a4:	21 96       	adiw	r28, 0x01	; 1
}


void print(const char* str) {
	int i = 0; 
	while (str[i] != '\0') {
 6a6:	87 01       	movw	r16, r14
 6a8:	0c 0f       	add	r16, r28
 6aa:	1d 1f       	adc	r17, r29
 6ac:	f8 01       	movw	r30, r16
 6ae:	80 81       	ld	r24, Z
 6b0:	81 11       	cpse	r24, r1
 6b2:	f1 cf       	rjmp	.-30     	; 0x696 <print+0x14>
		oled_print(str[i]);
		printf("%c", str[i]); 
		++i;
	}
}
 6b4:	df 91       	pop	r29
 6b6:	cf 91       	pop	r28
 6b8:	1f 91       	pop	r17
 6ba:	0f 91       	pop	r16
 6bc:	ff 90       	pop	r15
 6be:	ef 90       	pop	r14
 6c0:	08 95       	ret

000006c2 <oled_arrow>:



void oled_arrow(int* arrow_pos , int k){
 6c2:	0f 93       	push	r16
 6c4:	1f 93       	push	r17
 6c6:	cf 93       	push	r28
 6c8:	df 93       	push	r29
 6ca:	ec 01       	movw	r28, r24
 6cc:	8b 01       	movw	r16, r22

	
	oled_pos(*arrow_pos,1);
 6ce:	61 e0       	ldi	r22, 0x01	; 1
 6d0:	70 e0       	ldi	r23, 0x00	; 0
 6d2:	88 81       	ld	r24, Y
 6d4:	99 81       	ldd	r25, Y+1	; 0x01
 6d6:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
//	oled_write_data(' '); 
	oled_print(' ');
 6da:	80 e2       	ldi	r24, 0x20	; 32
 6dc:	0e 94 cb 02 	call	0x596	; 0x596 <oled_print>
	
	if(k == 1 ){
 6e0:	01 30       	cpi	r16, 0x01	; 1
 6e2:	11 05       	cpc	r17, r1
 6e4:	51 f4       	brne	.+20     	; 0x6fa <oled_arrow+0x38>
		*arrow_pos += 1;
 6e6:	88 81       	ld	r24, Y
 6e8:	99 81       	ldd	r25, Y+1	; 0x01
 6ea:	01 96       	adiw	r24, 0x01	; 1
 6ec:	99 83       	std	Y+1, r25	; 0x01
 6ee:	88 83       	st	Y, r24
		
		if (*arrow_pos == 8){
 6f0:	08 97       	sbiw	r24, 0x08	; 8
 6f2:	79 f4       	brne	.+30     	; 0x712 <oled_arrow+0x50>
			*arrow_pos = 0;
 6f4:	19 82       	std	Y+1, r1	; 0x01
 6f6:	18 82       	st	Y, r1
 6f8:	0c c0       	rjmp	.+24     	; 0x712 <oled_arrow+0x50>
		}
	}
	else{
		if(*arrow_pos == 0){
 6fa:	88 81       	ld	r24, Y
 6fc:	99 81       	ldd	r25, Y+1	; 0x01
 6fe:	00 97       	sbiw	r24, 0x00	; 0
 700:	29 f4       	brne	.+10     	; 0x70c <oled_arrow+0x4a>
			*arrow_pos = 7;
 702:	87 e0       	ldi	r24, 0x07	; 7
 704:	90 e0       	ldi	r25, 0x00	; 0
 706:	99 83       	std	Y+1, r25	; 0x01
 708:	88 83       	st	Y, r24
 70a:	03 c0       	rjmp	.+6      	; 0x712 <oled_arrow+0x50>
		}
		else{
			*arrow_pos -= 1;
 70c:	01 97       	sbiw	r24, 0x01	; 1
 70e:	99 83       	std	Y+1, r25	; 0x01
 710:	88 83       	st	Y, r24
		}

	}

	
		oled_pos(*arrow_pos, 1);
 712:	61 e0       	ldi	r22, 0x01	; 1
 714:	70 e0       	ldi	r23, 0x00	; 0
 716:	88 81       	ld	r24, Y
 718:	99 81       	ldd	r25, Y+1	; 0x01
 71a:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
		oled_print('>');
 71e:	8e e3       	ldi	r24, 0x3E	; 62
 720:	0e 94 cb 02 	call	0x596	; 0x596 <oled_print>

	}
 724:	df 91       	pop	r29
 726:	cf 91       	pop	r28
 728:	1f 91       	pop	r17
 72a:	0f 91       	pop	r16
 72c:	08 95       	ret

0000072e <menu_init>:
	
	
void menu_init(int* arrow_pos){
 72e:	cf 93       	push	r28
 730:	df 93       	push	r29
 732:	ec 01       	movw	r28, r24
	oled_pos(0,8);
 734:	68 e0       	ldi	r22, 0x08	; 8
 736:	70 e0       	ldi	r23, 0x00	; 0
 738:	80 e0       	ldi	r24, 0x00	; 0
 73a:	90 e0       	ldi	r25, 0x00	; 0
 73c:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
	print("Play Game");
 740:	86 e0       	ldi	r24, 0x06	; 6
 742:	91 e0       	ldi	r25, 0x01	; 1
 744:	0e 94 41 03 	call	0x682	; 0x682 <print>
	oled_pos(1,8);
 748:	68 e0       	ldi	r22, 0x08	; 8
 74a:	70 e0       	ldi	r23, 0x00	; 0
 74c:	81 e0       	ldi	r24, 0x01	; 1
 74e:	90 e0       	ldi	r25, 0x00	; 0
 750:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
	print("Choose settings");
 754:	80 e1       	ldi	r24, 0x10	; 16
 756:	91 e0       	ldi	r25, 0x01	; 1
 758:	0e 94 41 03 	call	0x682	; 0x682 <print>
	oled_pos(2,8);
 75c:	68 e0       	ldi	r22, 0x08	; 8
 75e:	70 e0       	ldi	r23, 0x00	; 0
 760:	82 e0       	ldi	r24, 0x02	; 2
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
	print("Choose mode");
 768:	80 e2       	ldi	r24, 0x20	; 32
 76a:	91 e0       	ldi	r25, 0x01	; 1
 76c:	0e 94 41 03 	call	0x682	; 0x682 <print>
	
	oled_pos(*arrow_pos,0);
 770:	60 e0       	ldi	r22, 0x00	; 0
 772:	70 e0       	ldi	r23, 0x00	; 0
 774:	88 81       	ld	r24, Y
 776:	99 81       	ldd	r25, Y+1	; 0x01
 778:	0e 94 ef 02 	call	0x5de	; 0x5de <oled_pos>
	oled_print('>');
 77c:	8e e3       	ldi	r24, 0x3E	; 62
 77e:	0e 94 cb 02 	call	0x596	; 0x596 <oled_print>
	
	}
 782:	df 91       	pop	r29
 784:	cf 91       	pop	r28
 786:	08 95       	ret

00000788 <SRAM_init>:
	
}


void SRAM_init(void){
	MCUCR |= (1 << SRE);
 788:	85 b7       	in	r24, 0x35	; 53
 78a:	80 68       	ori	r24, 0x80	; 128
 78c:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1 << XMM2);
 78e:	80 b7       	in	r24, 0x30	; 48
 790:	80 62       	ori	r24, 0x20	; 32
 792:	80 bf       	out	0x30, r24	; 48
 794:	08 95       	ret

00000796 <USART_Transmit>:
//
//
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffeggggg*/
	while ( !( UCSR0A & (1<<UDRE0)))
 796:	5d 9b       	sbis	0x0b, 5	; 11
 798:	fe cf       	rjmp	.-4      	; 0x796 <USART_Transmit>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 79a:	8c b9       	out	0x0c, r24	; 12
 79c:	08 95       	ret

0000079e <USART_Receive>:
}

unsigned char USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0))); 
 79e:	5f 9b       	sbis	0x0b, 7	; 11
 7a0:	fe cf       	rjmp	.-4      	; 0x79e <USART_Receive>
	/* Get and return received data from buffer */
	return UDR0;
 7a2:	8c b1       	in	r24, 0x0c	; 12
}
 7a4:	08 95       	ret

000007a6 <USART_Init>:


void USART_Init( unsigned int ubrr )
{
	/* Setting baud rate */
	UBRR0H = (unsigned char)(ubrr>>8);
 7a6:	90 bd       	out	0x20, r25	; 32
	UBRR0L = (unsigned char)ubrr;
 7a8:	89 b9       	out	0x09, r24	; 9
	/* Enable the reciever and transmitter*/
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 7aa:	88 e1       	ldi	r24, 0x18	; 24
 7ac:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<URSEL0)|(1<<USBS0)|(3<<UCSZ00);
 7ae:	8e e8       	ldi	r24, 0x8E	; 142
 7b0:	80 bd       	out	0x20, r24	; 32
 7b2:	08 95       	ret

000007b4 <uart_link_printf>:
	return UDR0;
}


void uart_link_printf() {
	fdevopen(&USART_Transmit, &USART_Receive);
 7b4:	6f ec       	ldi	r22, 0xCF	; 207
 7b6:	73 e0       	ldi	r23, 0x03	; 3
 7b8:	8b ec       	ldi	r24, 0xCB	; 203
 7ba:	93 e0       	ldi	r25, 0x03	; 3
 7bc:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <fdevopen>
 7c0:	08 95       	ret

000007c2 <main>:
#include "adc.h"
#include "oled.h"


int main(void)
{
 7c2:	cf 93       	push	r28
 7c4:	df 93       	push	r29
 7c6:	cd b7       	in	r28, 0x3d	; 61
 7c8:	de b7       	in	r29, 0x3e	; 62
 7ca:	2a 97       	sbiw	r28, 0x0a	; 10
 7cc:	0f b6       	in	r0, 0x3f	; 63
 7ce:	f8 94       	cli
 7d0:	de bf       	out	0x3e, r29	; 62
 7d2:	0f be       	out	0x3f, r0	; 63
 7d4:	cd bf       	out	0x3d, r28	; 61
	
	int js_pos[4]; 
	adc_driver(js_pos); 
 7d6:	ce 01       	movw	r24, r28
 7d8:	01 96       	adiw	r24, 0x01	; 1
 7da:	0e 94 28 02 	call	0x450	; 0x450 <adc_driver>
	int arrow_pos = 0;
 7de:	1a 86       	std	Y+10, r1	; 0x0a
 7e0:	19 86       	std	Y+9, r1	; 0x09
	int* arrow_pos_ptr = &arrow_pos; 
	// Initialize UART
	USART_Init(UBRR);
 7e2:	8f e1       	ldi	r24, 0x1F	; 31
 7e4:	90 e0       	ldi	r25, 0x00	; 0
 7e6:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <USART_Init>
	uart_link_printf();
 7ea:	0e 94 da 03 	call	0x7b4	; 0x7b4 <uart_link_printf>

	//Initialize SRAM
	SRAM_init(); 
 7ee:	0e 94 c4 03 	call	0x788	; 0x788 <SRAM_init>
	
	//Initialize ADC clock
	adc_config_clock();
 7f2:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <adc_config_clock>
	  
	  
	  
// 	int ADC_driver_data[4]; 
// 	multifunction_board_test(ADC_driver_data);  
	oled_init();
 7f6:	0e 94 65 02 	call	0x4ca	; 0x4ca <oled_init>
	oled_clear();
 7fa:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <oled_clear>
	oled_fill();
 7fe:	0e 94 1a 03 	call	0x634	; 0x634 <oled_fill>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 802:	2f ef       	ldi	r18, 0xFF	; 255
 804:	8f ef       	ldi	r24, 0xFF	; 255
 806:	9e e0       	ldi	r25, 0x0E	; 14
 808:	21 50       	subi	r18, 0x01	; 1
 80a:	80 40       	sbci	r24, 0x00	; 0
 80c:	90 40       	sbci	r25, 0x00	; 0
 80e:	e1 f7       	brne	.-8      	; 0x808 <main+0x46>
 810:	00 c0       	rjmp	.+0      	; 0x812 <main+0x50>
 812:	00 00       	nop
	
	_delay_ms(1000);
	
	oled_clear(); 
 814:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <oled_clear>
	
	
	menu_init(arrow_pos_ptr);
 818:	ce 01       	movw	r24, r28
 81a:	09 96       	adiw	r24, 0x09	; 9
 81c:	0e 94 97 03 	call	0x72e	; 0x72e <menu_init>
 820:	2f ef       	ldi	r18, 0xFF	; 255
 822:	8f ef       	ldi	r24, 0xFF	; 255
 824:	9e e0       	ldi	r25, 0x0E	; 14
 826:	21 50       	subi	r18, 0x01	; 1
 828:	80 40       	sbci	r24, 0x00	; 0
 82a:	90 40       	sbci	r25, 0x00	; 0
 82c:	e1 f7       	brne	.-8      	; 0x826 <main+0x64>
 82e:	00 c0       	rjmp	.+0      	; 0x830 <main+0x6e>
 830:	00 00       	nop
	_delay_ms(1000);
	oled_arrow(arrow_pos_ptr , 1);
 832:	61 e0       	ldi	r22, 0x01	; 1
 834:	70 e0       	ldi	r23, 0x00	; 0
 836:	ce 01       	movw	r24, r28
 838:	09 96       	adiw	r24, 0x09	; 9
 83a:	0e 94 61 03 	call	0x6c2	; 0x6c2 <oled_arrow>
	 
	while (1)
	{
		adc_driver(js_pos);
 83e:	ce 01       	movw	r24, r28
 840:	01 96       	adiw	r24, 0x01	; 1
 842:	0e 94 28 02 	call	0x450	; 0x450 <adc_driver>
 846:	2f ef       	ldi	r18, 0xFF	; 255
 848:	8f e7       	ldi	r24, 0x7F	; 127
 84a:	91 e0       	ldi	r25, 0x01	; 1
 84c:	21 50       	subi	r18, 0x01	; 1
 84e:	80 40       	sbci	r24, 0x00	; 0
 850:	90 40       	sbci	r25, 0x00	; 0
 852:	e1 f7       	brne	.-8      	; 0x84c <main+0x8a>
 854:	00 c0       	rjmp	.+0      	; 0x856 <main+0x94>
 856:	00 c0       	rjmp	.+0      	; 0x858 <main+0x96>
		_delay_ms(100);
		if (js_pos[1] < 100){
 858:	8b 81       	ldd	r24, Y+3	; 0x03
 85a:	9c 81       	ldd	r25, Y+4	; 0x04
 85c:	84 36       	cpi	r24, 0x64	; 100
 85e:	91 05       	cpc	r25, r1
 860:	3c f4       	brge	.+14     	; 0x870 <main+0xae>
			oled_arrow(arrow_pos_ptr, 1);	
 862:	61 e0       	ldi	r22, 0x01	; 1
 864:	70 e0       	ldi	r23, 0x00	; 0
 866:	ce 01       	movw	r24, r28
 868:	09 96       	adiw	r24, 0x09	; 9
 86a:	0e 94 61 03 	call	0x6c2	; 0x6c2 <oled_arrow>
 86e:	e7 cf       	rjmp	.-50     	; 0x83e <main+0x7c>
		}else if (js_pos[1] > 180) {
 870:	85 3b       	cpi	r24, 0xB5	; 181
 872:	91 05       	cpc	r25, r1
 874:	24 f3       	brlt	.-56     	; 0x83e <main+0x7c>
			oled_arrow(arrow_pos_ptr, 0);
 876:	60 e0       	ldi	r22, 0x00	; 0
 878:	70 e0       	ldi	r23, 0x00	; 0
 87a:	ce 01       	movw	r24, r28
 87c:	09 96       	adiw	r24, 0x09	; 9
 87e:	0e 94 61 03 	call	0x6c2	; 0x6c2 <oled_arrow>
 882:	dd cf       	rjmp	.-70     	; 0x83e <main+0x7c>

00000884 <__divmodhi4>:
 884:	97 fb       	bst	r25, 7
 886:	07 2e       	mov	r0, r23
 888:	16 f4       	brtc	.+4      	; 0x88e <__divmodhi4+0xa>
 88a:	00 94       	com	r0
 88c:	07 d0       	rcall	.+14     	; 0x89c <__divmodhi4_neg1>
 88e:	77 fd       	sbrc	r23, 7
 890:	09 d0       	rcall	.+18     	; 0x8a4 <__divmodhi4_neg2>
 892:	0e 94 56 04 	call	0x8ac	; 0x8ac <__udivmodhi4>
 896:	07 fc       	sbrc	r0, 7
 898:	05 d0       	rcall	.+10     	; 0x8a4 <__divmodhi4_neg2>
 89a:	3e f4       	brtc	.+14     	; 0x8aa <__divmodhi4_exit>

0000089c <__divmodhi4_neg1>:
 89c:	90 95       	com	r25
 89e:	81 95       	neg	r24
 8a0:	9f 4f       	sbci	r25, 0xFF	; 255
 8a2:	08 95       	ret

000008a4 <__divmodhi4_neg2>:
 8a4:	70 95       	com	r23
 8a6:	61 95       	neg	r22
 8a8:	7f 4f       	sbci	r23, 0xFF	; 255

000008aa <__divmodhi4_exit>:
 8aa:	08 95       	ret

000008ac <__udivmodhi4>:
 8ac:	aa 1b       	sub	r26, r26
 8ae:	bb 1b       	sub	r27, r27
 8b0:	51 e1       	ldi	r21, 0x11	; 17
 8b2:	07 c0       	rjmp	.+14     	; 0x8c2 <__udivmodhi4_ep>

000008b4 <__udivmodhi4_loop>:
 8b4:	aa 1f       	adc	r26, r26
 8b6:	bb 1f       	adc	r27, r27
 8b8:	a6 17       	cp	r26, r22
 8ba:	b7 07       	cpc	r27, r23
 8bc:	10 f0       	brcs	.+4      	; 0x8c2 <__udivmodhi4_ep>
 8be:	a6 1b       	sub	r26, r22
 8c0:	b7 0b       	sbc	r27, r23

000008c2 <__udivmodhi4_ep>:
 8c2:	88 1f       	adc	r24, r24
 8c4:	99 1f       	adc	r25, r25
 8c6:	5a 95       	dec	r21
 8c8:	a9 f7       	brne	.-22     	; 0x8b4 <__udivmodhi4_loop>
 8ca:	80 95       	com	r24
 8cc:	90 95       	com	r25
 8ce:	bc 01       	movw	r22, r24
 8d0:	cd 01       	movw	r24, r26
 8d2:	08 95       	ret

000008d4 <fdevopen>:
 8d4:	0f 93       	push	r16
 8d6:	1f 93       	push	r17
 8d8:	cf 93       	push	r28
 8da:	df 93       	push	r29
 8dc:	00 97       	sbiw	r24, 0x00	; 0
 8de:	31 f4       	brne	.+12     	; 0x8ec <fdevopen+0x18>
 8e0:	61 15       	cp	r22, r1
 8e2:	71 05       	cpc	r23, r1
 8e4:	19 f4       	brne	.+6      	; 0x8ec <fdevopen+0x18>
 8e6:	80 e0       	ldi	r24, 0x00	; 0
 8e8:	90 e0       	ldi	r25, 0x00	; 0
 8ea:	3a c0       	rjmp	.+116    	; 0x960 <fdevopen+0x8c>
 8ec:	8b 01       	movw	r16, r22
 8ee:	ec 01       	movw	r28, r24
 8f0:	6e e0       	ldi	r22, 0x0E	; 14
 8f2:	70 e0       	ldi	r23, 0x00	; 0
 8f4:	81 e0       	ldi	r24, 0x01	; 1
 8f6:	90 e0       	ldi	r25, 0x00	; 0
 8f8:	0e 94 bc 04 	call	0x978	; 0x978 <calloc>
 8fc:	fc 01       	movw	r30, r24
 8fe:	89 2b       	or	r24, r25
 900:	91 f3       	breq	.-28     	; 0x8e6 <fdevopen+0x12>
 902:	80 e8       	ldi	r24, 0x80	; 128
 904:	83 83       	std	Z+3, r24	; 0x03
 906:	01 15       	cp	r16, r1
 908:	11 05       	cpc	r17, r1
 90a:	71 f0       	breq	.+28     	; 0x928 <fdevopen+0x54>
 90c:	13 87       	std	Z+11, r17	; 0x0b
 90e:	02 87       	std	Z+10, r16	; 0x0a
 910:	81 e8       	ldi	r24, 0x81	; 129
 912:	83 83       	std	Z+3, r24	; 0x03
 914:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <__data_end>
 918:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <__data_end+0x1>
 91c:	89 2b       	or	r24, r25
 91e:	21 f4       	brne	.+8      	; 0x928 <fdevopen+0x54>
 920:	f0 93 2d 01 	sts	0x012D, r31	; 0x80012d <__data_end+0x1>
 924:	e0 93 2c 01 	sts	0x012C, r30	; 0x80012c <__data_end>
 928:	20 97       	sbiw	r28, 0x00	; 0
 92a:	c9 f0       	breq	.+50     	; 0x95e <fdevopen+0x8a>
 92c:	d1 87       	std	Z+9, r29	; 0x09
 92e:	c0 87       	std	Z+8, r28	; 0x08
 930:	83 81       	ldd	r24, Z+3	; 0x03
 932:	82 60       	ori	r24, 0x02	; 2
 934:	83 83       	std	Z+3, r24	; 0x03
 936:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <__data_end+0x2>
 93a:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <__data_end+0x3>
 93e:	89 2b       	or	r24, r25
 940:	71 f4       	brne	.+28     	; 0x95e <fdevopen+0x8a>
 942:	f0 93 2f 01 	sts	0x012F, r31	; 0x80012f <__data_end+0x3>
 946:	e0 93 2e 01 	sts	0x012E, r30	; 0x80012e <__data_end+0x2>
 94a:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__data_end+0x4>
 94e:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <__data_end+0x5>
 952:	89 2b       	or	r24, r25
 954:	21 f4       	brne	.+8      	; 0x95e <fdevopen+0x8a>
 956:	f0 93 31 01 	sts	0x0131, r31	; 0x800131 <__data_end+0x5>
 95a:	e0 93 30 01 	sts	0x0130, r30	; 0x800130 <__data_end+0x4>
 95e:	cf 01       	movw	r24, r30
 960:	df 91       	pop	r29
 962:	cf 91       	pop	r28
 964:	1f 91       	pop	r17
 966:	0f 91       	pop	r16
 968:	08 95       	ret

0000096a <putchar>:
 96a:	60 91 2e 01 	lds	r22, 0x012E	; 0x80012e <__data_end+0x2>
 96e:	70 91 2f 01 	lds	r23, 0x012F	; 0x80012f <__data_end+0x3>
 972:	0e 94 00 06 	call	0xc00	; 0xc00 <fputc>
 976:	08 95       	ret

00000978 <calloc>:
 978:	0f 93       	push	r16
 97a:	1f 93       	push	r17
 97c:	cf 93       	push	r28
 97e:	df 93       	push	r29
 980:	86 9f       	mul	r24, r22
 982:	80 01       	movw	r16, r0
 984:	87 9f       	mul	r24, r23
 986:	10 0d       	add	r17, r0
 988:	96 9f       	mul	r25, r22
 98a:	10 0d       	add	r17, r0
 98c:	11 24       	eor	r1, r1
 98e:	c8 01       	movw	r24, r16
 990:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <malloc>
 994:	ec 01       	movw	r28, r24
 996:	00 97       	sbiw	r24, 0x00	; 0
 998:	29 f0       	breq	.+10     	; 0x9a4 <calloc+0x2c>
 99a:	a8 01       	movw	r20, r16
 99c:	60 e0       	ldi	r22, 0x00	; 0
 99e:	70 e0       	ldi	r23, 0x00	; 0
 9a0:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <memset>
 9a4:	ce 01       	movw	r24, r28
 9a6:	df 91       	pop	r29
 9a8:	cf 91       	pop	r28
 9aa:	1f 91       	pop	r17
 9ac:	0f 91       	pop	r16
 9ae:	08 95       	ret

000009b0 <malloc>:
 9b0:	0f 93       	push	r16
 9b2:	1f 93       	push	r17
 9b4:	cf 93       	push	r28
 9b6:	df 93       	push	r29
 9b8:	82 30       	cpi	r24, 0x02	; 2
 9ba:	91 05       	cpc	r25, r1
 9bc:	10 f4       	brcc	.+4      	; 0x9c2 <malloc+0x12>
 9be:	82 e0       	ldi	r24, 0x02	; 2
 9c0:	90 e0       	ldi	r25, 0x00	; 0
 9c2:	e0 91 34 01 	lds	r30, 0x0134	; 0x800134 <__flp>
 9c6:	f0 91 35 01 	lds	r31, 0x0135	; 0x800135 <__flp+0x1>
 9ca:	20 e0       	ldi	r18, 0x00	; 0
 9cc:	30 e0       	ldi	r19, 0x00	; 0
 9ce:	a0 e0       	ldi	r26, 0x00	; 0
 9d0:	b0 e0       	ldi	r27, 0x00	; 0
 9d2:	30 97       	sbiw	r30, 0x00	; 0
 9d4:	19 f1       	breq	.+70     	; 0xa1c <malloc+0x6c>
 9d6:	40 81       	ld	r20, Z
 9d8:	51 81       	ldd	r21, Z+1	; 0x01
 9da:	02 81       	ldd	r16, Z+2	; 0x02
 9dc:	13 81       	ldd	r17, Z+3	; 0x03
 9de:	48 17       	cp	r20, r24
 9e0:	59 07       	cpc	r21, r25
 9e2:	c8 f0       	brcs	.+50     	; 0xa16 <malloc+0x66>
 9e4:	84 17       	cp	r24, r20
 9e6:	95 07       	cpc	r25, r21
 9e8:	69 f4       	brne	.+26     	; 0xa04 <malloc+0x54>
 9ea:	10 97       	sbiw	r26, 0x00	; 0
 9ec:	31 f0       	breq	.+12     	; 0x9fa <malloc+0x4a>
 9ee:	12 96       	adiw	r26, 0x02	; 2
 9f0:	0c 93       	st	X, r16
 9f2:	12 97       	sbiw	r26, 0x02	; 2
 9f4:	13 96       	adiw	r26, 0x03	; 3
 9f6:	1c 93       	st	X, r17
 9f8:	27 c0       	rjmp	.+78     	; 0xa48 <malloc+0x98>
 9fa:	00 93 34 01 	sts	0x0134, r16	; 0x800134 <__flp>
 9fe:	10 93 35 01 	sts	0x0135, r17	; 0x800135 <__flp+0x1>
 a02:	22 c0       	rjmp	.+68     	; 0xa48 <malloc+0x98>
 a04:	21 15       	cp	r18, r1
 a06:	31 05       	cpc	r19, r1
 a08:	19 f0       	breq	.+6      	; 0xa10 <malloc+0x60>
 a0a:	42 17       	cp	r20, r18
 a0c:	53 07       	cpc	r21, r19
 a0e:	18 f4       	brcc	.+6      	; 0xa16 <malloc+0x66>
 a10:	9a 01       	movw	r18, r20
 a12:	bd 01       	movw	r22, r26
 a14:	ef 01       	movw	r28, r30
 a16:	df 01       	movw	r26, r30
 a18:	f8 01       	movw	r30, r16
 a1a:	db cf       	rjmp	.-74     	; 0x9d2 <malloc+0x22>
 a1c:	21 15       	cp	r18, r1
 a1e:	31 05       	cpc	r19, r1
 a20:	f9 f0       	breq	.+62     	; 0xa60 <malloc+0xb0>
 a22:	28 1b       	sub	r18, r24
 a24:	39 0b       	sbc	r19, r25
 a26:	24 30       	cpi	r18, 0x04	; 4
 a28:	31 05       	cpc	r19, r1
 a2a:	80 f4       	brcc	.+32     	; 0xa4c <malloc+0x9c>
 a2c:	8a 81       	ldd	r24, Y+2	; 0x02
 a2e:	9b 81       	ldd	r25, Y+3	; 0x03
 a30:	61 15       	cp	r22, r1
 a32:	71 05       	cpc	r23, r1
 a34:	21 f0       	breq	.+8      	; 0xa3e <malloc+0x8e>
 a36:	fb 01       	movw	r30, r22
 a38:	93 83       	std	Z+3, r25	; 0x03
 a3a:	82 83       	std	Z+2, r24	; 0x02
 a3c:	04 c0       	rjmp	.+8      	; 0xa46 <malloc+0x96>
 a3e:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <__flp+0x1>
 a42:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <__flp>
 a46:	fe 01       	movw	r30, r28
 a48:	32 96       	adiw	r30, 0x02	; 2
 a4a:	44 c0       	rjmp	.+136    	; 0xad4 <malloc+0x124>
 a4c:	fe 01       	movw	r30, r28
 a4e:	e2 0f       	add	r30, r18
 a50:	f3 1f       	adc	r31, r19
 a52:	81 93       	st	Z+, r24
 a54:	91 93       	st	Z+, r25
 a56:	22 50       	subi	r18, 0x02	; 2
 a58:	31 09       	sbc	r19, r1
 a5a:	39 83       	std	Y+1, r19	; 0x01
 a5c:	28 83       	st	Y, r18
 a5e:	3a c0       	rjmp	.+116    	; 0xad4 <malloc+0x124>
 a60:	20 91 32 01 	lds	r18, 0x0132	; 0x800132 <__brkval>
 a64:	30 91 33 01 	lds	r19, 0x0133	; 0x800133 <__brkval+0x1>
 a68:	23 2b       	or	r18, r19
 a6a:	41 f4       	brne	.+16     	; 0xa7c <malloc+0xcc>
 a6c:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
 a70:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
 a74:	30 93 33 01 	sts	0x0133, r19	; 0x800133 <__brkval+0x1>
 a78:	20 93 32 01 	sts	0x0132, r18	; 0x800132 <__brkval>
 a7c:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 a80:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 a84:	21 15       	cp	r18, r1
 a86:	31 05       	cpc	r19, r1
 a88:	41 f4       	brne	.+16     	; 0xa9a <malloc+0xea>
 a8a:	2d b7       	in	r18, 0x3d	; 61
 a8c:	3e b7       	in	r19, 0x3e	; 62
 a8e:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
 a92:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
 a96:	24 1b       	sub	r18, r20
 a98:	35 0b       	sbc	r19, r21
 a9a:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <__brkval>
 a9e:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <__brkval+0x1>
 aa2:	e2 17       	cp	r30, r18
 aa4:	f3 07       	cpc	r31, r19
 aa6:	a0 f4       	brcc	.+40     	; 0xad0 <malloc+0x120>
 aa8:	2e 1b       	sub	r18, r30
 aaa:	3f 0b       	sbc	r19, r31
 aac:	28 17       	cp	r18, r24
 aae:	39 07       	cpc	r19, r25
 ab0:	78 f0       	brcs	.+30     	; 0xad0 <malloc+0x120>
 ab2:	ac 01       	movw	r20, r24
 ab4:	4e 5f       	subi	r20, 0xFE	; 254
 ab6:	5f 4f       	sbci	r21, 0xFF	; 255
 ab8:	24 17       	cp	r18, r20
 aba:	35 07       	cpc	r19, r21
 abc:	48 f0       	brcs	.+18     	; 0xad0 <malloc+0x120>
 abe:	4e 0f       	add	r20, r30
 ac0:	5f 1f       	adc	r21, r31
 ac2:	50 93 33 01 	sts	0x0133, r21	; 0x800133 <__brkval+0x1>
 ac6:	40 93 32 01 	sts	0x0132, r20	; 0x800132 <__brkval>
 aca:	81 93       	st	Z+, r24
 acc:	91 93       	st	Z+, r25
 ace:	02 c0       	rjmp	.+4      	; 0xad4 <malloc+0x124>
 ad0:	e0 e0       	ldi	r30, 0x00	; 0
 ad2:	f0 e0       	ldi	r31, 0x00	; 0
 ad4:	cf 01       	movw	r24, r30
 ad6:	df 91       	pop	r29
 ad8:	cf 91       	pop	r28
 ada:	1f 91       	pop	r17
 adc:	0f 91       	pop	r16
 ade:	08 95       	ret

00000ae0 <free>:
 ae0:	cf 93       	push	r28
 ae2:	df 93       	push	r29
 ae4:	00 97       	sbiw	r24, 0x00	; 0
 ae6:	09 f4       	brne	.+2      	; 0xaea <free+0xa>
 ae8:	81 c0       	rjmp	.+258    	; 0xbec <free+0x10c>
 aea:	fc 01       	movw	r30, r24
 aec:	32 97       	sbiw	r30, 0x02	; 2
 aee:	13 82       	std	Z+3, r1	; 0x03
 af0:	12 82       	std	Z+2, r1	; 0x02
 af2:	a0 91 34 01 	lds	r26, 0x0134	; 0x800134 <__flp>
 af6:	b0 91 35 01 	lds	r27, 0x0135	; 0x800135 <__flp+0x1>
 afa:	10 97       	sbiw	r26, 0x00	; 0
 afc:	81 f4       	brne	.+32     	; 0xb1e <free+0x3e>
 afe:	20 81       	ld	r18, Z
 b00:	31 81       	ldd	r19, Z+1	; 0x01
 b02:	82 0f       	add	r24, r18
 b04:	93 1f       	adc	r25, r19
 b06:	20 91 32 01 	lds	r18, 0x0132	; 0x800132 <__brkval>
 b0a:	30 91 33 01 	lds	r19, 0x0133	; 0x800133 <__brkval+0x1>
 b0e:	28 17       	cp	r18, r24
 b10:	39 07       	cpc	r19, r25
 b12:	51 f5       	brne	.+84     	; 0xb68 <free+0x88>
 b14:	f0 93 33 01 	sts	0x0133, r31	; 0x800133 <__brkval+0x1>
 b18:	e0 93 32 01 	sts	0x0132, r30	; 0x800132 <__brkval>
 b1c:	67 c0       	rjmp	.+206    	; 0xbec <free+0x10c>
 b1e:	ed 01       	movw	r28, r26
 b20:	20 e0       	ldi	r18, 0x00	; 0
 b22:	30 e0       	ldi	r19, 0x00	; 0
 b24:	ce 17       	cp	r28, r30
 b26:	df 07       	cpc	r29, r31
 b28:	40 f4       	brcc	.+16     	; 0xb3a <free+0x5a>
 b2a:	4a 81       	ldd	r20, Y+2	; 0x02
 b2c:	5b 81       	ldd	r21, Y+3	; 0x03
 b2e:	9e 01       	movw	r18, r28
 b30:	41 15       	cp	r20, r1
 b32:	51 05       	cpc	r21, r1
 b34:	f1 f0       	breq	.+60     	; 0xb72 <free+0x92>
 b36:	ea 01       	movw	r28, r20
 b38:	f5 cf       	rjmp	.-22     	; 0xb24 <free+0x44>
 b3a:	d3 83       	std	Z+3, r29	; 0x03
 b3c:	c2 83       	std	Z+2, r28	; 0x02
 b3e:	40 81       	ld	r20, Z
 b40:	51 81       	ldd	r21, Z+1	; 0x01
 b42:	84 0f       	add	r24, r20
 b44:	95 1f       	adc	r25, r21
 b46:	c8 17       	cp	r28, r24
 b48:	d9 07       	cpc	r29, r25
 b4a:	59 f4       	brne	.+22     	; 0xb62 <free+0x82>
 b4c:	88 81       	ld	r24, Y
 b4e:	99 81       	ldd	r25, Y+1	; 0x01
 b50:	84 0f       	add	r24, r20
 b52:	95 1f       	adc	r25, r21
 b54:	02 96       	adiw	r24, 0x02	; 2
 b56:	91 83       	std	Z+1, r25	; 0x01
 b58:	80 83       	st	Z, r24
 b5a:	8a 81       	ldd	r24, Y+2	; 0x02
 b5c:	9b 81       	ldd	r25, Y+3	; 0x03
 b5e:	93 83       	std	Z+3, r25	; 0x03
 b60:	82 83       	std	Z+2, r24	; 0x02
 b62:	21 15       	cp	r18, r1
 b64:	31 05       	cpc	r19, r1
 b66:	29 f4       	brne	.+10     	; 0xb72 <free+0x92>
 b68:	f0 93 35 01 	sts	0x0135, r31	; 0x800135 <__flp+0x1>
 b6c:	e0 93 34 01 	sts	0x0134, r30	; 0x800134 <__flp>
 b70:	3d c0       	rjmp	.+122    	; 0xbec <free+0x10c>
 b72:	e9 01       	movw	r28, r18
 b74:	fb 83       	std	Y+3, r31	; 0x03
 b76:	ea 83       	std	Y+2, r30	; 0x02
 b78:	49 91       	ld	r20, Y+
 b7a:	59 91       	ld	r21, Y+
 b7c:	c4 0f       	add	r28, r20
 b7e:	d5 1f       	adc	r29, r21
 b80:	ec 17       	cp	r30, r28
 b82:	fd 07       	cpc	r31, r29
 b84:	61 f4       	brne	.+24     	; 0xb9e <free+0xbe>
 b86:	80 81       	ld	r24, Z
 b88:	91 81       	ldd	r25, Z+1	; 0x01
 b8a:	84 0f       	add	r24, r20
 b8c:	95 1f       	adc	r25, r21
 b8e:	02 96       	adiw	r24, 0x02	; 2
 b90:	e9 01       	movw	r28, r18
 b92:	99 83       	std	Y+1, r25	; 0x01
 b94:	88 83       	st	Y, r24
 b96:	82 81       	ldd	r24, Z+2	; 0x02
 b98:	93 81       	ldd	r25, Z+3	; 0x03
 b9a:	9b 83       	std	Y+3, r25	; 0x03
 b9c:	8a 83       	std	Y+2, r24	; 0x02
 b9e:	e0 e0       	ldi	r30, 0x00	; 0
 ba0:	f0 e0       	ldi	r31, 0x00	; 0
 ba2:	12 96       	adiw	r26, 0x02	; 2
 ba4:	8d 91       	ld	r24, X+
 ba6:	9c 91       	ld	r25, X
 ba8:	13 97       	sbiw	r26, 0x03	; 3
 baa:	00 97       	sbiw	r24, 0x00	; 0
 bac:	19 f0       	breq	.+6      	; 0xbb4 <free+0xd4>
 bae:	fd 01       	movw	r30, r26
 bb0:	dc 01       	movw	r26, r24
 bb2:	f7 cf       	rjmp	.-18     	; 0xba2 <free+0xc2>
 bb4:	8d 91       	ld	r24, X+
 bb6:	9c 91       	ld	r25, X
 bb8:	11 97       	sbiw	r26, 0x01	; 1
 bba:	9d 01       	movw	r18, r26
 bbc:	2e 5f       	subi	r18, 0xFE	; 254
 bbe:	3f 4f       	sbci	r19, 0xFF	; 255
 bc0:	82 0f       	add	r24, r18
 bc2:	93 1f       	adc	r25, r19
 bc4:	20 91 32 01 	lds	r18, 0x0132	; 0x800132 <__brkval>
 bc8:	30 91 33 01 	lds	r19, 0x0133	; 0x800133 <__brkval+0x1>
 bcc:	28 17       	cp	r18, r24
 bce:	39 07       	cpc	r19, r25
 bd0:	69 f4       	brne	.+26     	; 0xbec <free+0x10c>
 bd2:	30 97       	sbiw	r30, 0x00	; 0
 bd4:	29 f4       	brne	.+10     	; 0xbe0 <free+0x100>
 bd6:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <__flp+0x1>
 bda:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <__flp>
 bde:	02 c0       	rjmp	.+4      	; 0xbe4 <free+0x104>
 be0:	13 82       	std	Z+3, r1	; 0x03
 be2:	12 82       	std	Z+2, r1	; 0x02
 be4:	b0 93 33 01 	sts	0x0133, r27	; 0x800133 <__brkval+0x1>
 be8:	a0 93 32 01 	sts	0x0132, r26	; 0x800132 <__brkval>
 bec:	df 91       	pop	r29
 bee:	cf 91       	pop	r28
 bf0:	08 95       	ret

00000bf2 <memset>:
 bf2:	dc 01       	movw	r26, r24
 bf4:	01 c0       	rjmp	.+2      	; 0xbf8 <memset+0x6>
 bf6:	6d 93       	st	X+, r22
 bf8:	41 50       	subi	r20, 0x01	; 1
 bfa:	50 40       	sbci	r21, 0x00	; 0
 bfc:	e0 f7       	brcc	.-8      	; 0xbf6 <memset+0x4>
 bfe:	08 95       	ret

00000c00 <fputc>:
 c00:	0f 93       	push	r16
 c02:	1f 93       	push	r17
 c04:	cf 93       	push	r28
 c06:	df 93       	push	r29
 c08:	fb 01       	movw	r30, r22
 c0a:	23 81       	ldd	r18, Z+3	; 0x03
 c0c:	21 fd       	sbrc	r18, 1
 c0e:	03 c0       	rjmp	.+6      	; 0xc16 <fputc+0x16>
 c10:	8f ef       	ldi	r24, 0xFF	; 255
 c12:	9f ef       	ldi	r25, 0xFF	; 255
 c14:	2c c0       	rjmp	.+88     	; 0xc6e <fputc+0x6e>
 c16:	22 ff       	sbrs	r18, 2
 c18:	16 c0       	rjmp	.+44     	; 0xc46 <fputc+0x46>
 c1a:	46 81       	ldd	r20, Z+6	; 0x06
 c1c:	57 81       	ldd	r21, Z+7	; 0x07
 c1e:	24 81       	ldd	r18, Z+4	; 0x04
 c20:	35 81       	ldd	r19, Z+5	; 0x05
 c22:	42 17       	cp	r20, r18
 c24:	53 07       	cpc	r21, r19
 c26:	44 f4       	brge	.+16     	; 0xc38 <fputc+0x38>
 c28:	a0 81       	ld	r26, Z
 c2a:	b1 81       	ldd	r27, Z+1	; 0x01
 c2c:	9d 01       	movw	r18, r26
 c2e:	2f 5f       	subi	r18, 0xFF	; 255
 c30:	3f 4f       	sbci	r19, 0xFF	; 255
 c32:	31 83       	std	Z+1, r19	; 0x01
 c34:	20 83       	st	Z, r18
 c36:	8c 93       	st	X, r24
 c38:	26 81       	ldd	r18, Z+6	; 0x06
 c3a:	37 81       	ldd	r19, Z+7	; 0x07
 c3c:	2f 5f       	subi	r18, 0xFF	; 255
 c3e:	3f 4f       	sbci	r19, 0xFF	; 255
 c40:	37 83       	std	Z+7, r19	; 0x07
 c42:	26 83       	std	Z+6, r18	; 0x06
 c44:	14 c0       	rjmp	.+40     	; 0xc6e <fputc+0x6e>
 c46:	8b 01       	movw	r16, r22
 c48:	ec 01       	movw	r28, r24
 c4a:	fb 01       	movw	r30, r22
 c4c:	00 84       	ldd	r0, Z+8	; 0x08
 c4e:	f1 85       	ldd	r31, Z+9	; 0x09
 c50:	e0 2d       	mov	r30, r0
 c52:	09 95       	icall
 c54:	89 2b       	or	r24, r25
 c56:	e1 f6       	brne	.-72     	; 0xc10 <fputc+0x10>
 c58:	d8 01       	movw	r26, r16
 c5a:	16 96       	adiw	r26, 0x06	; 6
 c5c:	8d 91       	ld	r24, X+
 c5e:	9c 91       	ld	r25, X
 c60:	17 97       	sbiw	r26, 0x07	; 7
 c62:	01 96       	adiw	r24, 0x01	; 1
 c64:	17 96       	adiw	r26, 0x07	; 7
 c66:	9c 93       	st	X, r25
 c68:	8e 93       	st	-X, r24
 c6a:	16 97       	sbiw	r26, 0x06	; 6
 c6c:	ce 01       	movw	r24, r28
 c6e:	df 91       	pop	r29
 c70:	cf 91       	pop	r28
 c72:	1f 91       	pop	r17
 c74:	0f 91       	pop	r16
 c76:	08 95       	ret

00000c78 <_exit>:
 c78:	f8 94       	cli

00000c7a <__stop_program>:
 c7a:	ff cf       	rjmp	.-2      	; 0xc7a <__stop_program>
