
*** Running vivado
    with args -log mmio_subsystem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mmio_subsystem.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Aug 31 04:10:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source mmio_subsystem.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.027 ; gain = 24.840 ; free physical = 2618 ; free virtual = 12422
Command: synth_design -top mmio_subsystem -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12543
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.031 ; gain = 444.027 ; free physical = 1909 ; free virtual = 11718
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'transaction_completed' is not allowed [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:128]
INFO: [Synth 8-11241] undeclared symbol 'w_wr_rn', assumed default net type 'wire' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:235]
WARNING: [Synth 8-10929] literal value 'h10 truncated to fit in 4 bits [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:149]
INFO: [Synth 8-6157] synthesizing module 'mmio_subsystem' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv:52]
INFO: [Synth 8-6157] synthesizing module 'axi_mmio_controller' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:65]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmio_controller' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:52]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:107]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:52]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv:32]
	Parameter NUM_INPUT bound to: 9 - type: integer 
	Parameter NUM_OUTPUT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv:32]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:239]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DVSR_WIDTH bound to: 10 - type: integer 
	Parameter STOP_BIT_TICK bound to: 16 - type: integer 
	Parameter FIFO_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_core' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:84]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DVSR_WIDTH bound to: 10 - type: integer 
	Parameter STOP_BIT_TICK bound to: 16 - type: integer 
	Parameter FIFO_LENGTH bound to: 16 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'buad_generator' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:25]
	Parameter DVSR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buad_generator' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rx' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/rx_tx.sv:43]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BIT_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rx' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/rx_tx.sv:43]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:217]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_controller' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:30]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controller' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:30]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:157]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv:217]
WARNING: [Synth 8-7071] port 'valid_rd' of module 'fifo' is unconnected for instance 'rx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:139]
WARNING: [Synth 8-7071] port 'num_elements' of module 'fifo' is unconnected for instance 'rx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:139]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'fifo' has 11 connections declared, but only 9 given [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:139]
INFO: [Synth 8-6157] synthesizing module 'tx' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/rx_tx.sv:161]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BIT_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/rx_tx.sv:161]
WARNING: [Synth 8-7071] port 'valid_rd' of module 'fifo' is unconnected for instance 'tx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:169]
WARNING: [Synth 8-7071] port 'num_elements' of module 'fifo' is unconnected for instance 'tx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:169]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'fifo' has 11 connections declared, but only 9 given [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:84]
WARNING: [Synth 8-7071] port 'rx_done_tick' of module 'uart_core' is unconnected for instance 'core' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:290]
WARNING: [Synth 8-7071] port 'tx_idle' of module 'uart_core' is unconnected for instance 'core' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:290]
WARNING: [Synth 8-7023] instance 'core' of module 'uart_core' has 19 connections declared, but only 17 given [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:331]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'mmio_subsystem' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv:52]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:168]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:103]
WARNING: [Synth 8-87] always_comb on 'w_slave_error_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:110]
WARNING: [Synth 8-87] always_comb on 'w_rd_data_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:115]
WARNING: [Synth 8-87] always_comb on 'w_rd_done_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:116]
WARNING: [Synth 8-87] always_comb on 'w_decode_error_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:161]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv:68]
WARNING: [Synth 8-3848] Net idle in module/entity gpio does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv:44]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:333]
WARNING: [Synth 8-3848] Net slot_signal_received in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv:96]
WARNING: [Synth 8-7129] Port wr_data[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port idle in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[15] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[14] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[13] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[12] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[11] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[10] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[9] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[8] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[7] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[6] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[5] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[4] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[3] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[2] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[1] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[3] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[15] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[14] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[13] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[12] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[11] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[10] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[9] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[8] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[7] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[6] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[5] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[4] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[3] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[15] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[14] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[13] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[12] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[11] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[10] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[9] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[8] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[7] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[6] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[5] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[4] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[3] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[0] in module axi_mmio_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.969 ; gain = 522.965 ; free physical = 1842 ; free virtual = 11654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2047.781 ; gain = 540.777 ; free physical = 1846 ; free virtual = 11662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2055.785 ; gain = 548.781 ; free physical = 1846 ; free virtual = 11662
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'axi_mmio_controller'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'timer'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'rx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'tx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:168]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:168]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                              000
                 WRITE_1 |                            00010 |                              001
              WRITE_RESP |                            00100 |                              010
                  READ_1 |                            01000 |                              011
               READ_RESP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'axi_mmio_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:168]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:103]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  ACTIVE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'timer'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_rd_data_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:115]
WARNING: [Synth 8-327] inferring latch for variable 'w_decode_error_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:161]
WARNING: [Synth 8-327] inferring latch for variable 'w_slave_error_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:110]
WARNING: [Synth 8-327] inferring latch for variable 'w_rd_done_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:116]
WARNING: [Synth 8-327] inferring latch for variable 'w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'tx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:333]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:333]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  ACTIVE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'uart'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:333]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2091.684 ; gain = 584.680 ; free physical = 1818 ; free virtual = 11652
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 7     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 102   
	   4 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 23    
	  10 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wr_data[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[15] with 1st driver pin 'control/slot_wr_data_reg[15]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[15] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[15] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[14] with 1st driver pin 'control/slot_wr_data_reg[14]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[14] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[14] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[13] with 1st driver pin 'control/slot_wr_data_reg[13]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[13] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[13] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[12] with 1st driver pin 'control/slot_wr_data_reg[12]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[12] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[12] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[11] with 1st driver pin 'control/slot_wr_data_reg[11]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[11] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[11] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[10] with 1st driver pin 'control/slot_wr_data_reg[10]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[10] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[10] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[9] with 1st driver pin 'control/slot_wr_data_reg[9]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[9] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[9] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[8] with 1st driver pin 'control/slot_wr_data_reg[8]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[8] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[8] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[7] with 1st driver pin 'control/slot_wr_data_reg[7]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[7] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[7] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[6] with 1st driver pin 'control/slot_wr_data_reg[6]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[6] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[6] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[5] with 1st driver pin 'control/slot_wr_data_reg[5]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[5] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[5] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[4] with 1st driver pin 'control/slot_wr_data_reg[4]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[4] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[4] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[3] with 1st driver pin 'control/slot_wr_data_reg[3]/Q' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin slot_wr_data[3] with 2nd driver pin 'GND' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
CRITICAL WARNING: [Synth 8-6858] multi-driven net slot_wr_data[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:221]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2263.723 ; gain = 756.719 ; free physical = 1780 ; free virtual = 11625
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2263.723 ; gain = 756.719 ; free physical = 1780 ; free virtual = 11625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2263.723 ; gain = 756.719 ; free physical = 1779 ; free virtual = 11624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    23|
|3     |LUT1   |    32|
|4     |LUT2   |    64|
|5     |LUT3   |    52|
|6     |LUT4   |   135|
|7     |LUT5   |    53|
|8     |LUT6   |   257|
|9     |MUXF7  |    17|
|10    |FDCE   |   399|
|11    |FDPE   |     9|
|12    |LD     |    48|
|13    |IBUF   |    84|
|14    |OBUF   |    94|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |  1269|
|2     |  control       |axi_mmio_controller |   217|
|3     |  emperor_gpio  |gpio                |    18|
|4     |  emperor_timer |timer               |   310|
|5     |  emperor_uart  |uart                |   544|
|6     |    core        |uart_core           |   507|
|7     |      buad_gen  |buad_generator      |    37|
|8     |      rx_fifo   |fifo                |   223|
|9     |        control |fifo_controller_1   |    43|
|10    |        rf      |register_file_2     |   180|
|11    |      rx_inst   |rx                  |    55|
|12    |      tx_fifo   |fifo_0              |   158|
|13    |        control |fifo_controller     |    41|
|14    |        rf      |register_file       |   117|
|15    |      tx_inst   |tx                  |    34|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 39 critical warnings and 229 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.535 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.543 ; gain = 871.531 ; free physical = 1707 ; free virtual = 11551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.410 ; gain = 0.000 ; free physical = 1827 ; free virtual = 11674
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.938 ; gain = 0.000 ; free physical = 1750 ; free virtual = 11610
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

Synth Design complete | Checksum: a51a7cfa
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 137 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2544.938 ; gain = 1040.910 ; free physical = 1768 ; free virtual = 11629
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1759.907; main = 1759.907; forked = 269.107
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3017.812; main = 2544.941; forked = 926.125
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.949 ; gain = 0.000 ; free physical = 1766 ; free virtual = 11627
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.runs/synth_1/mmio_subsystem.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mmio_subsystem_utilization_synth.rpt -pb mmio_subsystem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 04:11:24 2025...
