<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>The$Devil$is$in$the$Details:$ Implemen1ng$Flash$Page$Reuse$ with$WOM$Codes$ Fabio$Margaglia,$Gala$Yadgar,$Eitan$Yaakobi,$Yue$Li,$ Assaf$Schuster,$Andr$Brinkmann$ Johannes$Gutenberg$University,$Mainz$</p>
    <p>Technion$</p>
    <p>California$Ins1tute$of$Technology$</p>
    <p>$</p>
  </div>
  <div class="page">
    <p>Flash$Page$Reuse$and$WOM$Codes$are$a$popular$topic$</p>
    <p>$  Grupp$et$al.$Characterizing$flash$memory:$Anomalies,$observa1ons,$and$applica1ons.$MICRO09.$  Jagmohan$et$al.$Write$amplifica1on$reduc1on$in$NAND$flash$through$mul1Zwrite$coding.$MSST10$  Yaakobi$et$al.$Error$characteriza1on$and$coding$schemes$for$flash$memories.$GLOBECOM$10$$  Jacobvitz$et$al.$Wri1ng$cosets$of$a$convolu1onal$code$to$increase$the$life1me$of$flash$memory.$Allerton$12$  Luojie$et$al.$WOM$codes$reduce$write$amplifica1on$in$NAND$flash$memory.$GLOBECOM$12$  Kaiser$et$al.$Extending$SSD$life1me$in$database$applica1ons$with$page$overwrites.$SYSTOR$13$  Berman$et$al.$Re1redZpage$u1liza1on$in$writeZonce$memory$$a$coding$perspec1ve.$ISIT13.$  Odeh$et$al.$NAND$flash$architectures$reducing$write$amplifica1on$through$mul1Zwrite$codes.$MSST$14$$  Gad$et$al.$Rewri1ng$flash$memories$by$message$passing.$ISIT$15$$  Yaakobi$et$al.$When$do$WOM$codes$improve$the$erasure$factor$in$flash$memories?$ISIT$15$$  Margaglia$et$al.$Improving$MLC$flash$performance$and$endurance$with$extended$P/E$cycles.$MSST$15$$  Yadgar$et$al.$Write$once,$get$50%$free:$Saving$SSD$erase$costs$using$WOM$codes.$FAST$15$$</p>
    <p>$</p>
  </div>
  <div class="page">
    <p>Program Interference? Page</p>
    <p>Order?</p>
    <p>NOP? Can you apply WOM to MLC?</p>
    <p>Image$courtesy$of$$lekkyjustdoit$at$FreeDigitalPhotos.net$$</p>
  </div>
  <div class="page">
    <p>YES, you can!</p>
    <p>However: The Devil is in the Details!</p>
  </div>
  <div class="page">
    <p>NAND$Flash$tradi1onal$assump1ons:$</p>
    <p>Background$</p>
    <p>To$save$the$erase$opera1on$reprogram$with:$</p>
    <p>Reprogram$</p>
    <p>block</p>
    <p>page 5 page 4</p>
    <p>page 127</p>
    <p>page 1</p>
    <p>page 3 page 2</p>
    <p>page 0</p>
    <p>page 126</p>
    <p>.</p>
    <p>.</p>
    <p>.</p>
    <p>Opera)on&quot; Granularity&quot; Effect&quot;</p>
    <p>Program$ Page$ Clear$arbitrary$bits$</p>
    <p>Erase$ Block$ Reset$all$bits$</p>
  </div>
  <div class="page">
    <p>Write$Once$Memory$Codes$</p>
    <p>Plain&quot;bits&quot; 1st&quot;gen&quot; 2nd&quot;gen&quot; 00$ 111$ 000$</p>
    <p>[Rivest$and$Shamir,$82]$</p>
    <p>encode$n$bits$with$m$bits,$where$m$&gt;$n#  encodings$organized$into$reprogram$compa1ble$genera1ons$</p>
    <p>Example:$</p>
    <p>Reprogram$</p>
    <p>WOM$Codes$ensure$</p>
  </div>
  <div class="page">
    <p>What$about$MLC?$</p>
  </div>
  <div class="page">
    <p>In$MLC$1$physical$cell$represents$2$bits$</p>
    <p>Every$MLC$is$characterized$by$Vth$$</p>
    <p>4$states$$  program$opera1ons$increase$Vth$  erase$opera1ons$reset$Vth$</p>
    <p>Reprogramming$may$cause$program$disturbance$between$bits$ [Grupp$et.$al,$MICRO$2009][Margaglia$et.$al,$MSST$2014]$</p>
    <p>$</p>
    <p>MLC$$Mul1$Level$Cell$</p>
    <p>Vth</p>
    <p>R1 R2 R3 Program</p>
    <p>Erase</p>
    <p>WOM$codes$are$not$enough$</p>
  </div>
  <div class="page">
    <p>Mapping$bits$to$pages$</p>
    <p>Block$ page$0$ page$1$ page$2$ page$3$ page$4$</p>
    <p>page$125$ page$126$ page$127$</p>
    <p>Vth</p>
    <p>R1 R2 R3</p>
    <p>Low$Page$ High$Page$</p>
    <p>The$bits$of$a$single$MLC$are$mapped$ to$2$independent$pages$</p>
    <p>Program$disturbance$across$pages$</p>
    <p>. .</p>
    <p>.</p>
  </div>
  <div class="page">
    <p>Siglead$SigNASII$NAND$Tester$</p>
    <p>Mul1ple$manufacturers$  Mul1ple$feature$sizes$</p>
    <p>Setup$for$the$analysis$of$MLC$chips$</p>
  </div>
  <div class="page">
    <p>LowZHigh$(LH)$Programming$scheme$</p>
    <p>ER$ (11)$</p>
    <p>ER$ (11)$</p>
    <p>Temp$ (0X)$</p>
    <p>ER$ (11)$</p>
    <p>P1$ (10)$</p>
    <p>P2$ (00)$</p>
    <p>P3$ (01)$</p>
    <p>Low$Bit$Program$</p>
    <p>High$Bit$Program$</p>
    <p>L$ H$</p>
    <p>Vth</p>
    <p>Vth</p>
    <p>Vth</p>
  </div>
  <div class="page">
    <p>Vth</p>
    <p>Vth</p>
    <p>Vth</p>
    <p>LowZLowZHigh$(LLH)$Reprogramming$Scheme$</p>
    <p>ER$ (11)$</p>
    <p>P1$ (10)$</p>
    <p>P2$ (00)$</p>
    <p>P3$ (01)$</p>
    <p>Low$Bit$Program$(1)$</p>
    <p>High$Bit$Program$</p>
    <p>Low$Bit$Program$(2)$</p>
    <p>ER$ (11)$</p>
    <p>Temp$ (0X)$</p>
    <p>H$L$</p>
    <p>Temp$ (0X)$</p>
    <p>ER$ (11)$</p>
    <p>ER$ (11)$</p>
    <p>WOM&quot; Encoding&quot; 0  1!</p>
    <p>! Vth</p>
  </div>
  <div class="page">
    <p>Block$Life$Cycle$with$LLH$Reprogramming$</p>
    <p>Clean</p>
    <p>Erase Erase</p>
    <p>Program L1 Program H</p>
    <p>: empty page : programmed page : reprogrammed page</p>
    <p>Used</p>
    <p>P ro gr.$O</p>
    <p>rd er$</p>
    <p>Program L1</p>
    <p>Partially Used</p>
    <p>P ro gr.$O</p>
    <p>rd er$</p>
    <p>Reused</p>
    <p>Program L2 Program H</p>
    <p>P ro gr.$O</p>
    <p>rd er$</p>
    <p>Use WOM Use WOM</p>
  </div>
  <div class="page">
    <p>Lesson$I$ Page$reprogram$in$MLC$is$possible,$</p>
    <p>but$only$for$half$of$the$pages.$</p>
  </div>
  <div class="page">
    <p>LLH$Reprogramming$and$cell$wear$</p>
  </div>
  <div class="page">
    <p>Baseline</p>
    <p>L1</p>
    <p>L2</p>
    <p>H</p>
    <p>BER$for$LLH$Scheme$$Chip$A$16nm$</p>
    <p>BER$</p>
    <p>P/E$Cycles$</p>
    <p>ECC$Correc1on$</p>
    <p>Chip$is$unusable$</p>
  </div>
  <div class="page">
    <p>Baseline</p>
    <p>LLH 20%</p>
    <p>LLH 40%</p>
    <p>LLH 60%</p>
    <p>BER$for$LLH$par1al$applica1on$$Chip$A$16nm$$</p>
    <p>BER$</p>
    <p>P/E$Cycles$</p>
    <p>ECC$Correc1on$</p>
  </div>
  <div class="page">
    <p>LongZterm$cell$wear$with$LLH$Reprogramming$</p>
    <p>Baseline</p>
    <p>LLH 20%</p>
    <p>LLH 40%</p>
    <p>LLH 60%</p>
    <p>BER$</p>
    <p>P/E$Cycles$</p>
    <p>Rela1ve$reduc1on$of$P/E$cycles$to$reach$BER=10Z3$</p>
    <p>Baseline</p>
    <p>LLH 20%</p>
    <p>LLH 40%</p>
    <p>LLH 60%</p>
    <p>BER$</p>
    <p>P/E$Cycles$</p>
    <p>Part.&quot;applica)on&quot; A16&quot; B16&quot; B27&quot; B29&quot;</p>
  </div>
  <div class="page">
    <p>Lesson$II$ LLH$reprogramming$applied$for$a$ por1on$of$the$life1me$causes$only$</p>
    <p>minor$longZterm$cell$wear$</p>
  </div>
  <div class="page">
    <p>FTL$Architecture$</p>
  </div>
  <div class="page">
    <p>Prototype$</p>
    <p>Jasmine$OpenSSD$board$ www.openssdZproject.org$ $  ARM7TDMI$single$core$  SATA$interface$  64MB$DRAM$  Samsung$35nm$MLC$</p>
    <p>+RVW ,QWHUIDFH /RJLF</p>
    <p>&amp;RQWUROOHU</p>
    <p>)7/</p>
    <p>+RVW ,QWHUFRQQHFW</p>
    <p>)ODVK &amp;KLS</p>
    <p>)ODVK &amp;KLS</p>
    <p>)ODVK &amp;KLS</p>
    <p>)ODVK &amp;KLS</p>
    <p>)ODVK &amp;KLS</p>
    <p>)ODVK &amp;KLS</p>
    <p>Application</p>
    <p>Modify$only$the$FTL$</p>
  </div>
  <div class="page">
    <p>Block$Life$Cycle$with$LLH$Reprogramming$</p>
    <p>Clean</p>
    <p>Erase Erase</p>
    <p>Used</p>
    <p>Program L1 Program H</p>
    <p>Partially Used</p>
    <p>Program L1</p>
    <p>Reused</p>
    <p>Program L2 Program H</p>
    <p>: empty page : programmed page : reprogrammed page</p>
  </div>
  <div class="page">
    <p>Block$Life$Cycle$with$LLH$Reprogramming$</p>
    <p>Clean</p>
    <p>Erase Erase</p>
    <p>Used</p>
    <p>Program L1 Program H</p>
    <p>Partially Used</p>
    <p>Program L1</p>
    <p>Reused</p>
    <p>Program L2 Program H</p>
    <p>: empty page : programmed page : reprogrammed page</p>
    <p>Cold$Data$</p>
    <p>$ $</p>
    <p>Hot$Data$  Fast$invalida1on$of$low$pages$for$max$reuse$  Minimize$life1me$of$WOM$encoded$data$</p>
  </div>
  <div class="page">
    <p>WOM$overhead$</p>
    <p>Polar WOM Codes  DRAM Buffers</p>
    <p>Plain&quot;bits&quot; 1st&quot;gen&quot; 2nd&quot;gen&quot;</p>
  </div>
  <div class="page">
    <p>Polar$WOM$Codes$</p>
    <p>Probabilis1c$codes$introduced$in$[Burshtein$and$Strugatski,$IT$`13]$</p>
    <p>Already$proposed$for$Reusable$SSD$in$[Yadgar$et.$al,$FAST$`15]$</p>
    <p>Complexity$$LDPC$ECC$(could$be$accelerated$in$HW)$</p>
    <p>1st$write$!$no$overhead$</p>
    <p>2nd$write$!$100%$overhead$</p>
  </div>
  <div class="page">
    <p>DRAM$Buffers$</p>
    <p>User Data</p>
    <p>Block$</p>
    <p>DRAM$</p>
    <p>Block$ INVALID$</p>
    <p>INVALID$</p>
    <p>INVALID$</p>
    <p>INVALID$</p>
    <p>INVALID$</p>
    <p>INVALID$</p>
    <p>User Data</p>
    <p>DRAM$</p>
  </div>
  <div class="page">
    <p>Puvng$it$all$together..$</p>
    <p>Clean$Blks$</p>
    <p>Used$Blks$</p>
    <p>User Data</p>
    <p>GC$</p>
    <p>Ac1ve$Blk$</p>
    <p>DRAM$</p>
  </div>
  <div class="page">
    <p>Puvng$it$all$together..$</p>
    <p>Clean$Blks$</p>
    <p>Used$Blks$</p>
    <p>Cold User Data</p>
    <p>GC$</p>
    <p>Hot User Data</p>
    <p>Reused$Blks$</p>
    <p>Part.$ Used$Blks$</p>
    <p>GC$</p>
    <p>Ac1ve$Blk$ Ac1ve$Blk$</p>
    <p>DRAM$DRAM$</p>
  </div>
  <div class="page">
    <p>Demo$</p>
    <p>Visualization of the SSD internal status  SSDPlayer [Yadgar, Shor, Yaakobi, and Shuster, HotStorage 15]  Replay of OpenSSD run of MSR Cambridge trace  Small device</p>
  </div>
  <div class="page">
    <p>hwp://www.cs.technion.ac.il/~gala/LLHZFTLZMSR/LLHZFTLZMSR.html$</p>
  </div>
  <div class="page">
    <p>Evalua1on:$ Number$of$Erasures$and$Life1me$</p>
  </div>
  <div class="page">
    <p>Standard$SSD$</p>
    <p>Best$Case$Reduc1on$in$Erasures$</p>
    <p>! = !!! !</p>
    <p>Reusable$SSD$[Yadgar$et.$al,$FAST$2015]$</p>
    <p>!! = ! ! + !2</p>
    <p>= 23!!</p>
    <p>! The$Devil$is$in$the$Details$</p>
    <p>!!! = ! ! + !4</p>
    <p>= 45!!</p>
    <p>!</p>
    <p>Logical$Writes$</p>
    <p>Pages$per$Block$</p>
    <p>Reuse$all$pages$ with$100%$WOM$ overhead$</p>
    <p>!33%$Reduc1on</p>
    <p>Reuse$only$low$ pages$with$100%$ WOM$overhead$</p>
    <p>!20%$Reduc1on</p>
    <p>#$Erasures$</p>
  </div>
  <div class="page">
    <p>Erasures$Reduc1on$normalized$to$Baseline$</p>
    <p>OP 7%</p>
    <p>OP 28%</p>
    <p>Baseline</p>
    <p>Best Case</p>
    <p>MSR$Cambridge$Traces$ FIU$Traces$ Synthe1c$ Traces$</p>
    <p>Depending$ on$the$</p>
    <p>amount$of$ hot$data$</p>
  </div>
  <div class="page">
    <p>!&quot;#$%&amp;!!&quot;#!!&quot;#$%!!&quot;#!!!&quot; = ! + !4! ! !&quot;#$%&amp;!!&quot;#!!&quot;#$%!!&quot;#!!&quot; = !!</p>
    <p>!</p>
    <p>Best$case$when$using$LLH$Reprogramming$for$40%$life1me$(T):$</p>
    <p>Life1me$</p>
    <p>P/E$ Cycle s$</p>
    <p>!&quot;#$%!!&quot;#$%&amp;!!&quot;#!!&quot;#$% = 0.4  !  ! + !4 + 0.6  !  ! = 1.1  !  !! !</p>
  </div>
  <div class="page">
    <p>Erasures$Reduc1on$and$Life1me$</p>
    <p>Part.&quot;applica)on&quot; A16&quot; B16&quot; B27&quot; B29&quot;</p>
    <p>Life1me$reduc1on$due$to$ increased$BER$</p>
    <p>P/E$ Cycle s$</p>
    <p>Baseline</p>
    <p>LLH 20%</p>
    <p>LLH 40%</p>
    <p>LLH 60%</p>
    <p>BER$</p>
    <p>P/E$Cycles$</p>
    <p>LongZterm$cell$wear$</p>
  </div>
  <div class="page">
    <p>Lesson$III$ LLH$reprogramming$reduces$erasures,$but$ this$does$not$necessarily$translate$to$a$</p>
    <p>substan1al$life1me$increase.$</p>
  </div>
  <div class="page">
    <p>Evalua1on:$ Energy$and$Latency$</p>
  </div>
  <div class="page">
    <p>Single$Opera1ons$</p>
    <p>We$have$less$erasures,$but$single$read$and$write$opera1ons$become$ more$expensive$(both$for$energy$and$for$latency):$</p>
    <p>Write$WOM$encoded$data$  Requires$read$of$previous$content$  WOM$overhead$for$second$writes$(use$half$flash$bandwidth)$</p>
    <p>Read$WOM$encoded$data$  WOM$overhead$for$data$wriwen$with$second$write$(use$half$flash$</p>
    <p>bandwidth)$</p>
    <p>$</p>
  </div>
  <div class="page">
    <p>Energy$and$Latency$normalized$to$Baseline$</p>
    <p>OP 7%</p>
    <p>OP 28%</p>
    <p>Baseline</p>
    <p>MSR$Cambridge$</p>
    <p>MSR$Cambridge$ FIU$ Synthe1c$</p>
    <p>Energy$ Latency$</p>
  </div>
  <div class="page">
    <p>Lesson$IV$ The$extra$energy$consumed$by$read$and$write$ opera1ons$is$larger$than$that$saved$in$erase$</p>
    <p>opera1ons.$</p>
    <p>Lesson$V$ The$extra$1me$consumed$by$read$and$write$</p>
    <p>opera1ons$does$not$increase$latency.$</p>
    <p>On$the$contrary,$small$latency$reduc1ons$are$ possible$</p>
  </div>
  <div class="page">
    <p>Lessons$learned:$ I. Reprogramming$possible$in$MLC$</p>
    <p>II. Modest$longZterm$wear$</p>
    <p>III. Less$erasures,$$ limited$life1me$increase$</p>
    <p>IV. Energy$consump1on$increases$</p>
    <p>V. Limited$effect$on$latency$</p>
    <p>Conclusions$</p>
    <p>Where$to$go$from$here?$  Manufacturers$support$</p>
    <p>Applica1on$specific$reprogramming$ [Margaglia$et$al.$MSST$2015]$$</p>
    <p>MLC$specific$WOM$codes$</p>
    <p>$</p>
    <p>TLC,$oneZshot$programming?$</p>
  </div>
  <div class="page">
    <p>Thanks for Your Attention</p>
    <p>Questions?</p>
  </div>
  <div class="page"/>
</Presentation>
