// Seed: 3011437589
module module_0;
  id_1(
      1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  final begin
    #id_5;
  end
  module_0();
endmodule
module module_2 (
    input  wor  id_0,
    output tri1 id_1,
    input  wire id_2,
    output wor  id_3,
    input  wand id_4
);
  module_0();
endmodule
module module_3 ();
  always_latch @(posedge id_1) id_1[1] = 1;
  module_0();
  wire id_2, id_3;
  wire id_4;
endmodule
