Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Tue Sep 19 17:39:32 2023

Timing Constraint:
NULL


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Y            | output            | M14     | 1.5       | LVCMOS15       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| A            | input             | N5      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| B            | input             | P6      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
NULL

Reset Signal:
NULL

CE Signal:
NULL

Other High Fanout Signal:
+-----------------------------------------+
| Net_Name     | Driver     | Fanout     
+-----------------------------------------+
| Y            | Y_obuf     | 1          
| nt_A         | A_ibuf     | 1          
| nt_B         | B_ibuf     | 1          
| nt_Y         | N0         | 1          
+-----------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 0        | 64200         | 0                  
| LUT                   | 1        | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 3        | 218           | 2                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | D:/Desktop/2_gate/2_or_gate/prj/synthesize/or_gate_syn.adf     
| Output     | D:/Desktop/2_gate/2_or_gate/prj/device_map/or_gate_map.adf     
|            | D:/Desktop/2_gate/2_or_gate/prj/device_map/or_gate_dmr.prt     
|            | D:/Desktop/2_gate/2_or_gate/prj/device_map/or_gate.dmr         
|            | D:/Desktop/2_gate/2_or_gate/prj/device_map/dmr.db              
+------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 227 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
