[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847043 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847043 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847043 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11436012 heartbeat IPC: 1.164 cumulative IPC: 1.164 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18525737 heartbeat IPC: 1.41 cumulative IPC: 1.276 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26417159 heartbeat IPC: 1.267 cumulative IPC: 1.273 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 33885037 heartbeat IPC: 1.339 cumulative IPC: 1.289 (Simulation time: 00 hr 04 min 51 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31037994 cumulative IPC: 1.289 (Simulation time: 00 hr 04 min 51 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31037994 cumulative IPC: 1.289 (Simulation time: 00 hr 04 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.289 instructions: 40000002 cycles: 31037994
CPU 0 Branch Prediction Accuracy: 95.45% MPKI: 10.26 Average ROB Occupancy at Mispredict: 47.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 8.392
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197802 HIT:     194195 MISS:       3607 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197802 HIT:     194195 MISS:       3607 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568511 HIT:     460907 MISS:     107604 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430561 HIT:     343543 MISS:      87018 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35406 HIT:      21877 MISS:      13529 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95469 HIT:      95227 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7075 HIT:        260 MISS:       6815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3321116 HIT:    3052373 MISS:     268743 MSHR_MERGE:      69038
cpu0->cpu0_L1I LOAD         ACCESS:    3321116 HIT:    3052373 MISS:     268743 MSHR_MERGE:      69038
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13253699 HIT:   12834834 MISS:     418865 MSHR_MERGE:     145524
cpu0->cpu0_L1D LOAD         ACCESS:    7361057 HIT:    7063438 MISS:     297619 MSHR_MERGE:      66762
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884905 HIT:    5770751 MISS:     114154 MSHR_MERGE:      78745
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7737 HIT:        645 MISS:       7092 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2938474 HIT:    2894419 MISS:      44055 MSHR_MERGE:      28179
cpu0->cpu0_ITLB LOAD         ACCESS:    2938474 HIT:    2894419 MISS:      44055 MSHR_MERGE:      28179
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.356 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12523810 HIT:   12282212 MISS:     241598 MSHR_MERGE:      59672
cpu0->cpu0_DTLB LOAD         ACCESS:   12523810 HIT:   12282212 MISS:     241598 MSHR_MERGE:      59672
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.845 cycles
cpu0->LLC TOTAL        ACCESS:     135855 HIT:     128515 MISS:       7340 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87018 HIT:      83839 MISS:       3179 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13529 HIT:      10816 MISS:       2713 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28493 HIT:      28390 MISS:        103 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6815 HIT:       5470 MISS:       1345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        497
  ROW_BUFFER_MISS:       6740
  AVG DBUS CONGESTED CYCLE: 5.93
Channel 0 WQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:        124
  FULL:          0
Channel 0 REFRESHES ISSUED:       2586
