// Seed: 1682826553
module module_0 (
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8
);
  logic id_9;
  type_15(
      1, id_8 - id_4, id_5, 1'h0, ""
  );
  logic id_10;
  logic id_11 = id_6;
  assign id_8 = 1;
  type_18 id_12 (
      id_1,
      1,
      id_2 - id_6,
      1,
      1,
      id_8
  );
  rtran #1  (1 - 1);
endmodule
