
*** Running vivado
    with args -log cnn_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cnn_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cnn_top.tcl -notrace
Command: link_design -top cnn_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/constrs_1/new/dummy_constraints.xdc]
Finished Parsing XDC File [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/constrs_1/new/dummy_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 651.977 ; gain = 346.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 664.332 ; gain = 12.355

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6f70d12d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1190.957 ; gain = 526.625

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b23249fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fd4908cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ec971d4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ec971d4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1190.957 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b99fe80e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: adabbf5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.670 . Memory (MB): peak = 1190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1190.957 ; gain = 0.000
Ending Logic Optimization Task | Checksum: adabbf5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1190.957 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: adabbf5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1356.035 ; gain = 0.000
Ending Power Optimization Task | Checksum: adabbf5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1356.035 ; gain = 165.078

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: adabbf5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1356.035 ; gain = 704.059
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.runs/impl_1/cnn_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cnn_top_drc_opted.rpt -pb cnn_top_drc_opted.pb -rpx cnn_top_drc_opted.rpx
Command: report_drc -file cnn_top_drc_opted.rpt -pb cnn_top_drc_opted.pb -rpx cnn_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.runs/impl_1/cnn_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1356.035 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 08648d4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1356.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1356.035 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (214) is greater than number of available sites (200).
The following are banks with available pins: 
 IO Group: 2 with : SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  RangeId: 2 Drv: 12  has only 200 sites available on device, but needs 214 sites.
	Term: m_axi_gmem_ARADDR[0]
	Term: m_axi_gmem_ARADDR[1]
	Term: m_axi_gmem_ARADDR[2]
	Term: m_axi_gmem_ARADDR[3]
	Term: m_axi_gmem_ARADDR[4]
	Term: m_axi_gmem_ARADDR[5]
	Term: m_axi_gmem_ARADDR[6]
	Term: m_axi_gmem_ARADDR[7]
	Term: m_axi_gmem_ARADDR[8]
	Term: m_axi_gmem_ARADDR[9]
	Term: m_axi_gmem_ARADDR[10]
	Term: m_axi_gmem_ARADDR[11]
	Term: m_axi_gmem_ARADDR[12]
	Term: m_axi_gmem_ARADDR[13]
	Term: m_axi_gmem_ARADDR[14]
	Term: m_axi_gmem_ARADDR[15]
	Term: m_axi_gmem_ARADDR[16]
	Term: m_axi_gmem_ARADDR[17]
	Term: m_axi_gmem_ARADDR[18]
	Term: m_axi_gmem_ARADDR[19]
	Term: m_axi_gmem_ARADDR[20]
	Term: m_axi_gmem_ARADDR[21]
	Term: m_axi_gmem_ARADDR[22]
	Term: m_axi_gmem_ARADDR[23]
	Term: m_axi_gmem_ARADDR[24]
	Term: m_axi_gmem_ARADDR[25]
	Term: m_axi_gmem_ARADDR[26]
	Term: m_axi_gmem_ARADDR[27]
	Term: m_axi_gmem_ARADDR[28]
	Term: m_axi_gmem_ARADDR[29]
	Term: m_axi_gmem_ARADDR[30]
	Term: m_axi_gmem_ARADDR[31]
	Term: m_axi_gmem_AWADDR[0]
	Term: m_axi_gmem_AWADDR[1]
	Term: m_axi_gmem_AWADDR[2]
	Term: m_axi_gmem_AWADDR[3]
	Term: m_axi_gmem_AWADDR[4]
	Term: m_axi_gmem_AWADDR[5]
	Term: m_axi_gmem_AWADDR[6]
	Term: m_axi_gmem_AWADDR[7]
	Term: m_axi_gmem_AWADDR[8]
	Term: m_axi_gmem_AWADDR[9]
	Term: m_axi_gmem_AWADDR[10]
	Term: m_axi_gmem_AWADDR[11]
	Term: m_axi_gmem_AWADDR[12]
	Term: m_axi_gmem_AWADDR[13]
	Term: m_axi_gmem_AWADDR[14]
	Term: m_axi_gmem_AWADDR[15]
	Term: m_axi_gmem_AWADDR[16]
	Term: m_axi_gmem_AWADDR[17]
	Term: m_axi_gmem_AWADDR[18]
	Term: m_axi_gmem_AWADDR[19]
	Term: m_axi_gmem_AWADDR[20]
	Term: m_axi_gmem_AWADDR[21]
	Term: m_axi_gmem_AWADDR[22]
	Term: m_axi_gmem_AWADDR[23]
	Term: m_axi_gmem_AWADDR[24]
	Term: m_axi_gmem_AWADDR[25]
	Term: m_axi_gmem_AWADDR[26]
	Term: m_axi_gmem_AWADDR[27]
	Term: m_axi_gmem_AWADDR[28]
	Term: m_axi_gmem_AWADDR[29]
	Term: m_axi_gmem_AWADDR[30]
	Term: m_axi_gmem_AWADDR[31]
	Term: m_axi_gmem_WDATA[0]
	Term: m_axi_gmem_WDATA[1]
	Term: m_axi_gmem_WDATA[2]
	Term: m_axi_gmem_WDATA[3]
	Term: m_axi_gmem_WDATA[4]
	Term: m_axi_gmem_WDATA[5]
	Term: m_axi_gmem_WDATA[6]
	Term: m_axi_gmem_WDATA[7]
	Term: m_axi_gmem_WDATA[8]
	Term: m_axi_gmem_WDATA[9]
	Term: m_axi_gmem_WDATA[10]
	Term: m_axi_gmem_WDATA[11]
	Term: m_axi_gmem_WDATA[12]
	Term: m_axi_gmem_WDATA[13]
	Term: m_axi_gmem_WDATA[14]
	Term: m_axi_gmem_WDATA[15]
	Term: m_axi_gmem_WDATA[16]
	Term: m_axi_gmem_WDATA[17]
	Term: m_axi_gmem_WDATA[18]
	Term: m_axi_gmem_WDATA[19]
	Term: m_axi_gmem_WDATA[20]
	Term: m_axi_gmem_WDATA[21]
	Term: m_axi_gmem_WDATA[22]
	Term: m_axi_gmem_WDATA[23]
	Term: m_axi_gmem_WDATA[24]
	Term: m_axi_gmem_WDATA[25]
	Term: m_axi_gmem_WDATA[26]
	Term: m_axi_gmem_WDATA[27]
	Term: m_axi_gmem_WDATA[28]
	Term: m_axi_gmem_WDATA[29]
	Term: m_axi_gmem_WDATA[30]
	Term: m_axi_gmem_WDATA[31]
	Term: s_axi_control_RDATA[0]
	Term: s_axi_control_RDATA[1]
	Term: s_axi_control_RDATA[2]
	Term: s_axi_control_RDATA[3]
	Term: s_axi_control_RDATA[4]
	Term: s_axi_control_RDATA[5]
	Term: s_axi_control_RDATA[6]
	Term: s_axi_control_RDATA[7]
	Term: s_axi_control_RDATA[8]
	Term: s_axi_control_RDATA[9]
	Term: s_axi_control_RDATA[10]
	Term: s_axi_control_RDATA[11]
	Term: s_axi_control_RDATA[12]
	Term: s_axi_control_RDATA[13]
	Term: s_axi_control_RDATA[14]
	Term: s_axi_control_RDATA[15]
	Term: s_axi_control_RDATA[16]
	Term: s_axi_control_RDATA[17]
	Term: s_axi_control_RDATA[18]
	Term: s_axi_control_RDATA[19]
	Term: s_axi_control_RDATA[20]
	Term: s_axi_control_RDATA[21]
	Term: s_axi_control_RDATA[22]
	Term: s_axi_control_RDATA[23]
	Term: s_axi_control_RDATA[24]
	Term: s_axi_control_RDATA[25]
	Term: s_axi_control_RDATA[26]
	Term: s_axi_control_RDATA[27]
	Term: s_axi_control_RDATA[28]
	Term: s_axi_control_RDATA[29]
	Term: s_axi_control_RDATA[30]
	Term: s_axi_control_RDATA[31]
	Term: m_axi_gmem_ARLEN[0]
	Term: m_axi_gmem_ARLEN[1]
	Term: m_axi_gmem_ARLEN[2]
	Term: m_axi_gmem_ARLEN[3]
	Term: m_axi_gmem_ARLEN[4]
	Term: m_axi_gmem_ARLEN[5]
	Term: m_axi_gmem_ARLEN[6]
	Term: m_axi_gmem_ARLEN[7]
	Term: m_axi_gmem_AWLEN[0]
	Term: m_axi_gmem_AWLEN[1]
	Term: m_axi_gmem_AWLEN[2]
	Term: m_axi_gmem_AWLEN[3]
	Term: m_axi_gmem_AWLEN[4]
	Term: m_axi_gmem_AWLEN[5]
	Term: m_axi_gmem_AWLEN[6]
	Term: m_axi_gmem_AWLEN[7]
	Term: m_axi_gmem_ARCACHE[0]
	Term: m_axi_gmem_ARCACHE[1]
	Term: m_axi_gmem_ARCACHE[2]
	Term: m_axi_gmem_ARCACHE[3]
	Term: m_axi_gmem_ARQOS[0]
	Term: m_axi_gmem_ARQOS[1]
	Term: m_axi_gmem_ARQOS[2]
	Term: m_axi_gmem_ARQOS[3]
	Term: m_axi_gmem_ARREGION[0]
	Term: m_axi_gmem_ARREGION[1]
	Term: m_axi_gmem_ARREGION[2]
	Term: m_axi_gmem_ARREGION[3]
	Term: m_axi_gmem_AWCACHE[0]
	Term: m_axi_gmem_AWCACHE[1]
	Term: m_axi_gmem_AWCACHE[2]
	Term: m_axi_gmem_AWCACHE[3]
	Term: m_axi_gmem_AWQOS[0]
	Term: m_axi_gmem_AWQOS[1]
	Term: m_axi_gmem_AWQOS[2]
	Term: m_axi_gmem_AWQOS[3]
	Term: m_axi_gmem_AWREGION[0]
	Term: m_axi_gmem_AWREGION[1]
	Term: m_axi_gmem_AWREGION[2]
	Term: m_axi_gmem_AWREGION[3]
	Term: m_axi_gmem_WSTRB[0]
	Term: m_axi_gmem_WSTRB[1]
	Term: m_axi_gmem_WSTRB[2]
	Term: m_axi_gmem_WSTRB[3]
	Term: m_axi_gmem_ARPROT[0]
	Term: m_axi_gmem_ARPROT[1]
	Term: m_axi_gmem_ARPROT[2]
	Term: m_axi_gmem_ARSIZE[0]
	Term: m_axi_gmem_ARSIZE[1]
	Term: m_axi_gmem_ARSIZE[2]
	Term: m_axi_gmem_AWPROT[0]
	Term: m_axi_gmem_AWPROT[1]
	Term: m_axi_gmem_AWPROT[2]
	Term: m_axi_gmem_AWSIZE[0]
	Term: m_axi_gmem_AWSIZE[1]
	Term: m_axi_gmem_AWSIZE[2]
	Term: m_axi_gmem_ARBURST[0]
	Term: m_axi_gmem_ARBURST[1]
	Term: m_axi_gmem_ARLOCK[0]
	Term: m_axi_gmem_ARLOCK[1]
	Term: m_axi_gmem_AWBURST[0]
	Term: m_axi_gmem_AWBURST[1]
	Term: m_axi_gmem_AWLOCK[0]
	Term: m_axi_gmem_AWLOCK[1]
	Term: s_axi_control_BRESP[0]
	Term: s_axi_control_BRESP[1]
	Term: s_axi_control_RRESP[0]
	Term: s_axi_control_RRESP[1]
	Term: m_axi_gmem_ARID[0]
	Term: m_axi_gmem_ARUSER[0]
	Term: m_axi_gmem_AWID[0]
	Term: m_axi_gmem_AWUSER[0]
	Term: m_axi_gmem_WID[0]
	Term: m_axi_gmem_WUSER[0]
	Term: interrupt
	Term: m_axi_gmem_ARVALID
	Term: m_axi_gmem_AWVALID
	Term: m_axi_gmem_BREADY
	Term: m_axi_gmem_RREADY
	Term: m_axi_gmem_WLAST
	Term: m_axi_gmem_WVALID
	Term: s_axi_control_ARREADY
	Term: s_axi_control_AWREADY
	Term: s_axi_control_BVALID
	Term: s_axi_control_RVALID
	Term: s_axi_control_WREADY


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (308) is greater than number of available sites (200).
The following are banks with available pins: 
 IO Group: 2 with : SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  RangeId: 2 Drv: 12  has only 200 sites available on device, but needs 214 sites.
	Term: m_axi_gmem_ARADDR[0]
	Term: m_axi_gmem_ARADDR[1]
	Term: m_axi_gmem_ARADDR[2]
	Term: m_axi_gmem_ARADDR[3]
	Term: m_axi_gmem_ARADDR[4]
	Term: m_axi_gmem_ARADDR[5]
	Term: m_axi_gmem_ARADDR[6]
	Term: m_axi_gmem_ARADDR[7]
	Term: m_axi_gmem_ARADDR[8]
	Term: m_axi_gmem_ARADDR[9]
	Term: m_axi_gmem_ARADDR[10]
	Term: m_axi_gmem_ARADDR[11]
	Term: m_axi_gmem_ARADDR[12]
	Term: m_axi_gmem_ARADDR[13]
	Term: m_axi_gmem_ARADDR[14]
	Term: m_axi_gmem_ARADDR[15]
	Term: m_axi_gmem_ARADDR[16]
	Term: m_axi_gmem_ARADDR[17]
	Term: m_axi_gmem_ARADDR[18]
	Term: m_axi_gmem_ARADDR[19]
	Term: m_axi_gmem_ARADDR[20]
	Term: m_axi_gmem_ARADDR[21]
	Term: m_axi_gmem_ARADDR[22]
	Term: m_axi_gmem_ARADDR[23]
	Term: m_axi_gmem_ARADDR[24]
	Term: m_axi_gmem_ARADDR[25]
	Term: m_axi_gmem_ARADDR[26]
	Term: m_axi_gmem_ARADDR[27]
	Term: m_axi_gmem_ARADDR[28]
	Term: m_axi_gmem_ARADDR[29]
	Term: m_axi_gmem_ARADDR[30]
	Term: m_axi_gmem_ARADDR[31]
	Term: m_axi_gmem_AWADDR[0]
	Term: m_axi_gmem_AWADDR[1]
	Term: m_axi_gmem_AWADDR[2]
	Term: m_axi_gmem_AWADDR[3]
	Term: m_axi_gmem_AWADDR[4]
	Term: m_axi_gmem_AWADDR[5]
	Term: m_axi_gmem_AWADDR[6]
	Term: m_axi_gmem_AWADDR[7]
	Term: m_axi_gmem_AWADDR[8]
	Term: m_axi_gmem_AWADDR[9]
	Term: m_axi_gmem_AWADDR[10]
	Term: m_axi_gmem_AWADDR[11]
	Term: m_axi_gmem_AWADDR[12]
	Term: m_axi_gmem_AWADDR[13]
	Term: m_axi_gmem_AWADDR[14]
	Term: m_axi_gmem_AWADDR[15]
	Term: m_axi_gmem_AWADDR[16]
	Term: m_axi_gmem_AWADDR[17]
	Term: m_axi_gmem_AWADDR[18]
	Term: m_axi_gmem_AWADDR[19]
	Term: m_axi_gmem_AWADDR[20]
	Term: m_axi_gmem_AWADDR[21]
	Term: m_axi_gmem_AWADDR[22]
	Term: m_axi_gmem_AWADDR[23]
	Term: m_axi_gmem_AWADDR[24]
	Term: m_axi_gmem_AWADDR[25]
	Term: m_axi_gmem_AWADDR[26]
	Term: m_axi_gmem_AWADDR[27]
	Term: m_axi_gmem_AWADDR[28]
	Term: m_axi_gmem_AWADDR[29]
	Term: m_axi_gmem_AWADDR[30]
	Term: m_axi_gmem_AWADDR[31]
	Term: m_axi_gmem_WDATA[0]
	Term: m_axi_gmem_WDATA[1]
	Term: m_axi_gmem_WDATA[2]
	Term: m_axi_gmem_WDATA[3]
	Term: m_axi_gmem_WDATA[4]
	Term: m_axi_gmem_WDATA[5]
	Term: m_axi_gmem_WDATA[6]
	Term: m_axi_gmem_WDATA[7]
	Term: m_axi_gmem_WDATA[8]
	Term: m_axi_gmem_WDATA[9]
	Term: m_axi_gmem_WDATA[10]
	Term: m_axi_gmem_WDATA[11]
	Term: m_axi_gmem_WDATA[12]
	Term: m_axi_gmem_WDATA[13]
	Term: m_axi_gmem_WDATA[14]
	Term: m_axi_gmem_WDATA[15]
	Term: m_axi_gmem_WDATA[16]
	Term: m_axi_gmem_WDATA[17]
	Term: m_axi_gmem_WDATA[18]
	Term: m_axi_gmem_WDATA[19]
	Term: m_axi_gmem_WDATA[20]
	Term: m_axi_gmem_WDATA[21]
	Term: m_axi_gmem_WDATA[22]
	Term: m_axi_gmem_WDATA[23]
	Term: m_axi_gmem_WDATA[24]
	Term: m_axi_gmem_WDATA[25]
	Term: m_axi_gmem_WDATA[26]
	Term: m_axi_gmem_WDATA[27]
	Term: m_axi_gmem_WDATA[28]
	Term: m_axi_gmem_WDATA[29]
	Term: m_axi_gmem_WDATA[30]
	Term: m_axi_gmem_WDATA[31]
	Term: s_axi_control_RDATA[0]
	Term: s_axi_control_RDATA[1]
	Term: s_axi_control_RDATA[2]
	Term: s_axi_control_RDATA[3]
	Term: s_axi_control_RDATA[4]
	Term: s_axi_control_RDATA[5]
	Term: s_axi_control_RDATA[6]
	Term: s_axi_control_RDATA[7]
	Term: s_axi_control_RDATA[8]
	Term: s_axi_control_RDATA[9]
	Term: s_axi_control_RDATA[10]
	Term: s_axi_control_RDATA[11]
	Term: s_axi_control_RDATA[12]
	Term: s_axi_control_RDATA[13]
	Term: s_axi_control_RDATA[14]
	Term: s_axi_control_RDATA[15]
	Term: s_axi_control_RDATA[16]
	Term: s_axi_control_RDATA[17]
	Term: s_axi_control_RDATA[18]
	Term: s_axi_control_RDATA[19]
	Term: s_axi_control_RDATA[20]
	Term: s_axi_control_RDATA[21]
	Term: s_axi_control_RDATA[22]
	Term: s_axi_control_RDATA[23]
	Term: s_axi_control_RDATA[24]
	Term: s_axi_control_RDATA[25]
	Term: s_axi_control_RDATA[26]
	Term: s_axi_control_RDATA[27]
	Term: s_axi_control_RDATA[28]
	Term: s_axi_control_RDATA[29]
	Term: s_axi_control_RDATA[30]
	Term: s_axi_control_RDATA[31]
	Term: m_axi_gmem_ARLEN[0]
	Term: m_axi_gmem_ARLEN[1]
	Term: m_axi_gmem_ARLEN[2]
	Term: m_axi_gmem_ARLEN[3]
	Term: m_axi_gmem_ARLEN[4]
	Term: m_axi_gmem_ARLEN[5]
	Term: m_axi_gmem_ARLEN[6]
	Term: m_axi_gmem_ARLEN[7]
	Term: m_axi_gmem_AWLEN[0]
	Term: m_axi_gmem_AWLEN[1]
	Term: m_axi_gmem_AWLEN[2]
	Term: m_axi_gmem_AWLEN[3]
	Term: m_axi_gmem_AWLEN[4]
	Term: m_axi_gmem_AWLEN[5]
	Term: m_axi_gmem_AWLEN[6]
	Term: m_axi_gmem_AWLEN[7]
	Term: m_axi_gmem_ARCACHE[0]
	Term: m_axi_gmem_ARCACHE[1]
	Term: m_axi_gmem_ARCACHE[2]
	Term: m_axi_gmem_ARCACHE[3]
	Term: m_axi_gmem_ARQOS[0]
	Term: m_axi_gmem_ARQOS[1]
	Term: m_axi_gmem_ARQOS[2]
	Term: m_axi_gmem_ARQOS[3]
	Term: m_axi_gmem_ARREGION[0]
	Term: m_axi_gmem_ARREGION[1]
	Term: m_axi_gmem_ARREGION[2]
	Term: m_axi_gmem_ARREGION[3]
	Term: m_axi_gmem_AWCACHE[0]
	Term: m_axi_gmem_AWCACHE[1]
	Term: m_axi_gmem_AWCACHE[2]
	Term: m_axi_gmem_AWCACHE[3]
	Term: m_axi_gmem_AWQOS[0]
	Term: m_axi_gmem_AWQOS[1]
	Term: m_axi_gmem_AWQOS[2]
	Term: m_axi_gmem_AWQOS[3]
	Term: m_axi_gmem_AWREGION[0]
	Term: m_axi_gmem_AWREGION[1]
	Term: m_axi_gmem_AWREGION[2]
	Term: m_axi_gmem_AWREGION[3]
	Term: m_axi_gmem_WSTRB[0]
	Term: m_axi_gmem_WSTRB[1]
	Term: m_axi_gmem_WSTRB[2]
	Term: m_axi_gmem_WSTRB[3]
	Term: m_axi_gmem_ARPROT[0]
	Term: m_axi_gmem_ARPROT[1]
	Term: m_axi_gmem_ARPROT[2]
	Term: m_axi_gmem_ARSIZE[0]
	Term: m_axi_gmem_ARSIZE[1]
	Term: m_axi_gmem_ARSIZE[2]
	Term: m_axi_gmem_AWPROT[0]
	Term: m_axi_gmem_AWPROT[1]
	Term: m_axi_gmem_AWPROT[2]
	Term: m_axi_gmem_AWSIZE[0]
	Term: m_axi_gmem_AWSIZE[1]
	Term: m_axi_gmem_AWSIZE[2]
	Term: m_axi_gmem_ARBURST[0]
	Term: m_axi_gmem_ARBURST[1]
	Term: m_axi_gmem_ARLOCK[0]
	Term: m_axi_gmem_ARLOCK[1]
	Term: m_axi_gmem_AWBURST[0]
	Term: m_axi_gmem_AWBURST[1]
	Term: m_axi_gmem_AWLOCK[0]
	Term: m_axi_gmem_AWLOCK[1]
	Term: s_axi_control_BRESP[0]
	Term: s_axi_control_BRESP[1]
	Term: s_axi_control_RRESP[0]
	Term: s_axi_control_RRESP[1]
	Term: m_axi_gmem_ARID[0]
	Term: m_axi_gmem_ARUSER[0]
	Term: m_axi_gmem_AWID[0]
	Term: m_axi_gmem_AWUSER[0]
	Term: m_axi_gmem_WID[0]
	Term: m_axi_gmem_WUSER[0]
	Term: interrupt
	Term: m_axi_gmem_ARVALID
	Term: m_axi_gmem_AWVALID
	Term: m_axi_gmem_BREADY
	Term: m_axi_gmem_RREADY
	Term: m_axi_gmem_WLAST
	Term: m_axi_gmem_WVALID
	Term: s_axi_control_ARREADY
	Term: s_axi_control_AWREADY
	Term: s_axi_control_BVALID
	Term: s_axi_control_RVALID
	Term: s_axi_control_WREADY


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 33 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   200 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb70b952

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1356.035 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: fb70b952

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1356.035 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: fb70b952

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1356.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Jan  7 17:02:30 2026...
