// Seed: 1720836611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6[1] = !id_1;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  wire id_3;
  logic [7:0] id_4;
  always @(1) begin : LABEL_0
    disable id_5;
  end
  wire id_6;
  wire id_7;
  logic [7:0] id_8;
  assign id_8[1] = id_7;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_4,
      id_6,
      id_7,
      id_7,
      id_6,
      id_5,
      id_6,
      id_6,
      id_7,
      id_3,
      id_3,
      id_6
  );
  assign id_8 = id_4;
endmodule
