// Seed: 1794970615
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input wor   id_2,
    input wor   id_3
    , id_6,
    input uwire id_4
);
  always @(*) #1;
  assign module_1.id_11 = 0;
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output logic id_2
    , id_22,
    output logic id_3,
    input tri id_4,
    input tri1 id_5,
    output logic id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri id_9,
    output tri id_10,
    input wire id_11,
    input wire id_12,
    output supply0 id_13,
    output wire id_14,
    input tri1 id_15,
    output wor id_16,
    input tri id_17,
    input tri0 id_18,
    input uwire id_19,
    input supply1 id_20
);
  always @(posedge -1'b0 or posedge id_18) begin : LABEL_0
    if (1 + 1'h0) id_6 <= 1;
    else begin : LABEL_1
      if (1 - 1) id_2 = id_18;
      else begin : LABEL_2
        id_3 = id_8;
      end
    end
  end
  module_0 modCall_1 (
      id_9,
      id_9,
      id_8,
      id_19,
      id_9
  );
endmodule
