
*** Running vivado
    with args -log etl_test_fw.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source etl_test_fw.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source etl_test_fw.tcl -notrace
source /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog/Tcl/integrated/pre-synthesis.tcl
INFO: [Hog:ResetRepoFiles-0] Found ./Projects/hog_reset_files, opening it...
INFO: [Hog:ResetRepoFiles-0] Found the following files/wild cards to restore if modified: *.bd ip/*/*...
INFO: [Hog:ResetRepoFiles-0] No modified *.bd files found.
INFO: [Hog:ResetRepoFiles-0] Found modified ip/*/* files: ip/xdma_0/xdma_0.xci, will restore them...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog clean.
INFO: [Hog:GetRepoVersions-0] Git working directory /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top/etl_test_fw clean.
INFO: [Hog:Msg-0] Creating /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/bin/etl_test_fw-v2.1.11-hog6fc2937...
INFO: [Hog:Msg-0] Opening project etl_test_fw...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2537.953 ; gain = 68.320 ; free physical = 39203 ; free virtual = 87744
INFO: [Hog:Msg-0] Checking etl_test_fw list files...
INFO: [Hog:Msg-0] Retrieved Vivado project files...
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/ipbus_decode_etl_test_fw.vhd was found in Hog list files but not in project.
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/SYSTEM_PKG.vhd property lib=ctrl_lib is set in list files but not in project.
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/FW_INFO_map.vhd property lib=ctrl_lib is set in list files but not in project.
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/SYSTEM_map.vhd property lib=ctrl_lib is set in list files but not in project.
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/READOUT_BOARD_map.vhd property lib=ctrl_lib is set in list files but not in project.
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/FW_INFO_PKG.vhd property lib=ctrl_lib is set in list files but not in project.
CRITICAL WARNING: [Hog:CriticalAndLog-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/READOUT_BOARD_PKG.vhd property lib=ctrl_lib is set in list files but not in project.
INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
WARNING: [Hog:Msg-0] A strategy for run synth_1 has been defined inside hog.conf. This prevents Hog to compare the project properties. Please regenerate your hog.conf file using the dedicated Hog button.
WARNING: [Hog:Msg-0] A strategy for run impl_1 has been defined inside hog.conf. This prevents Hog to compare the project properties. Please regenerate your hog.conf file using the dedicated Hog button.
WARNING: [Hog:Msg-0] A strategy for run generics has been defined inside hog.conf. This prevents Hog to compare the project properties. Please regenerate your hog.conf file using the dedicated Hog button.
INFO: [Hog:Msg-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top//etl_test_fw/hog.conf matches project. Nothing to do
WARNING: [Hog:Msg-0] /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top//etl_test_fw/sim.conf not found. Skipping properties check
CRITICAL WARNING: [Hog:Msg-0] Number of errors: 7 (Design List files = 7, hog.conf = 0).
INFO: [Hog:Msg-0] Simulation list files match project. All ok!
INFO: [Hog:Msg-0] Simulation config files match project. All ok!
INFO: [Hog:Msg-0] All done.
INFO: [Hog:Msg-0] Evaluating non committed changes...
INFO: [Hog:Msg-0] No uncommitted changes found.
INFO: [Hog:Msg-0] Git describe for 6fc2937 is: v2.1.11-hog6fc2937
INFO: [Hog:Msg-0] Found last SHA for etl_test_fw: 6fc2937
INFO: [Hog:Msg-0] The commit in which project etl_test_fw was last modified is 6fc2937, that is 0 commits older than current commit 6FC2937.
INFO: [Hog:Msg-0] Creating XML directory /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:Msg-0] Copying xml files to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml and replacing placeholders with xml version 0201000B...
WARNING: [Hog:CopyXMLsFromListFile-0] IPbus executable gen_ipbus_addr_decode not found or not working, will not verify IPbus address tables.
INFO: [Hog:CopyXMLsFromListFile-0] 3 lines read from ./Top//etl_test_fw/list/xml.lst
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/etl_test_fw.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/DRP.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/LPGBT_UPLINK.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/PATTERN_CHECKER.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/SCA_RX.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/FW_INFO.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/LOOPBACK.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/DAQ.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/READOUT_BOARD.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/SYSTEM.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/GBT_SC.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] Copying /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/address_tables/modules/LPGBT_DOWNLINK.xml to /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/xml...
INFO: [Hog:CopyXMLsFromListFile-0] 12 file/s copied
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 12
INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project /etl_test_fw's top module...
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
INFO: [Hog:Msg-0] Opening version file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/versions.txt...
 ------------------------- PRE SYNTHESIS -------------------------
 20/06/2023 at 15:33:33
 Firmware date and time: 20062023, 00151708
 Global SHA: 6fc2937, VER: 2.1.11
 Constraints SHA: 26635D9, VER: 2.1.2
 IPbus XML SHA: 6FC2937, VER: 2.1.11
 Top SHA: A6E2D51, VER: 2.1.3
 Hog SHA: E261797, VER: 6.48.9
 --- Libraries ---
 etroc SHA: F97679D, VER: 2.1.10
 etl_test_fw SHA: 6FC2937, VER: 2.1.11
 ctrl_lib SHA: 6FC2937, VER: 2.1.11
 ipbus SHA: 2E52D4F, VER: 2.1.0
 verilog_ethernet SHA: 1C61F09, VER: 2.1.0
 -----------------------------------------------------------------
INFO: [Hog:CheckYmlRef-0] Found the following yml files: hog.yml YAML/hog-common.yml YAML/hog-main.yml YAML/hog-child.yml
INFO: [Hog:CheckYmlRef-0] Hog included file hog.yml YAML/hog-common.yml YAML/hog-main.yml YAML/hog-child.yml matches with Hog2023.1-8 in .gitlab-ci.yml.
INFO: [Hog:Msg-0] Sourcing user pre-synthesis file ./Top//etl_test_fw/pre-synthesis.tcl
INFO: [Hog:Msg-0] All done.
Command: synth_design -top etl_test_fw -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1704308
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/lfsr.v:366]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.027 ; gain = 0.000 ; free physical = 38161 ; free virtual = 86702
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal rx_axis_tkeep cannot have actual OPEN [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:424]
WARNING: [Synth 8-2519] partially associated formal eyescanreset_o cannot have actual OPEN [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:703]
WARNING: [Synth 8-2519] partially associated formal rxlpmen_o cannot have actual OPEN [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:708]
INFO: [Synth 8-638] synthesizing module 'etl_test_fw' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:138]
	Parameter GLOBAL_DATE bound to: 32'b00100000000001100010000000100011 
	Parameter GLOBAL_TIME bound to: 32'b00000000000101010001011100001000 
	Parameter GLOBAL_VER bound to: 32'b00000010000000010000000000001011 
	Parameter GLOBAL_SHA bound to: 32'b00000110111111000010100100110111 
	Parameter XML_SHA bound to: 32'b00000110111111000010100100110111 
	Parameter REPO_SHA bound to: 32'b00000110111111000010100100110111 
WARNING: [Synth 8-3819] Generic 'TOP_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'XML_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'ETROC_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'ETROC_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'ETL_TEST_FW_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'ETL_TEST_FW_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CTRL_LIB_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CTRL_LIB_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'IPBUS_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'IPBUS_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'VERILOG_ETHERNET_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'VERILOG_ETHERNET_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-506] null port 'pcie_sys_clk_p' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:70]
WARNING: [Synth 8-506] null port 'pcie_sys_clk_n' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:71]
WARNING: [Synth 8-506] null port 'pcie_rx_p' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:75]
WARNING: [Synth 8-506] null port 'pcie_rx_n' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:76]
WARNING: [Synth 8-506] null port 'pcie_tx_p' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:77]
WARNING: [Synth 8-506] null port 'pcie_tx_n' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ext_trigger' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/ext_trigger.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ext_trigger' (1#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/ext_trigger.vhd:15]
INFO: [Synth 8-3491] module 'cylon1' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/cylon1.v:17' bound to instance 'cylon1_inst' of component 'cylon1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:272]
INFO: [Synth 8-6157] synthesizing module 'cylon1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/cylon1.v:17]
INFO: [Synth 8-6155] done synthesizing module 'cylon1' (2#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/cylon1.v:17]
INFO: [Synth 8-3491] module 'cylon2' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/cylon2.v:15' bound to instance 'cylon2_inst' of component 'cylon2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:279]
INFO: [Synth 8-6157] synthesizing module 'cylon2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/cylon2.v:15]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (3#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'cylon2' (4#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/cylon2.v:15]
INFO: [Synth 8-3491] module 'fader' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fader.v:1' bound to instance 'fader_inst' of component 'fader' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:286]
INFO: [Synth 8-6157] synthesizing module 'fader' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fader.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fader' (5#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fader.v:1]
INFO: [Synth 8-3491] module 'x_flashsm' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/x_flashsm.v:28' bound to instance 'x_flashsm_l1a' of component 'x_flashsm' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:292]
INFO: [Synth 8-6157] synthesizing module 'x_flashsm' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/x_flashsm.v:28]
INFO: [Synth 8-251] x_flashsm: MXCNT=19 [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/x_flashsm.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/x_flashsm.v:82]
INFO: [Synth 8-6155] done synthesizing module 'x_flashsm' (6#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/x_flashsm.v:28]
INFO: [Synth 8-3491] module 'x_flashsm' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/x_flashsm.v:28' bound to instance 'x_flashsm_ipb' of component 'x_flashsm' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:300]
INFO: [Synth 8-638] synthesizing module 'progress_bar' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/progress_bar.vhd:39]
	Parameter g_LOGARITHMIC bound to: 1 - type: integer 
	Parameter g_CLK_FREQUENCY bound to: 40079000 - type: integer 
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_INCREMENTER_WIDTH bound to: 1 - type: integer 
	Parameter g_PROGRESS_BAR_WIDTH bound to: 8 - type: integer 
	Parameter g_PROGRESS_BAR_STEP bound to: 100 - type: integer 
	Parameter g_SPEEDUP_FACTOR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'progress_bar' (7#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/progress_bar.vhd:39]
INFO: [Synth 8-638] synthesizing module 'clock_strobe' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/clock_strobe.vhd:15]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_strobe' (8#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/clock_strobe.vhd:15]
INFO: [Synth 8-113] binding component instance 'osc_clk125_ibuf_inst' to cell 'IBUFDS' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:365]
INFO: [Synth 8-113] binding component instance 'osc_clk300_ibuf_inst' to cell 'IBUFDS' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:372]
INFO: [Synth 8-113] binding component instance 'osc125_bufg' to cell 'BUFG' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:379]
INFO: [Synth 8-113] binding component instance 'osc300_bufg' to cell 'BUFG' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:385]
INFO: [Synth 8-3491] module 'system_clocks' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/system_clocks_stub.vhdl:5' bound to instance 'system_clocks_inst' of component 'system_clocks' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:391]
INFO: [Synth 8-638] synthesizing module 'system_clocks' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/system_clocks_stub.vhdl:16]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'refclk_ibufds' to cell 'IBUFDS_GTE3' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:401]
INFO: [Synth 8-113] binding component instance 'mgtclk_img_bufg' to cell 'BUFG_GT' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:432]
INFO: [Synth 8-638] synthesizing module 'eth_infra' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_infra.vhd:44]
INFO: [Synth 8-638] synthesizing module 'eth_sgmii_lvds' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:51]
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (9#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:51]
INFO: [Synth 8-113] binding component instance 'mdio_io_iobuf' to cell 'IOBUF' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:305]
WARNING: [Synth 8-5640] Port 'mdio_t_in' is missing in component declaration [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:128]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_gmii_to_sgmii_bridge' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/gig_eth_pcs_pma_gmii_to_sgmii_bridge_stub.vhdl:5' bound to instance 'sgmii' of component 'gig_eth_pcs_pma_gmii_to_sgmii_bridge' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:330]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_gmii_to_sgmii_bridge' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/gig_eth_pcs_pma_gmii_to_sgmii_bridge_stub.vhdl:54]
INFO: [Synth 8-3491] module 'eth_mac_1g_fifo' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:32' bound to instance 'eth_mac_1g_inst' of component 'eth_mac_1g_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:401]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g.v:32]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/axis_gmii_rx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (10#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/lfsr.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/axis_gmii_rx.v:184]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (11#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/axis_gmii_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/axis_gmii_tx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/axis_gmii_tx.v:335]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (12#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/axis_gmii_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (13#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g.v:32]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 34 connections declared, but only 27 given [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:189]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (14#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (15#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (15#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (15#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_fifo' (16#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/verilog-ethernet/rtl/eth_mac_1g_fifo.v:32]
INFO: [Synth 8-256] done synthesizing module 'eth_sgmii_lvds' (17#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_sgmii.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:90]
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:84]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_if_flat.vhd:90]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (18#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rarp_block.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (19#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rarp_block.vhd:50]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (20#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (21#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (22#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (23#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (24#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_status_buffer.vhd:75]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (25#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_status_buffer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (26#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (27#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_packet_parser.vhd:61]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (28#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_packet_parser.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_mux.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (29#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_mux.vhd:80]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram.vhd:48]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (30#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (31#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_shim.vhd:56]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (32#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_shim.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (33#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (33#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (34#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized1' (34#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (35#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (36#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (37#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_clock_crossing_if.vhd:69]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (38#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_clock_crossing_if.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (39#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_if_flat.vhd:90]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (40#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (41#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (42#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (43#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (44#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'eth_infra' (45#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/eth_infra.vhd:44]
INFO: [Synth 8-638] synthesizing module 'control' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/control.vhd:49]
	Parameter NUM_RBS bound to: 1 - type: integer 
	Parameter EN_LPGBTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_arb' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_arb.vhd:55]
	Parameter N_BUS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_arb' (46#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_arb.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 5 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (47#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'SYSTEM_wb_map' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/SYSTEM_map.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'SYSTEM_wb_map' (48#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/SYSTEM_map.vhd:22]
INFO: [Synth 8-638] synthesizing module 'FW_INFO_wb_map' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/FW_INFO_map.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FW_INFO_wb_map' (49#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/FW_INFO_map.vhd:21]
INFO: [Synth 8-638] synthesizing module 'READOUT_BOARD_wb_map' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/READOUT_BOARD_map.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'READOUT_BOARD_wb_map' (50#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/READOUT_BOARD_map.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'control' (51#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/control.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ttc' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/ttc.vhd:24]
INFO: [Synth 8-638] synthesizing module 'trig_gen' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/trig_gen/trig_gen.vhd:34]
INFO: [Synth 8-638] synthesizing module 'urand_inf' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/trig_gen/urand_inf.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'urand_inf' (52#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/trig_gen/urand_inf.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'trig_gen' (53#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/trig_gen/trig_gen.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ttc' (54#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/ttc.vhd:24]
INFO: [Synth 8-638] synthesizing module 'rate_counter' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/rate_counter.vhd:28]
	Parameter g_CLK_FREQUENCY bound to: 32'b00000010011000111000111010011000 
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rate_counter' (55#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/rate_counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'readout_board' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:61]
	Parameter INST bound to: 0 - type: integer 
	Parameter NUM_UPLINKS bound to: 2 - type: integer 
	Parameter NUM_DOWNLINKS bound to: 1 - type: integer 
	Parameter NUM_SCAS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extender' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/extender.vhd:18]
	Parameter LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extender' (56#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/extender.vhd:18]
INFO: [Synth 8-638] synthesizing module 'PRBS_ANY' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/prbs_any.vhd:131]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 6 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PRBS_ANY' (57#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/prbs_any.vhd:131]
INFO: [Synth 8-638] synthesizing module 'etroc_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/etroc_tx.vhd:33]
WARNING: [Synth 8-614] signal 'l1a_dly_cnt' is read in the process but is not in the sensitivity list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/etroc_tx.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'etroc_tx' (58#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/etroc_tx.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (59#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'gbt_controller_wrapper' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/gbt_ic/sc_wrapper.vhd:43]
	Parameter g_SCAS_PER_LPGBT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ila_sca' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/ila_sca_stub.vhdl:5' bound to instance 'ila_sca_inst' of component 'ila_sca' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/gbt_ic/sc_wrapper.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ila_sca' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/ila_sca_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'gbtsc_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/gbtsc_top.vhd:104]
	Parameter g_IC_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter g_ToLpGBT bound to: 1 - type: integer 
	Parameter g_SCA_COUNT bound to: 1 - type: integer 
	Parameter g_SCA_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sca_top' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_top.vhd:24' bound to instance 'sca_inst' of component 'sca_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/gbtsc_top.vhd:206]
INFO: [Synth 8-638] synthesizing module 'sca_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_top.vhd:75]
	Parameter g_SCA_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sca_tx' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_tx.vhd:25' bound to instance 'tx_inst' of component 'sca_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_top.vhd:179]
INFO: [Synth 8-638] synthesizing module 'sca_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'sca_tx' (60#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_tx.vhd:57]
INFO: [Synth 8-3491] module 'sca_rx' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx.vhd:21' bound to instance 'rx_inst' of component 'sca_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_top.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sca_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx.vhd:54]
INFO: [Synth 8-3491] module 'sca_deserializer' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_deserializer.vhd:22' bound to instance 'sca_deserializer_inst' of component 'sca_deserializer' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx.vhd:131]
INFO: [Synth 8-638] synthesizing module 'sca_deserializer' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_deserializer.vhd:50]
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
	Parameter g_DELIMITER bound to: 8'b01111110 
	Parameter g_IDLE bound to: 8'b01111111 
INFO: [Synth 8-256] done synthesizing module 'sca_deserializer' (61#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_deserializer.vhd:50]
INFO: [Synth 8-3491] module 'sca_rx_fifo' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx_fifo.vhd:21' bound to instance 'sca_rx_fifo_inst' of component 'sca_rx_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sca_rx_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx_fifo.vhd:52]
	Parameter g_DEPTH bound to: 20 - type: integer 
	Parameter g_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sca_rx_fifo' (62#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx_fifo.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'sca_rx' (63#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_rx.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'sca_top' (64#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/SCA/sca_top.vhd:75]
	Parameter g_ToLpGBT bound to: 1 - type: integer 
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ic_top' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_top.vhd:19' bound to instance 'ic_inst' of component 'ic_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/gbtsc_top.vhd:251]
INFO: [Synth 8-638] synthesizing module 'ic_top' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_top.vhd:73]
	Parameter g_ToLpGBT bound to: 1 - type: integer 
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ic_tx' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:23' bound to instance 'tx_inst' of component 'ic_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ic_tx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:65]
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'lpgbt_vers_i' is read in the process but is not in the sensitivity list [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'ic_tx' (65#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ic_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx.vhd:50]
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ic_deserializer' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_deserializer.vhd:22' bound to instance 'Deserializer_inst' of component 'ic_deserializer' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ic_deserializer' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_deserializer.vhd:49]
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
	Parameter g_DELIMITER bound to: 8'b01111110 
INFO: [Synth 8-256] done synthesizing module 'ic_deserializer' (66#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_deserializer.vhd:49]
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ic_rx_fifo' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx_fifo.vhd:30' bound to instance 'ic_rx_fifo_inst' of component 'ic_rx_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ic_rx_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx_fifo.vhd:59]
	Parameter g_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ic_rx_fifo' (67#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx_fifo.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ic_rx' (68#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_rx.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ic_top' (69#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_top.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'gbtsc_top' (70#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/gbtsc_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'gbt_ic_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/gbt_ic/gbt_ic_rx.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'gbt_ic_rx' (71#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/gbt_ic/gbt_ic_rx.vhd:92]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'master_gbtsc_top_inst'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/gbt_ic/sc_wrapper.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'gbt_controller_wrapper' (72#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/gbt_ic/sc_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'lpgbt_link_wrapper' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/wrappers/lpgbt_link_wrapper.vhd:99]
	Parameter g_UPLINK_FEC bound to: 2 - type: integer 
	Parameter g_NUM_DOWNLINKS bound to: 1 - type: integer 
	Parameter g_NUM_UPLINKS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_downlink' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_downlink.vhd:58]
	Parameter c_multicyleDelay bound to: 4 - type: integer 
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_scrambler' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_scrambler.vhd:16' bound to instance 'lpgbtfpga_scrambler_inst' of component 'lpgbtfpga_scrambler' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_downlink.vhd:182]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_scrambler' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_scrambler.vhd:37]
	Parameter INIT_SEED bound to: 36'b000111111011101010000100011110101111 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_scrambler' (73#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_scrambler.vhd:37]
INFO: [Synth 8-3491] module 'lpgbtfpga_encoder' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:19' bound to instance 'lpgbtfpga_encoder_inst' of component 'lpgbtfpga_encoder' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_downlink.vhd:196]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_encoder' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:35]
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE0_inst' of component 'rs_encoder_N7K5' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:66]
INFO: [Synth 8-638] synthesizing module 'rs_encoder_N7K5' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/rs_encoder_N7K5.vhd:29]
	Parameter N bound to: 7 - type: integer 
	Parameter K bound to: 5 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rs_encoder_N7K5' (74#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/rs_encoder_N7K5.vhd:29]
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE1_inst' of component 'rs_encoder_N7K5' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:73]
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE2_inst' of component 'rs_encoder_N7K5' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:80]
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE3_inst' of component 'rs_encoder_N7K5' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_encoder' (75#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_encoder.vhd:35]
	Parameter HEADER_c bound to: 4'b1001 
INFO: [Synth 8-3491] module 'lpgbtfpga_interleaver' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_interleaver.vhd:19' bound to instance 'lpgbtfpga_interleaver_inst' of component 'lpgbtfpga_interleaver' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_downlink.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_interleaver' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_interleaver.vhd:41]
	Parameter HEADER_c bound to: 4'b1001 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_interleaver' (76#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_interleaver.vhd:41]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 64 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_txGearbox' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_txgearbox.vhd:19' bound to instance 'lpgbtfpga_txGearbox_inst' of component 'lpgbtfpga_txGearbox' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_downlink.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_txGearbox' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_txgearbox.vhd:47]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 64 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_txGearbox' (77#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/downlink/lpgbtfpga_txgearbox.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_downlink' (78#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_downlink.vhd:58]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_uplink' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:82]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 2 - type: integer 
	Parameter c_multicyleDelay bound to: 4 - type: integer 
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_mgtWordWidth bound to: 32 - type: integer 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
	Parameter c_wordRatio bound to: 8 - type: integer 
	Parameter c_wordSize bound to: 32 - type: integer 
	Parameter c_headerPattern bound to: 2'b01 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_framealigner' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_framealigner.vhd:20' bound to instance 'lpgbtfpga_framealigner_inst' of component 'lpgbtfpga_framealigner' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:266]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_framealigner' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_framealigner.vhd:57]
	Parameter c_wordRatio bound to: 8 - type: integer 
	Parameter c_wordSize bound to: 32 - type: integer 
	Parameter c_headerPattern bound to: 2'b01 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_framealigner' (79#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_framealigner.vhd:57]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 32 - type: integer 
	Parameter c_outputWidth bound to: 256 - type: integer 
	Parameter c_counterInitValue bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_rxGearbox' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_rxgearbox.vhd:21' bound to instance 'rxGearbox_10g24_inst' of component 'lpgbtfpga_rxGearbox' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:302]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_rxGearbox' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_rxgearbox.vhd:51]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 32 - type: integer 
	Parameter c_outputWidth bound to: 256 - type: integer 
	Parameter c_counterInitValue bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_rxGearbox' (80#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_rxgearbox.vhd:51]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_deinterleaver' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_deinterleaver.vhd:20' bound to instance 'lpgbtfpga_deinterleaver_inst' of component 'lpgbtfpga_deinterleaver' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:403]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_deinterleaver' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_deinterleaver.vhd:43]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_deinterleaver' (81#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_deinterleaver.vhd:43]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_decoder' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:19' bound to instance 'lpgbtfpga_decoder_inst' of component 'lpgbtfpga_decoder' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:423]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_decoder' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:50]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'rs_decoder_N15K13' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:16' bound to instance 'rs_decoder_N15K13_c0_inst' of component 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:161]
INFO: [Synth 8-638] synthesizing module 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:31]
	Parameter N bound to: 15 - type: integer 
	Parameter K bound to: 13 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:69]
INFO: [Synth 8-226] default block is never used [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'rs_decoder_N15K13' (82#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:31]
INFO: [Synth 8-3491] module 'rs_decoder_N15K13' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:16' bound to instance 'rs_decoder_N15K13_c1_inst' of component 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:169]
INFO: [Synth 8-3491] module 'rs_decoder_N15K13' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:16' bound to instance 'rs_decoder_N15K13_c2_inst' of component 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:177]
INFO: [Synth 8-3491] module 'rs_decoder_N15K13' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:16' bound to instance 'rs_decoder_N15K13_c3_inst' of component 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:202]
INFO: [Synth 8-3491] module 'rs_decoder_N15K13' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:16' bound to instance 'rs_decoder_N15K13_c4_inst' of component 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:210]
INFO: [Synth 8-3491] module 'rs_decoder_N15K13' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/fec_rsDecoderN15K13.vhd:16' bound to instance 'rs_decoder_N15K13_c5_inst' of component 'rs_decoder_N15K13' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_decoder' (83#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_decoder.vhd:50]
	Parameter FEC bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_descrambler' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:19' bound to instance 'lpgbtfpga_descrambler_inst' of component 'lpgbtfpga_descrambler' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:449]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_descrambler' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:45]
	Parameter FEC bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'descrambler51bitOrder49' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_51bitOrder49.vhd:16' bound to instance 'descrambler51bitOrder49_l0_inst' of component 'descrambler51bitOrder49' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:192]
INFO: [Synth 8-638] synthesizing module 'descrambler51bitOrder49' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_51bitOrder49.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'descrambler51bitOrder49' (84#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_51bitOrder49.vhd:34]
INFO: [Synth 8-3491] module 'descrambler51bitOrder49' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_51bitOrder49.vhd:16' bound to instance 'descrambler51bitOrder49_l1_inst' of component 'descrambler51bitOrder49' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:208]
INFO: [Synth 8-3491] module 'descrambler51bitOrder49' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_51bitOrder49.vhd:16' bound to instance 'descrambler51bitOrder49_h0_inst' of component 'descrambler51bitOrder49' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:225]
INFO: [Synth 8-3491] module 'descrambler53bitOrder49' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_53bitOrder49.vhd:16' bound to instance 'descrambler53bitOrder49_h1_inst' of component 'descrambler53bitOrder49' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:241]
INFO: [Synth 8-638] synthesizing module 'descrambler53bitOrder49' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_53bitOrder49.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'descrambler53bitOrder49' (85#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/descrambler_53bitOrder49.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_descrambler' (86#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/uplink/lpgbtfpga_descrambler.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_uplink' (87#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/lpgbt-fpga/lpgbtfpga_uplink.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lpgbt_link_wrapper' (88#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/wrappers/lpgbt_link_wrapper.vhd:99]
INFO: [Synth 8-638] synthesizing module 'uplink_aligner' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/uplink_aligner.vhd:33]
	Parameter UPWIDTH bound to: 8 - type: integer 
	Parameter NUM_UPLINKS bound to: 2 - type: integer 
	Parameter NUM_ELINKS bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'frame_aligner' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/frame_aligner.vhd:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_aligner' (89#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/frame_aligner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'uplink_aligner' (90#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/uplink_aligner.vhd:33]
INFO: [Synth 8-638] synthesizing module 'pattern_checker' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/pattern_checker.vhd:31]
	Parameter DEBUG bound to: 0 - type: bool 
	Parameter COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
	Parameter roll_over bound to: 0 - type: bool 
	Parameter async_reset bound to: 0 - type: bool 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (90#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'PRBS_ANY__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/prbs_any.vhd:131]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 6 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PRBS_ANY__parameterized0' (90#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/prbs_any.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'pattern_checker' (91#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/pattern_checker.vhd:31]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
	Parameter roll_over bound to: 0 - type: bool 
	Parameter async_reset bound to: 0 - type: bool 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (91#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'etroc_rx' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/etroc_rx.vhd:110]
INFO: [Synth 8-638] synthesizing module 'DecodingGearBox' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/decoding_gearbox.vhd:51]
	Parameter MAX_INPUT bound to: 32 - type: integer 
	Parameter MAX_OUTPUT bound to: 40 - type: integer 
	Parameter SUPPORT_INPUT bound to: 5'b11100 
	Parameter SUPPORT_OUTPUT bound to: 5'b01000 
INFO: [Synth 8-256] done synthesizing module 'DecodingGearBox' (92#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/decoding_gearbox.vhd:51]
INFO: [Synth 8-3491] module 'CRC8' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/crc8.v:26' bound to instance 'crc_inst' of component 'CRC8' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/etroc_rx.vhd:481]
INFO: [Synth 8-6157] synthesizing module 'CRC8' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/crc8.v:26]
	Parameter WORDWIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRC8' (93#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/crc8.v:26]
INFO: [Synth 8-256] done synthesizing module 'etroc_rx' (94#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/etroc/etroc_rx.vhd:110]
INFO: [Synth 8-638] synthesizing module 'fifo_async' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_async.vhd:29]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter WR_WIDTH bound to: 42 - type: integer 
	Parameter RD_WIDTH bound to: 42 - type: integer 
	Parameter RELATED_CLOCKS bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter RELATED_CLOCKS bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 42 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_DATA_WIDTH bound to: 42 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2146' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_async.vhd:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2146]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 1 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 42 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 42 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (95#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (96#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (96#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (97#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (98#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (99#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (100#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (100#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (100#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (101#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (102#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2146]
INFO: [Synth 8-256] done synthesizing module 'fifo_async' (103#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_async.vhd:29]
INFO: [Synth 8-638] synthesizing module 'etroc_selector' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etroc_selector.vhd:61]
	Parameter g_NUM_INPUTS bound to: 56 - type: integer 
	Parameter g_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'etroc_selector' (104#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etroc_selector.vhd:61]
INFO: [Synth 8-638] synthesizing module 'etroc_fifo' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etroc_fifo.vhd:40]
	Parameter LOST_CNT_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 131072 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (104#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/counter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_sync' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_sync.vhd:71]
	Parameter DEPTH bound to: 131072 - type: integer 
	Parameter WR_WIDTH bound to: 64 - type: integer 
	Parameter RD_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter USE_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 131072 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 100C - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_sync.vhd:110]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 131072 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 100C - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (104#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1111]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (104#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_reg_pipe_bit' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1925]
INFO: [Synth 8-6155] done synthesizing module 'xpm_reg_pipe_bit' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1925]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (105#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (106#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-256] done synthesizing module 'fifo_sync' (107#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_sync.vhd:71]
INFO: [Synth 8-638] synthesizing module 'wishbone_fifo_reader' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/wishbone_fifo_reader.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'wishbone_fifo_reader' (108#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/wishbone_fifo_reader.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'etroc_fifo' (109#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etroc_fifo.vhd:40]
INFO: [Synth 8-638] synthesizing module 'tx_filler_generator' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/tx_filler_generator.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'tx_filler_generator' (110#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/tx_filler_generator.vhd:33]
INFO: [Synth 8-638] synthesizing module 'fifo_sync__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_sync.vhd:71]
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter WR_WIDTH bound to: 32 - type: integer 
	Parameter RD_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter USE_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 32768 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1800 - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_sync.vhd:110]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 32768 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1800 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1111]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (110#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (110#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (110#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (110#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (110#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (110#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-256] done synthesizing module 'fifo_sync__parameterized0' (110#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_sync.vhd:71]
INFO: [Synth 8-3491] module 'ila_lpgbt' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/ila_lpgbt_stub.vhdl:5' bound to instance 'ila_lpgbt_inst' of component 'ila_lpgbt' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:1030]
INFO: [Synth 8-638] synthesizing module 'ila_lpgbt' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/ila_lpgbt_stub.vhdl:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_sync_inst'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:955]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lpgbt_link_wrapper'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:426]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uplink_aligner_inst'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:480]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_filler_generator_inst'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:867]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'etroc_selector_inst'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:812]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'etroc_fifo_inst'. This will prevent further optimization [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:843]
INFO: [Synth 8-256] done synthesizing module 'readout_board' (111#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:61]
INFO: [Synth 8-638] synthesizing module 'xlx_ku_mgt_10g24' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:86]
INFO: [Synth 8-638] synthesizing module 'xlx_ku_mgt_ip_reset_synchronizer' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'xlx_ku_mgt_ip_reset_synchronizer' (112#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd:25]
INFO: [Synth 8-113] binding component instance 'rxWordClkBuf_inst' to cell 'BUFG_GT' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:224]
INFO: [Synth 8-113] binding component instance 'txWordClkBuf_inst' to cell 'BUFG_GT' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:235]
WARNING: [Synth 8-5640] Port 'gtpowergood_out' is missing in component declaration [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:89]
WARNING: [Synth 8-5640] Port 'rxbyteisaligned_out' is missing in component declaration [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:89]
WARNING: [Synth 8-5640] Port 'rxbyterealign_out' is missing in component declaration [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:89]
WARNING: [Synth 8-5640] Port 'rxcommadet_out' is missing in component declaration [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:89]
INFO: [Synth 8-3491] module 'xlx_ku_mgt_ip_10g24' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/xlx_ku_mgt_ip_10g24_stub.vhdl:5' bound to instance 'xlx_ku_mgt_std_i' of component 'xlx_ku_mgt_ip_10g24' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:277]
INFO: [Synth 8-638] synthesizing module 'xlx_ku_mgt_ip_10g24' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/.Xil/Vivado-1703656-strange/realtime/xlx_ku_mgt_ip_10g24_stub.vhdl:62]
INFO: [Synth 8-256] done synthesizing module 'xlx_ku_mgt_10g24' (113#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/mgt/xlx_ku_mgt_10g24.vhd:86]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_sync_rst' declared at '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059' bound to instance 'xpm_cdc_sync_rst_inst' of component 'xpm_cdc_sync_rst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:761]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized1' (113#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-638] synthesizing module 'fifo_async__parameterized0' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_async.vhd:29]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WR_WIDTH bound to: 32 - type: integer 
	Parameter RD_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 4 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2146' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_async.vhd:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2146]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 4 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (113#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized2' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized2' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6157] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1925]
INFO: [Synth 8-6155] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1925]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized12' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized13' [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized13' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (114#1) [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2146]
INFO: [Synth 8-256] done synthesizing module 'fifo_async__parameterized0' (114#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/fifo_async.vhd:29]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_sync_rst' declared at '/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059' bound to instance 'xpm_cdc_sync_rst_inst' of component 'xpm_cdc_sync_rst' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:761]
INFO: [Synth 8-3491] module 'device_dna' declared at '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/device_dna.v:10' bound to instance 'device_dna_inst' of component 'device_dna' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:832]
INFO: [Synth 8-6157] synthesizing module 'device_dna' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/device_dna.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORTE2' [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:26110]
	Parameter SIM_DNA_VALUE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORTE2' (115#1) [/media/data_hdd/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:26110]
INFO: [Synth 8-6155] done synthesizing module 'device_dna' (116#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/device_dna.v:10]
INFO: [Synth 8-638] synthesizing module 'frequency_counter' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/frequency_counter.vhd:20]
	Parameter clk_a_freq bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_counter' (117#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/utils/frequency_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'etl_test_fw' (118#1) [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:138]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3091.281 ; gain = 401.254 ; free physical = 38339 ; free virtual = 86884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3091.281 ; gain = 401.254 ; free physical = 38374 ; free virtual = 86919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3091.281 ; gain = 401.254 ; free physical = 38374 ; free virtual = 86919
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3091.281 ; gain = 0.000 ; free physical = 38224 ; free virtual = 86769
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks/system_clocks_in_context.xdc] for cell 'system_clocks_inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks/system_clocks_in_context.xdc] for cell 'system_clocks_inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc] for cell 'rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc] for cell 'rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc] for cell 'rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc] for cell 'rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_lpgbt/ila_lpgbt_in_context.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_lpgbt/ila_lpgbt_in_context.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_sca/ila_sca_in_context.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_sca/ila_sca_in_context.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc] for cell 'eth.eth_infra_inst/eth/sgmii'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc] for cell 'eth.eth_infra_inst/eth/sgmii'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command '-from' is not supported in the xdc constraint file. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.ISOLATE_REG_reg/D'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc:61]
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/etl_test_fw_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/etl_test_fw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/etl_test_fw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl]
Setting LPGBT Uplink Pipeline Multicycle Path
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl:25]
Setting LPGBT Uplink Descrambler Multicycle Path
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl:35]
Setting LPGBT Downlink Scrambler Multicycle Path
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl:46]
Finished Sourcing Tcl File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/etl_test_fw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/etl_test_fw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/etl_test_fw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/etl_test_fw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/etl_test_fw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/etl_test_fw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/data_hdd/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/etl_test_fw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/etl_test_fw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 104 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.973 ; gain = 0.000 ; free physical = 37978 ; free virtual = 86523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3285.973 ; gain = 0.000 ; free physical = 37982 ; free virtual = 86527
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 38354 ; free virtual = 86900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 38354 ; free virtual = 86900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_n[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_n[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for rx_p[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_p[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for tx_n[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_n[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for tx_p[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_p[0]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rx_n[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_n[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for rx_p[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_p[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for tx_n[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_n[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for tx_p[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_p[1]. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sgmii_clk_n. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sgmii_clk_n. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sgmii_clk_p. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sgmii_clk_p. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sgmii_rxn. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sgmii_rxn. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sgmii_rxp. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sgmii_rxp. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sgmii_txn. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sgmii_txn. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for sgmii_txp. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sgmii_txp. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_in_context.xdc, line 16).
Applied set_property BLOCK_SYNTH.RETIMING = 0 for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 16).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[0].uplink_inst /frame_pipelined_s_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 21).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[1].uplink_inst /frame_pipelined_s_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 21).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[0].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler51bitOrder49_l0_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[0].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler51bitOrder49_l1_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[0].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler51bitOrder49_h0_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[0].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler53bitOrder49_h1_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[1].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler51bitOrder49_l0_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[1].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler51bitOrder49_l1_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[1].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler51bitOrder49_h0_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\uplink_gen[1].uplink_inst /lpgbtfpga_descrambler_inst/\fec12_gen.descrambler53bitOrder49_h1_inst /descrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 30).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData1_i. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData0_i. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData3_i. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData2_i. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData1_i__0. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData0_i__0. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP = true for \rb_gen.rbgen[0].readout_board_inst /lpgbt_link_wrapper/\downlink_gen[0].downlink_inst /lpgbtfpga_scrambler_inst/scrambledData_reg. (constraint file  /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for system_clocks_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].xlx_ku_mgt_10g24_1 /xlx_ku_mgt_std_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].xlx_ku_mgt_10g24_1 /xlx_ku_mgt_std_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\debug.ila_lpgbt_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /gbt_controller_wrapper_inst/\sca_ila_gen.ila_sca_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \eth.eth_infra_inst /eth/sgmii. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /etroc_fifo_inst/fifo_sync_inst/\sync.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \rb_gen.rbgen[0].readout_board_inst /fifo_sync_inst/\sync.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 38336 ; free virtual = 86882
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'flash_sm_reg' in module 'x_flashsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-802] inferred FSM for state register 'hdlc_state_reg' in module 'sca_tx'
INFO: [Synth 8-802] inferred FSM for state register 'hdlc_state_reg' in module 'ic_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbt_ic_rx'
INFO: [Synth 8-802] inferred FSM for state register 'stateBitSlip_reg' in module 'lpgbtfpga_framealigner__sblockDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'etroc_rx'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__17'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__17'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__18'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__18'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__19'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__19'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__20'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__20'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__21'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__21'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__22'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__22'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__23'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__23'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__24'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__24'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'etroc_selector'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_filler_generator'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__25'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__25'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__26'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__26'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__27'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__27'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                   flash |                             0010 |                              001
                   hwait |                             0100 |                              010
                  iSTATE |                             1000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flash_sm_reg' using encoding 'one-hot' in module 'x_flashsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
          STATE_WAIT_END |                              110 |                              110
               STATE_IFG |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "axis_async_fifo:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "axis_async_fifo:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "axis_async_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "axis_async_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "udp_DualPortRAM:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram1_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram2_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram3_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram4_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "udp_DualPortRAM_tx:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "udp_DualPortRAM_tx:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "udp_DualPortRAM_tx:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "udp_DualPortRAM_tx:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
WARNING: [Synth 8-327] inferring latch for variable 'seed_reg' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/trig_gen/urand_inf.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         s0_waitforstart |                              000 |                              000
  s1_waitforidlefinished |                              001 |                              001
              s2_sendsof |                              010 |                              010
          s3_sendcommand |                              011 |                              011
              s4_sendcrc |                              100 |                              100
              s5_sendeof |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hdlc_state_reg' using encoding 'sequential' in module 'sca_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         s0_waitforstart |                              000 |                              000
              s2_sendsof |                              001 |                              001
          s3_sendcommand |                              010 |                              010
              s4_sendcrc |                              011 |                              011
              s5_sendeof |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hdlc_state_reg' using encoding 'sequential' in module 'ic_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                 i2c_adr |                             0001 |                             0001
                    rsvd |                             0010 |                             0010
                     cmd |                             0011 |                             0011
                 length0 |                             0100 |                             0100
                 length1 |                             0101 |                             0101
                reg_adr0 |                             0110 |                             0110
                reg_adr1 |                             0111 |                             0111
                    data |                             1000 |                             1000
                  parity |                             1001 |                             1001
                  output |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbt_ic_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 e0_idle |                              001 |                               00
            e4_dobitslip |                              010 |                               01
          e5_waitncycles |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateBitSlip_reg' using encoding 'one-hot' in module 'lpgbtfpga_framealigner__sblockDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            filler_state |                            00010 |                              001
            header_state |                            01000 |                              010
              data_state |                            10000 |                              011
           trailer_state |                            00100 |                              100
               err_state |                            00001 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'etroc_rx'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__8'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__8'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__9'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__9'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__10'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__10'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__11'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__11'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__12'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__12'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__13'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__13'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__14'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__14'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__15'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__15'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__16'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__16'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__17'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__17'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__18'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__18'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__19'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__19'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__20'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__20'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__21'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__21'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__22'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__22'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__23'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__23'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__24'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                                0 |                               00
           reading_state |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'etroc_selector'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_wide.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      d0 |                              000 |                              000
                      d1 |                              001 |                              001
                      d2 |                              010 |                              010
                      d3 |                              011 |                              011
                      d4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tx_filler_generator'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__25'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__25'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__26'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__26'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__27'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__27'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 38275 ; free virtual = 86829
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[54].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[53].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[52].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[51].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[49].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[47].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[45].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[43].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[41].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[39].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[37].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[35].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[33].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[31].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[29].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[27].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[26].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[25].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[24].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[23].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[21].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[19].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[17].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[15].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[13].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[11].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[9].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[7].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[5].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[3].dat_counter'
INFO: [Synth 8-223] decloning instance 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[55].dat_counter' (counter) to 'rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[1].dat_counter'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[2].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[3].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[3].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[4].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[4].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[5].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[5].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[6].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[6].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[7].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[7].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[8].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[8].txclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[9].rxclk_frequency_counter_inst'
INFO: [Synth 8-223] decloning instance 'freq_counters.txrxclks[2].rxclk_frequency_counter_inst' (frequency_counter) to 'freq_counters.txrxclks[9].txclk_frequency_counter_inst'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   53 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1695  
	   3 Input   32 Bit       Adders := 936   
	   2 Input   28 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 2     
	   4 Input   19 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 1     
	   4 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 148   
	   4 Input   16 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 24    
	   4 Input   10 Bit       Adders := 48    
	   2 Input    9 Bit       Adders := 5     
	   4 Input    9 Bit       Adders := 72    
	   2 Input    8 Bit       Adders := 334   
	   3 Input    8 Bit       Adders := 24    
	   2 Input    7 Bit       Adders := 1517  
	   4 Input    7 Bit       Adders := 24    
	   3 Input    7 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 55    
	   2 Input    5 Bit       Adders := 36    
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 24    
	   4 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input    234 Bit         XORs := 2     
	   2 Input    206 Bit         XORs := 2     
	   3 Input     40 Bit         XORs := 8     
	   3 Input     25 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 10    
	   5 Input     11 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 8     
	   2 Input      8 Bit         XORs := 61    
	   3 Input      8 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 332   
	  15 Input      4 Bit         XORs := 12    
	   3 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 32    
	   2 Input      2 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 5229  
	   3 Input      1 Bit         XORs := 483   
	   4 Input      1 Bit         XORs := 31    
	   7 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 11    
	   8 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 34    
	   9 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 2     
+---Registers : 
	              336 Bit    Registers := 1     
	              256 Bit    Registers := 6     
	              234 Bit    Registers := 2     
	              224 Bit    Registers := 3     
	              206 Bit    Registers := 2     
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               53 Bit    Registers := 4     
	               51 Bit    Registers := 12    
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 27    
	               40 Bit    Registers := 76    
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 279   
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 29    
	               16 Bit    Registers := 330   
	               15 Bit    Registers := 58    
	               13 Bit    Registers := 42    
	               12 Bit    Registers := 27    
	               10 Bit    Registers := 175   
	                9 Bit    Registers := 153   
	                8 Bit    Registers := 502   
	                7 Bit    Registers := 91    
	                6 Bit    Registers := 111   
	                5 Bit    Registers := 76    
	                4 Bit    Registers := 140   
	                3 Bit    Registers := 79    
	                2 Bit    Registers := 172   
	                1 Bit    Registers := 1319  
+---Multipliers : 
	              21x32  Multipliers := 1     
+---RAMs : 
	            8192K Bit	(262144 X 32 bit)          RAMs := 1     
	            1024K Bit	(131072 X 8 bit)          RAMs := 1     
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	              64K Bit	(8192 X 8 bit)          RAMs := 4     
	              40K Bit	(4096 X 10 bit)          RAMs := 2     
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	              21K Bit	(512 X 42 bit)          RAMs := 24    
	              512 Bit	(16 X 32 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  336 Bit        Muxes := 2     
	   2 Input  234 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 1     
	   2 Input  206 Bit        Muxes := 6     
	   2 Input  202 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 9     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 24    
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 6     
	   2 Input   48 Bit        Muxes := 6     
	   4 Input   48 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 171   
	   5 Input   40 Bit        Muxes := 24    
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 70    
	   3 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  58 Input   32 Bit        Muxes := 1     
	  61 Input   28 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 8     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 43    
	   8 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	  14 Input   16 Bit        Muxes := 3     
	  11 Input   16 Bit        Muxes := 5     
	   5 Input   16 Bit        Muxes := 2     
	  18 Input   16 Bit        Muxes := 4     
	   6 Input   16 Bit        Muxes := 1     
	  61 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 60    
	   4 Input   13 Bit        Muxes := 2     
	   8 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   7 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 13    
	   2 Input    8 Bit        Muxes := 203   
	   3 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 3     
	  13 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 52    
	  17 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	  61 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 36    
	   4 Input    7 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 72    
	   3 Input    6 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	  56 Input    6 Bit        Muxes := 1     
	  58 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 261   
	   5 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 2     
	  19 Input    5 Bit        Muxes := 24    
	   6 Input    5 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 192   
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	  61 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 59    
	   8 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 28    
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 98    
	   4 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 29    
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3035  
	   3 Input    1 Bit        Muxes := 38    
	   8 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 79    
	   9 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 50    
	  11 Input    1 Bit        Muxes := 9     
	  12 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 294   
	   7 Input    1 Bit        Muxes := 8     
	  16 Input    1 Bit        Muxes := 9     
	  17 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "etl_test_fw/eth_mac_1g_inst/tx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "etl_test_fw/eth_mac_1g_inst/tx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "etl_test_fw/eth_mac_1g_inst/rx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "etl_test_fw/eth_mac_1g_inst/rx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-5544] ROM "buf_to_load_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "buf_to_load_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port ipbus_out_hdr[7] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[6] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[5] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[4] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[3] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[2] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[1] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipbus_out_hdr[0] in module udp_txtransactor_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[15] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[14] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[13] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[12] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[11] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[10] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[9] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[15] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[14] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[13] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[12] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[11] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[10] in module UDP_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[9] in module UDP_if is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\ipbus/udp_if/internal_ram/ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "\ipbus/udp_if /ipbus_rx_ram/ram1_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "\ipbus/udp_if /ipbus_rx_ram/ram2_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "\ipbus/udp_if /ipbus_rx_ram/ram3_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "\ipbus/udp_if /ipbus_rx_ram/ram4_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[0]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[1]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[2]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[3]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.we_buffer_reg[0]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[0]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[1]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[2]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[3]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[4]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[5]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[6]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_block.data_buffer_reg[7]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[0]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[1]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[2]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[3]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[0]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[0]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[4]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[1]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[1]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[5]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[2]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[0]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[3]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[1]' (FDRE) to 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[2]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[3]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[4]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[4]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[5]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[5]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[6]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[6]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[7]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[7]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[8]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[8]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[9]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[9]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[10]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[10]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[11]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[11]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[0]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[1]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[2]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[3]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[24]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[4]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[5]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[6]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[7]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[29]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[24]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[25]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[25]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[26]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[26]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[27]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[27]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[28]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[28]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[30]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[30]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[31] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[32]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[33]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[33]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[34]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[34]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[35]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[35]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[37]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[36]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[67]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[37]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[38]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[38]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[39]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[39]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[40]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[40]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[41]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[41]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[42]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[42]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[43]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[43]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[44]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[44]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[45]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[45]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[46]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[46]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[47]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[47]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[48]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[48]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[49]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[49]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[50]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[50]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[51]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\status_request.pkt_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\resend.pkt_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ARP/\arp_end_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\rarp_end_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /payload/\do_cksum.payload_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\littleendian.unreliable_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\bigendian.unreliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\ipbus_pkt.pkt_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\bigendian.reliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /tx_main/\udp_build_data.pay_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /tx_main/\udp_build_data.pay_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\ping.pkt_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ping/\int_data_ping_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ping/\int_data_ping_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /RARP_block/\rarp_req_block.req_end_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status/\addr_to_set_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ping/\addr_to_set_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ARP/\addr_to_set_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status/\addr_to_set_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /tx_main/\state_machine.addr_to_set_int_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /payload/\addr_to_set_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /payload/\addr_to_set_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/trans/sm/err_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_block.data_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\status_request.pkt_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\resend.pkt_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\bigendian.unreliable_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\ipbus_pkt.pkt_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\ping.pkt_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_block.data_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\status_request.pkt_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\bigendian.unreliable_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\ipbus_pkt.pkt_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\ping.pkt_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_block.data_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\status_request.pkt_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\bigendian.unreliable_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_block.data_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\status_request.pkt_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\status_request.pkt_data_reg[11] )
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-7129] Port fec5_fec_i[19] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[18] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[17] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[16] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[15] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[14] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[13] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[12] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[11] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[10] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[9] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[8] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[7] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[6] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[5] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[4] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[3] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[2] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[1] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[0] in module lpgbtfpga_decoder__sblockDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[19] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[18] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[17] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[16] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[15] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[14] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[13] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[12] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[11] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[10] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[9] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[8] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[7] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[6] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[5] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[4] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[3] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[2] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[1] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fec5_fec_i[0] in module lpgbtfpga_decoder__sblockDup__1 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[0]' (FD) to 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[2]' (FD) to 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[4]' (FDE) to 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[4] )
INFO: [Synth 8-3886] merging instance 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[6]' (FDE) to 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uplink_gen[0].uplink_inst /rst_synch_s_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uplink_gen[1].uplink_inst /rst_synch_s_reg)
INFO: [Synth 8-3886] merging instance 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[0]' (FD) to 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[1]' (FD) to 'downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uplink_gen[1].uplink_data_o_reg[1][data][223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[0] )
WARNING: [Synth 8-7129] Port busy_o in module etroc_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port idle_o in module etroc_rx is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decoding_gearbox_inst/\wIn_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decoding_gearbox_inst/\wOut_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (decoding_gearbox_inst/\wOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbt_controller_wrapper_inst/master_gbtsc_top_inst/\sca_inst/sca_gen[0].tx_inst/cmd_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbt_controller_wrapper_inst/master_gbtsc_top_inst/\sca_inst/sca_gen[0].tx_inst/cmd_reg_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gbt_controller_wrapper_inst/master_gbtsc_top_inst/\sca_inst/sca_gen[0].tx_inst/cmd_reg_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbt_controller_wrapper_inst/master_gbtsc_top_inst/\sca_inst/sca_gen[0].tx_inst/cmd_reg_reg[4][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbt_controller_wrapper_inst/master_gbtsc_top_inst/\sca_inst/sca_gen[0].tx_inst/hdlcproc.offset_pos_reg[4] )
INFO: [Synth 8-4471] merging register 'lpgbt_sel_reg[0:0]' into 'lpgbt_sel_reg[0:0]' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:502]
INFO: [Synth 8-4471] merging register 'elink_sel_reg[4:0]' into 'elink_sel_reg[4:0]' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/readout_board.vhd:501]
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_filler_generator_inst/\data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (etroc_selector_inst/\metadata_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fifo_metadata_mux_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\etroc_data_frame_cnt[55].dat_counter/local_count_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\etroc_data_frame_cnt[55].dat_counter/count_reg[15] )
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_data[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[262]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[264]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[267]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[268]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[518]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[529]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[540]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[768]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[783]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[784]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1056]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[262]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[264]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[267]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[268]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[518]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[529]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[540]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[768]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[783]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[784]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1056]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'FW_INFO_wb_map/wb_err_reg' into 'SYSTEM_wb_map/wb_err_reg' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/registers/FW_INFO_map.vhd:59]
INFO: [Synth 8-4471] merging register 'ipb_r_array_reg[0][ipb_err]' into 'SYSTEM_wb_map/wb_err_reg' [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/control.vhd:111]
INFO: [Synth 8-5546] ROM "SYSTEM_wb_map/reg_data[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SYSTEM_wb_map/reg_data[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/trig_gen/urand_inf.vhd:47]
DSP Report: Generating DSP trig_gen_inst/urand_inf_1/multOp, operation Mode is: (A:0x19660d)*B.
DSP Report: operator trig_gen_inst/urand_inf_1/multOp is absorbed into DSP trig_gen_inst/urand_inf_1/multOp.
DSP Report: operator trig_gen_inst/urand_inf_1/multOp is absorbed into DSP trig_gen_inst/urand_inf_1/multOp.
DSP Report: Generating DSP trig_gen_inst/urand_inf_1/multOp, operation Mode is: (PCIN>>17)+(A:0x19660d)*B.
DSP Report: operator trig_gen_inst/urand_inf_1/multOp is absorbed into DSP trig_gen_inst/urand_inf_1/multOp.
DSP Report: operator trig_gen_inst/urand_inf_1/multOp is absorbed into DSP trig_gen_inst/urand_inf_1/multOp.
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc_inst/\trig_gen_inst/urand_inf_1/seed_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (progress_bar_1/\rate_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_inst/\rbgen[0].rb_en.READOUT_BOARD_wb_map_inst/wb_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_inst/\SYSTEM_wb_map/wb_err_reg )
WARNING: [Synth 8-3332] Sequential element (trig_gen_inst/urand_inf_1/seed_reg[31]) is unused and will be removed from module ttc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 33772 ; free virtual = 82401
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|Module Name                                                                                                                                                        | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|etl_test_fw                                                                                                                                                        | eth_mac_1g_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                                                             | 
|etl_test_fw                                                                                                                                                        | eth_mac_1g_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                                                             | 
|\ipbus/udp_if                                                                                                                                                      | internal_ram/ram_reg                      | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram1_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram2_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram3_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram4_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_tx_ram                                                                                                                                        | ram_reg                                   | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1                                                         | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|xpm_memory_base__parameterized0:                                                                                                                                   | gen_wr_a.gen_word_wide.mem_reg            | 128 K x 64(NO_CHANGE)  | W |   | 256 K x 32(NO_CHANGE)  |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|xpm_memory_base__parameterized1:                                                                                                                                   | gen_wr_a.gen_word_wide.mem_reg            | 32 K x 32(NO_CHANGE)   | W |   | 128 K x 8(NO_CHANGE)   |   | R | Port A and B     | 0      | 32     | 8,8,8,8                                                         | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                                            | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|\rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|\rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|\rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|\rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ttc         | (A:0x19660d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ttc         | (PCIN>>17)+(A:0x19660d)*B | 22     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 33446 ; free virtual = 82142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:56 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 33339 ; free virtual = 82036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|Module Name                                                                                                                                                        | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|etl_test_fw                                                                                                                                                        | eth_mac_1g_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                                                             | 
|etl_test_fw                                                                                                                                                        | eth_mac_1g_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                                                             | 
|\ipbus/udp_if                                                                                                                                                      | internal_ram/ram_reg                      | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram1_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram2_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram3_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_rx_ram                                                                                                                                        | ram4_reg                                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2                                                               | 
|\ipbus/udp_if /ipbus_tx_ram                                                                                                                                        | ram_reg                                   | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1                                                         | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|\etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg          | 512 x 42(READ_FIRST)   | W |   | 512 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                                                                 | 
|xpm_memory_base__parameterized0:                                                                                                                                   | gen_wr_a.gen_word_wide.mem_reg            | 128 K x 64(NO_CHANGE)  | W |   | 256 K x 32(NO_CHANGE)  |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|xpm_memory_base__parameterized1:                                                                                                                                   | gen_wr_a.gen_word_wide.mem_reg            | 32 K x 32(NO_CHANGE)   | W |   | 128 K x 8(NO_CHANGE)   |   | R | Port A and B     | 0      | 32     | 8,8,8,8                                                         | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                                            | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|\rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|\rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|\rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|\rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth.eth_infra_insti_2 /\eth.eth_infra_inst/ipbus/udp_if/ping/next_addr.addr_to_set_buf_reg[10] )
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/internal_ram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_rx_ram/ram1_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_rx_ram/ram3_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_rx_ram/ram4_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth.eth_infra_insti_2/eth.eth_infra_inst/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_139 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_147 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_155 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_163 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_171 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_179 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_187 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_195 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_203 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_211 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_219 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_227 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_235 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_243 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_251 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_259 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/i_4/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:09 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32241 ; free virtual = 80945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \eth.eth_infra_inst/eth/sgmii  has unconnected pin mdio_t_in
WARNING: [Synth 8-3295] tying undriven pin lpgbt_link_wrapper:uplink_clk to constant 0
WARNING: [Synth 8-5410] Found another clock driver osc125_bufg:O [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/src/readout_board/etl_test_fw.vhd:379]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:18 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32166 ; free virtual = 80930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:18 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32165 ; free virtual = 80929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32127 ; free virtual = 80891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32133 ; free virtual = 80897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:16 ; elapsed = 00:03:30 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32129 ; free virtual = 80892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:03:31 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32129 ; free virtual = 80892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|etl_test_fw | clock_strobe_inst/reg_delay_line_reg[7]                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_reg[41]     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[27]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_reg[17]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ping.pkt_mask_reg[35]       | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[37]  | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_reg[44] | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[41]        | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[37]       | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_mask_reg[15]       | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_reg[44]  | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_reg[11]  | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[11]        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_reg[19]     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_mask_reg[29]        | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data_reg[73]     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data_reg[67]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data_reg[126]    | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data_reg[101]    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data_reg[95]     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data_reg[84]     | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_data_reg[111]       | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_data_reg[90]        | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_data_reg[72]        | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_data_reg[123]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_data_reg[121]      | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_data_reg[109]      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_data_reg[88]       | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|etl_test_fw | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_data_reg[42]       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |ila_sca                              |         1|
|2     |ila_lpgbt                            |         1|
|3     |system_clocks                        |         1|
|4     |gig_eth_pcs_pma_gmii_to_sgmii_bridge |         1|
|5     |xlx_ku_mgt_ip_10g24                  |         2|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |gig_eth_pcs_pma_gmii_to_sgmii_bridge_bbox |     1|
|2     |ila_lpgbt_bbox                            |     1|
|3     |ila_sca_bbox                              |     1|
|4     |system_clocks_bbox                        |     1|
|5     |xlx_ku_mgt_ip_10g24_bbox                  |     1|
|6     |xlx_ku_mgt_ip_10g24_bbox_4                |     1|
|7     |BUFG                                      |     3|
|8     |BUFG_GT                                   |     5|
|9     |CARRY8                                    |   854|
|10    |DNA_PORTE2                                |     1|
|11    |DSP_ALU                                   |     2|
|12    |DSP_A_B_DATA                              |     2|
|13    |DSP_C_DATA                                |     2|
|14    |DSP_MULTIPLIER                            |     2|
|15    |DSP_M_DATA                                |     2|
|16    |DSP_OUTPUT                                |     2|
|17    |DSP_PREADD                                |     2|
|18    |DSP_PREADD_DATA                           |     2|
|19    |IBUFDS_GTE3                               |     1|
|20    |LUT1                                      |   761|
|21    |LUT2                                      |  2204|
|22    |LUT3                                      |  4582|
|23    |LUT4                                      |  5021|
|24    |LUT5                                      |  5989|
|25    |LUT6                                      | 15191|
|26    |MUXF7                                     |  2797|
|27    |MUXF8                                     |   281|
|28    |RAM32M                                    |     4|
|29    |RAM32M16                                  |     8|
|30    |RAMB18E2                                  |     3|
|32    |RAMB36E2                                  |   330|
|47    |SRL16                                     |     1|
|48    |SRL16E                                    |    38|
|49    |SRLC32E                                   |     6|
|50    |FDCE                                      |  5293|
|51    |FDCP                                      |     2|
|52    |FDPE                                      |    63|
|53    |FDRE                                      | 28835|
|54    |FDSE                                      |  1389|
|55    |IBUF                                      |     5|
|56    |IBUFDS                                    |     2|
|57    |IOBUF                                     |     1|
|58    |OBUF                                      |    15|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:03:31 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 32129 ; free virtual = 80892
---------------------------------------------------------------------------------

Report Applied BLOCK_SYNTH Properties: 
+--------+------------------------------------------------------+-------------------------------+
|Inst ID |Instance Name                                         |Applied BLOCK_SYNTH Properties |
+--------+------------------------------------------------------+-------------------------------+
|1       |rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper |"RETIMING 0"                   |
+--------+------------------------------------------------------+-------------------------------+

Report BLOCK_SYNTH Property Instance Level Cell Usage: 
+------+------+-----------+
|      |Cell  |Inst ID: 1 |
+------+------+-----------+
|1     |FDRE  |       1923|
|2     |LUT2  |        149|
|3     |LUT5  |        569|
|4     |LUT3  |        335|
|5     |LUT4  |        456|
|6     |FDCE  |       2180|
|7     |FDSE  |         21|
|8     |LUT6  |        491|
|9     |FDPE  |         10|
|10    |LUT1  |         48|
|11    |MUXF7 |          8|
+------+------+-----------+
NOTE: Inst IDs in this report represent instances and are taken from the Report Applied BLOCK_SYNTH Properties.

Synthesis finished with 0 errors, 1 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:56 ; elapsed = 00:03:19 . Memory (MB): peak = 3285.973 ; gain = 401.254 ; free physical = 37767 ; free virtual = 86531
Synthesis Optimization Complete : Time (s): cpu = 00:03:20 ; elapsed = 00:03:32 . Memory (MB): peak = 3285.973 ; gain = 595.945 ; free physical = 37779 ; free virtual = 86532
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3303.961 ; gain = 0.000 ; free physical = 37724 ; free virtual = 86476
INFO: [Netlist 29-17] Analyzing 3960 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-358] Reg 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/cmd_len_reg[0]' of type 'FDCP' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:135]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/wr_ptr_reg[0]' of type 'FDCP' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:134]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT mgtclk_img_bufg
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.781 ; gain = 0.000 ; free physical = 37659 ; free virtual = 86412
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  BUFG => BUFGCE: 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 2216a657
INFO: [Common 17-83] Releasing license: Synthesis
1186 Infos, 180 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:33 ; elapsed = 00:03:45 . Memory (MB): peak = 3444.781 ; gain = 754.754 ; free physical = 37928 ; free virtual = 86680
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/synth_1/etl_test_fw.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3476.797 ; gain = 32.016 ; free physical = 37899 ; free virtual = 86692
INFO: [runtcl-4] Executing : report_utilization -file etl_test_fw_utilization_synth.rpt -pb etl_test_fw_utilization_synth.pb
source /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog/Tcl/integrated/post-synthesis.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for etl_test_fw...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog clean.
INFO: [Hog:GetRepoVersions-0] Git working directory /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top/etl_test_fw clean.
INFO: [Hog:Msg-0] Git describe set to: v2.1.11-hog6fc2937
INFO: [Hog:Msg-0] Creating /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/bin/etl_test_fw-v2.1.11-hog6fc2937...
INFO: [Hog:Msg-0] Copying synthesised IP axi_bram_ctrl_0 to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: axi_bram_ctrl_0.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/axi_bram_ctrl_0...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching axi_bram_ctrl_0
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for axi_bram_ctrl_0.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP gig_eth_pcs_pma_gmii_to_sgmii_bridge to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: gig_eth_pcs_pma_gmii_to_sgmii_bridge.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching gig_eth_pcs_pma_gmii_to_sgmii_bridge
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for gig_eth_pcs_pma_gmii_to_sgmii_bridge.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP ila_ipb to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: ila_ipb.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_ipb...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching ila_ipb
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for ila_ipb.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP ila_lpgbt to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: ila_lpgbt.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching ila_lpgbt
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for ila_lpgbt.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP ila_pat_check to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: ila_pat_check.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_pat_check...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching ila_pat_check
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for ila_pat_check.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP ila_sc to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: ila_sc.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sc...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching ila_sc
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for ila_sc.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP ila_sca to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: ila_sca.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching ila_sca
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for ila_sca.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP system_clocks to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: system_clocks.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching system_clocks
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for system_clocks.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP system_ibert to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: system_ibert.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_ibert...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching system_ibert
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for system_ibert.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP xdma_0 to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: xdma_0.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching xdma_0
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for xdma_0.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] Copying synthesised IP xlx_ku_mgt_ip_10g24 to /tmp/build/hog_ip_cache...
INFO: [Hog:HandleIP-0] Preparing to push IP: xlx_ku_mgt_ip_10g24.xci...
INFO: [Hog:HandleIP-0] Looking for generated files in /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24...
INFO: [Hog:HandleIP-0] Found some IP synthesised files matching xlx_ku_mgt_ip_10g24
INFO: [Hog:HandleIP-0] Creating local archive with IP generated files...
INFO: [Hog:HandleIP-0] Copying IP generated files for xlx_ku_mgt_ip_10g24.xci...
INFO: [Hog:HandleIP-0] Removing local archive
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 15:37:54 2023...
