{
  "name": "core_arch::x86::sha::_mm256_sha512rnds2_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "core_arch::x86::__m128i::as_i64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x2": "Constructor"
      }
    },
    "core_arch::x86::sha::vsha512rnds2": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ],
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i64x2": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::sha::_mm256_sha512rnds2_epi64"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sha.rs:179:1: 181:2",
  "src": "pub fn _mm256_sha512rnds2_epi64(a: __m256i, b: __m256i, k: __m128i) -> __m256i {\n    unsafe { transmute(vsha512rnds2(a.as_i64x4(), b.as_i64x4(), k.as_i64x2())) }\n}",
  "mir": "fn core_arch::x86::sha::_mm256_sha512rnds2_epi64(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i, _3: core_arch::x86::__m128i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _4: core_arch::simd::i64x4;\n    let mut _5: core_arch::simd::i64x4;\n    let mut _6: core_arch::simd::i64x4;\n    let mut _7: core_arch::simd::i64x2;\n    debug a => _1;\n    debug b => _2;\n    debug k => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256i::as_i64x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::__m256i::as_i64x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_7);\n        _7 = core_arch::x86::__m128i::as_i64x2(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _4 = core_arch::x86::sha::vsha512rnds2(move _5, move _6, move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m256i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " This intrinsic performs two rounds of SHA512 operation using initial SHA512 state\n `(C,D,G,H)` from `a`, an initial SHA512 state `(A,B,E,F)` from `b`, and a\n pre-computed sum of the next two round message qwords and the corresponding\n round constants from `c` (only the two lower qwords of the third operand). The\n updated SHA512 state `(A,B,E,F)` is written to dst, and dst can be used as the\n updated state `(C,D,G,H)` in later rounds.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_sha512rnds2_epi64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}