<stg><name>decision_function.2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:1 %p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read44"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:2 %p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:3 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:4 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:5 %comparison = icmp_slt  i32 %p_read11, i32 4294922304

]]></Node>
<StgValue><ssdm name="comparison"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:6 %comparison_24 = icmp_slt  i32 %p_read22, i32 33169

]]></Node>
<StgValue><ssdm name="comparison_24"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:7 %comparison_25 = icmp_slt  i32 %p_read44, i32 128421

]]></Node>
<StgValue><ssdm name="comparison_25"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:8 %comparison_26 = icmp_slt  i32 %p_read22, i32 4294924456

]]></Node>
<StgValue><ssdm name="comparison_26"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:9 %comparison_27 = icmp_slt  i32 %p_read33, i32 61338

]]></Node>
<StgValue><ssdm name="comparison_27"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:10 %activation_30 = xor i1 %comparison, i1 1

]]></Node>
<StgValue><ssdm name="activation_30"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:11 %xor_ln195 = xor i1 %comparison_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:12 %activation = and i1 %comparison, i1 %xor_ln195

]]></Node>
<StgValue><ssdm name="activation"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:13 %xor_ln195_1 = xor i1 %comparison_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:14 %activation_31 = and i1 %xor_ln195_1, i1 %activation_30

]]></Node>
<StgValue><ssdm name="activation_31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:15 %and_ln193 = and i1 %comparison, i1 %comparison_26

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:16 %activation_32 = and i1 %and_ln193, i1 %comparison_24

]]></Node>
<StgValue><ssdm name="activation_32"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:17 %and_ln193_3 = and i1 %comparison_27, i1 %activation_30

]]></Node>
<StgValue><ssdm name="and_ln193_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:18 %activation_33 = and i1 %and_ln193_3, i1 %comparison_25

]]></Node>
<StgValue><ssdm name="activation_33"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:19 %or_ln208 = or i1 %activation, i1 %activation_31

]]></Node>
<StgValue><ssdm name="or_ln208"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208" val="1"/>
<literal name="or_ln208_2" val="1"/>
<literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:20 %or_ln208_5 = or i1 %comparison_24, i1 %activation_30

]]></Node>
<StgValue><ssdm name="or_ln208_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208" val="1"/>
<literal name="or_ln208_2" val="1"/>
<literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop:21 %zext_ln208 = zext i1 %or_ln208_5

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:22 %or_ln208_2 = or i1 %or_ln208, i1 %activation_32

]]></Node>
<StgValue><ssdm name="or_ln208_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_2" val="1"/>
<literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:23 %select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:24 %or_ln208_3 = or i1 %comparison, i1 %activation_31

]]></Node>
<StgValue><ssdm name="or_ln208_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:25 %select_ln208_3 = select i1 %or_ln208_2, i2 %select_ln208, i2 3

]]></Node>
<StgValue><ssdm name="select_ln208_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_3" val="1"/>
<literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop:26 %zext_ln208_1 = zext i2 %select_ln208_3

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:27 %or_ln208_4 = or i1 %or_ln208_3, i1 %activation_33

]]></Node>
<StgValue><ssdm name="or_ln208_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:28 %select_ln208_4 = select i1 %or_ln208_3, i3 %zext_ln208_1, i3 4

]]></Node>
<StgValue><ssdm name="select_ln208_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:29 %select_ln208_5 = select i1 %or_ln208_4, i3 %select_ln208_4, i3 5

]]></Node>
<StgValue><ssdm name="select_ln208_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
arrayctor.loop:30 %agg_result = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 60177, i32 88720, i32 49266, i32 0, i32 4294946417, i32 25766, i3 %select_ln208_5

]]></Node>
<StgValue><ssdm name="agg_result"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop:31 %ret_ln213 = ret i32 %agg_result

]]></Node>
<StgValue><ssdm name="ret_ln213"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
