INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeff/devel/hackdev/hack_b3/hack_b3.sim/sim_1/synth/func/xsim/hack_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module DisplayController
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module hack
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-311] analyzing module glbl
