

================================================================
== Vitis HLS Report for 'display_shift_label2_proc'
================================================================
* Date:           Thu Jun  3 14:10:49 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        display_shift
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|      651|  0.120 us|  6.510 us|   12|  651|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- display_shift_label2  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    248|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     173|     54|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|     401|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     574|    484|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_34s_32ns_62_2_1_U20  |mul_34s_32ns_62_2_1  |        0|   0|  173|  54|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   0|  173|  54|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln329_1_fu_197_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln329_fu_184_p2        |         +|   0|  0|  69|          62|          62|
    |add_ln42_fu_222_p2         |         +|   0|  0|  39|          32|           1|
    |ret_3_i_fu_163_p2          |         +|   0|  0|  41|          34|          34|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_228_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 248|         230|         199|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ddr_update_blk_n         |   9|          2|    1|          2|
    |frame_size_blk_n         |   9|          2|    1|          2|
    |update_blk_n_AW          |   9|          2|    1|          2|
    |update_blk_n_B           |   9|          2|    1|          2|
    |update_blk_n_W           |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    |x_reg_144                |   9|          2|   32|         64|
    |xend_blk_n               |   9|          2|    1|          2|
    |y_2_blk_n                |   9|          2|    1|          2|
    |yend_blk_n               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 182|         38|   45|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |copy_V1_load_reg_299              |  32|   0|   32|          0|
    |ddr_update_read_reg_254           |  64|   0|   64|          0|
    |frame_size_read_reg_249           |  32|   0|   32|          0|
    |icmp_ln878_reg_290                |   1|   0|    1|          0|
    |icmp_ln878_reg_290_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln534_reg_274                 |  62|   0|   62|          0|
    |ret_3_i_reg_259                   |  34|   0|   34|          0|
    |update_addr_reg_279               |  64|   0|   64|          0|
    |width_read_reg_238                |  32|   0|   32|          0|
    |x_reg_144                         |  32|   0|   32|          0|
    |xend_read_reg_244                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 401|   0|  401|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  display_shift_label2_proc|  return value|
|width_dout             |   in|   32|     ap_fifo|                      width|       pointer|
|width_empty_n          |   in|    1|     ap_fifo|                      width|       pointer|
|width_read             |  out|    1|     ap_fifo|                      width|       pointer|
|xend_dout              |   in|   32|     ap_fifo|                       xend|       pointer|
|xend_empty_n           |   in|    1|     ap_fifo|                       xend|       pointer|
|xend_read              |  out|    1|     ap_fifo|                       xend|       pointer|
|y_2_dout               |   in|   32|     ap_fifo|                        y_2|       pointer|
|y_2_empty_n            |   in|    1|     ap_fifo|                        y_2|       pointer|
|y_2_read               |  out|    1|     ap_fifo|                        y_2|       pointer|
|yend_dout              |   in|   32|     ap_fifo|                       yend|       pointer|
|yend_empty_n           |   in|    1|     ap_fifo|                       yend|       pointer|
|yend_read              |  out|    1|     ap_fifo|                       yend|       pointer|
|frame_size_dout        |   in|   32|     ap_fifo|                 frame_size|       pointer|
|frame_size_empty_n     |   in|    1|     ap_fifo|                 frame_size|       pointer|
|frame_size_read        |  out|    1|     ap_fifo|                 frame_size|       pointer|
|copy_V1_address0       |  out|   10|   ap_memory|                    copy_V1|         array|
|copy_V1_ce0            |  out|    1|   ap_memory|                    copy_V1|         array|
|copy_V1_q0             |   in|   32|   ap_memory|                    copy_V1|         array|
|ddr_update_dout        |   in|   64|     ap_fifo|                 ddr_update|       pointer|
|ddr_update_empty_n     |   in|    1|     ap_fifo|                 ddr_update|       pointer|
|ddr_update_read        |  out|    1|     ap_fifo|                 ddr_update|       pointer|
|m_axi_update_AWVALID   |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_AWREADY   |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_AWADDR    |  out|   64|       m_axi|                     update|       pointer|
|m_axi_update_AWID      |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_AWLEN     |  out|   32|       m_axi|                     update|       pointer|
|m_axi_update_AWSIZE    |  out|    3|       m_axi|                     update|       pointer|
|m_axi_update_AWBURST   |  out|    2|       m_axi|                     update|       pointer|
|m_axi_update_AWLOCK    |  out|    2|       m_axi|                     update|       pointer|
|m_axi_update_AWCACHE   |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_AWPROT    |  out|    3|       m_axi|                     update|       pointer|
|m_axi_update_AWQOS     |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_AWREGION  |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_AWUSER    |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_WVALID    |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_WREADY    |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_WDATA     |  out|   32|       m_axi|                     update|       pointer|
|m_axi_update_WSTRB     |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_WLAST     |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_WID       |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_WUSER     |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_ARVALID   |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_ARREADY   |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_ARADDR    |  out|   64|       m_axi|                     update|       pointer|
|m_axi_update_ARID      |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_ARLEN     |  out|   32|       m_axi|                     update|       pointer|
|m_axi_update_ARSIZE    |  out|    3|       m_axi|                     update|       pointer|
|m_axi_update_ARBURST   |  out|    2|       m_axi|                     update|       pointer|
|m_axi_update_ARLOCK    |  out|    2|       m_axi|                     update|       pointer|
|m_axi_update_ARCACHE   |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_ARPROT    |  out|    3|       m_axi|                     update|       pointer|
|m_axi_update_ARQOS     |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_ARREGION  |  out|    4|       m_axi|                     update|       pointer|
|m_axi_update_ARUSER    |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_RVALID    |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_RREADY    |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_RDATA     |   in|   32|       m_axi|                     update|       pointer|
|m_axi_update_RLAST     |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_RID       |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_RUSER     |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_RRESP     |   in|    2|       m_axi|                     update|       pointer|
|m_axi_update_BVALID    |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_BREADY    |  out|    1|       m_axi|                     update|       pointer|
|m_axi_update_BRESP     |   in|    2|       m_axi|                     update|       pointer|
|m_axi_update_BID       |   in|    1|       m_axi|                     update|       pointer|
|m_axi_update_BUSER     |   in|    1|       m_axi|                     update|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%xend_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %xend"   --->   Operation 15 'read' 'xend_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%y_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y_2"   --->   Operation 16 'read' 'y_2_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%yend_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %yend"   --->   Operation 17 'read' 'yend_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 18 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ddr_update"   --->   Operation 19 'read' 'ddr_update_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_1_i = sext i32 %y_2_read"   --->   Operation 20 'sext' 'lhs_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rhs_3_i = zext i32 %yend_read"   --->   Operation 21 'zext' 'rhs_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%ret_3_i = add i34 %lhs_1_i, i34 %rhs_3_i"   --->   Operation 22 'add' 'ret_3_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i34 %ret_3_i"   --->   Operation 23 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %frame_size_read"   --->   Operation 24 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %sext_ln534, i62 %zext_ln534"   --->   Operation 25 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 26 [1/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %sext_ln534, i62 %zext_ln534"   --->   Operation 26 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.98>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i32 %xend_read"   --->   Operation 27 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.46ns)   --->   "%add_ln329 = add i62 %mul_ln534, i62 %zext_ln534_1"   --->   Operation 28 'add' 'add_ln329' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln329, i2 0"   --->   Operation 29 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln329_1 = add i64 %ddr_update_read, i64 %shl_ln329_1"   --->   Operation 30 'add' 'add_ln329_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329_1, i32 2, i32 63"   --->   Operation 31 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 32 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%update_addr = getelementptr i32 %update, i64 %sext_ln329"   --->   Operation 33 'getelementptr' 'update_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_7, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 32, void @empty_15, void @empty_15"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr_update, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yend, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xend, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_7, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 32, void @empty_15, void @empty_15"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (7.30ns)   --->   "%update_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %update_addr, i32 %width_read"   --->   Operation 42 'writereq' 'update_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln42, void, i32 0, void %entry"   --->   Operation 44 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %x, i32 1" [display_shift.cpp:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %width_read"   --->   Operation 46 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln878, void, void %.exit" [display_shift.cpp:42]   --->   Operation 47 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %x" [display_shift.cpp:42]   --->   Operation 48 'zext' 'zext_ln42' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%copy_V1_addr = getelementptr i32 %copy_V1, i64 0, i64 %zext_ln42"   --->   Operation 49 'getelementptr' 'copy_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (3.25ns)   --->   "%copy_V1_load = load i10 %copy_V1_addr"   --->   Operation 50 'load' 'copy_V1_load' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 51 [1/2] (3.25ns)   --->   "%copy_V1_load = load i10 %copy_V1_addr"   --->   Operation 51 'load' 'copy_V1_load' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15"   --->   Operation 52 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 640"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 54 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %update_addr, i32 %copy_V1_load, i4 15"   --->   Operation 55 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln42 = br void" [display_shift.cpp:42]   --->   Operation 56 'br' 'br_ln42' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 57 [5/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %update_addr"   --->   Operation 57 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 58 [4/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %update_addr"   --->   Operation 58 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 59 [3/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %update_addr"   --->   Operation 59 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 60 [2/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %update_addr"   --->   Operation 60 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 61 [1/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %update_addr"   --->   Operation 61 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xend]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ yend]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ copy_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ddr_update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read               (read             ) [ 00111111100000]
xend_read                (read             ) [ 00111000000000]
y_2_read                 (read             ) [ 00000000000000]
yend_read                (read             ) [ 00000000000000]
frame_size_read          (read             ) [ 00100000000000]
ddr_update_read          (read             ) [ 00111000000000]
lhs_1_i                  (sext             ) [ 00000000000000]
rhs_3_i                  (zext             ) [ 00000000000000]
ret_3_i                  (add              ) [ 00100000000000]
sext_ln534               (sext             ) [ 00010000000000]
zext_ln534               (zext             ) [ 00010000000000]
mul_ln534                (mul              ) [ 00001000000000]
zext_ln534_1             (zext             ) [ 00000000000000]
add_ln329                (add              ) [ 00000000000000]
shl_ln329_1              (bitconcatenate   ) [ 00000000000000]
add_ln329_1              (add              ) [ 00000000000000]
trunc_ln329_1            (partselect       ) [ 00000000000000]
sext_ln329               (sext             ) [ 00000000000000]
update_addr              (getelementptr    ) [ 00000111111111]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
update_addr_1_wr_req     (writereq         ) [ 00000000000000]
br_ln0                   (br               ) [ 00000111100000]
x                        (phi              ) [ 00000010000000]
add_ln42                 (add              ) [ 00000111100000]
icmp_ln878               (icmp             ) [ 00000011100000]
br_ln42                  (br               ) [ 00000000000000]
zext_ln42                (zext             ) [ 00000000000000]
copy_V1_addr             (getelementptr    ) [ 00000011000000]
copy_V1_load             (load             ) [ 00000010100000]
specpipeline_ln1461      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 00000000000000]
specloopname_ln1461      (specloopname     ) [ 00000000000000]
write_ln329              (write            ) [ 00000000000000]
br_ln42                  (br               ) [ 00000111100000]
update_addr_1_wr_resp    (writeresp        ) [ 00000000000000]
ret_ln0                  (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xend">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xend"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="yend">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yend"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="copy_V1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ddr_update">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="xend_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xend_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="yend_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yend_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="frame_size_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="ddr_update_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_writeresp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="32" slack="4"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="update_addr_1_wr_req/5 update_addr_1_wr_resp/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln329_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="4"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="copy_V1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy_V1_addr/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy_V1_load/6 "/>
</bind>
</comp>

<comp id="144" class="1005" name="x_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="lhs_1_i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_1_i/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="rhs_3_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_3_i/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="ret_3_i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_3_i/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln534_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="34" slack="1"/>
<pin id="171" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln534/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln534_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="34" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln534/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln534_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="3"/>
<pin id="183" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_1/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln329_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="62" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln329_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="62" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln329_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="3"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_1/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln329_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln329_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="62" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="update_addr_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_addr/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln42_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln878_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="5"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln42_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/6 "/>
</bind>
</comp>

<comp id="238" class="1005" name="width_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="4"/>
<pin id="240" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="xend_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="3"/>
<pin id="246" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="xend_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="frame_size_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="ddr_update_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="3"/>
<pin id="256" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ddr_update_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="ret_3_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="34" slack="1"/>
<pin id="261" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="ret_3_i "/>
</bind>
</comp>

<comp id="264" class="1005" name="sext_ln534_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="62" slack="1"/>
<pin id="266" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln534 "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln534_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="62" slack="1"/>
<pin id="271" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="274" class="1005" name="mul_ln534_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="62" slack="1"/>
<pin id="276" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln534 "/>
</bind>
</comp>

<comp id="279" class="1005" name="update_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="update_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln42_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln878_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="294" class="1005" name="copy_V1_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="copy_V1_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="copy_V1_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_V1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="98" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="148" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="148" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="148" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="241"><net_src comp="80" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="86" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="252"><net_src comp="104" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="257"><net_src comp="110" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="262"><net_src comp="163" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="267"><net_src comp="169" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="272"><net_src comp="172" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="277"><net_src comp="175" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="282"><net_src comp="216" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="288"><net_src comp="222" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="293"><net_src comp="228" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="131" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="302"><net_src comp="138" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: update | {5 8 9 10 11 12 13 }
 - Input state : 
	Port: display_shift_label2_proc : width | {1 }
	Port: display_shift_label2_proc : xend | {1 }
	Port: display_shift_label2_proc : y_2 | {1 }
	Port: display_shift_label2_proc : yend | {1 }
	Port: display_shift_label2_proc : frame_size | {1 }
	Port: display_shift_label2_proc : copy_V1 | {6 7 }
	Port: display_shift_label2_proc : ddr_update | {1 }
	Port: display_shift_label2_proc : update | {}
  - Chain level:
	State 1
		ret_3_i : 1
	State 2
		mul_ln534 : 1
	State 3
	State 4
		add_ln329 : 1
		shl_ln329_1 : 2
		add_ln329_1 : 3
		trunc_ln329_1 : 4
		sext_ln329 : 5
		update_addr : 6
	State 5
	State 6
		add_ln42 : 1
		icmp_ln878 : 1
		br_ln42 : 2
		zext_ln42 : 1
		copy_V1_addr : 2
		copy_V1_load : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_175         |    0    |   173   |    54   |
|----------|-----------------------------|---------|---------|---------|
|          |        ret_3_i_fu_163       |    0    |    0    |    39   |
|    add   |       add_ln329_fu_184      |    0    |    0    |    69   |
|          |      add_ln329_1_fu_197     |    0    |    0    |    71   |
|          |       add_ln42_fu_222       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln878_fu_228      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |    width_read_read_fu_80    |    0    |    0    |    0    |
|          |     xend_read_read_fu_86    |    0    |    0    |    0    |
|   read   |     y_2_read_read_fu_92     |    0    |    0    |    0    |
|          |     yend_read_read_fu_98    |    0    |    0    |    0    |
|          | frame_size_read_read_fu_104 |    0    |    0    |    0    |
|          | ddr_update_read_read_fu_110 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_116    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln329_write_fu_122  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        lhs_1_i_fu_155       |    0    |    0    |    0    |
|   sext   |      sext_ln534_fu_169      |    0    |    0    |    0    |
|          |      sext_ln329_fu_212      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        rhs_3_i_fu_159       |    0    |    0    |    0    |
|   zext   |      zext_ln534_fu_172      |    0    |    0    |    0    |
|          |     zext_ln534_1_fu_181     |    0    |    0    |    0    |
|          |       zext_ln42_fu_233      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln329_1_fu_189     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|     trunc_ln329_1_fu_202    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   173   |   290   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln42_reg_285   |   32   |
|  copy_V1_addr_reg_294 |   10   |
|  copy_V1_load_reg_299 |   32   |
|ddr_update_read_reg_254|   64   |
|frame_size_read_reg_249|   32   |
|   icmp_ln878_reg_290  |    1   |
|   mul_ln534_reg_274   |   62   |
|    ret_3_i_reg_259    |   34   |
|   sext_ln534_reg_264  |   62   |
|  update_addr_reg_279  |   32   |
|   width_read_reg_238  |   32   |
|       x_reg_144       |   32   |
|   xend_read_reg_244   |   32   |
|   zext_ln534_reg_269  |   62   |
+-----------------------+--------+
|         Total         |   519  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_116 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_138  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_175      |  p0  |   2  |  34  |   68   ||    9    |
|      grp_fu_175      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   154  ||  6.352  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   173  |   290  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   27   |
|  Register |    -   |    -   |   519  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   692  |   317  |
+-----------+--------+--------+--------+--------+
