#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xec0b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xec0ce0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xeb32d0 .functor NOT 1, L_0xf10380, C4<0>, C4<0>, C4<0>;
L_0xf10160 .functor XOR 2, L_0xf10020, L_0xf100c0, C4<00>, C4<00>;
L_0xf10270 .functor XOR 2, L_0xf10160, L_0xf101d0, C4<00>, C4<00>;
v0xf0b7e0_0 .net *"_ivl_10", 1 0, L_0xf101d0;  1 drivers
v0xf0b8e0_0 .net *"_ivl_12", 1 0, L_0xf10270;  1 drivers
v0xf0b9c0_0 .net *"_ivl_2", 1 0, L_0xf0ff80;  1 drivers
v0xf0ba80_0 .net *"_ivl_4", 1 0, L_0xf10020;  1 drivers
v0xf0bb60_0 .net *"_ivl_6", 1 0, L_0xf100c0;  1 drivers
v0xf0bc90_0 .net *"_ivl_8", 1 0, L_0xf10160;  1 drivers
v0xf0bd70_0 .net "a", 0 0, v0xf08550_0;  1 drivers
v0xf0be10_0 .net "b", 0 0, v0xf085f0_0;  1 drivers
v0xf0beb0_0 .net "c", 0 0, v0xf08690_0;  1 drivers
v0xf0bf50_0 .var "clk", 0 0;
v0xf0bff0_0 .net "d", 0 0, v0xf087d0_0;  1 drivers
v0xf0c090_0 .net "out_pos_dut", 0 0, L_0xf0fe20;  1 drivers
v0xf0c130_0 .net "out_pos_ref", 0 0, L_0xf0d660;  1 drivers
v0xf0c1d0_0 .net "out_sop_dut", 0 0, L_0xf0e600;  1 drivers
v0xf0c270_0 .net "out_sop_ref", 0 0, L_0xee2d00;  1 drivers
v0xf0c310_0 .var/2u "stats1", 223 0;
v0xf0c3b0_0 .var/2u "strobe", 0 0;
v0xf0c450_0 .net "tb_match", 0 0, L_0xf10380;  1 drivers
v0xf0c520_0 .net "tb_mismatch", 0 0, L_0xeb32d0;  1 drivers
v0xf0c5c0_0 .net "wavedrom_enable", 0 0, v0xf08aa0_0;  1 drivers
v0xf0c690_0 .net "wavedrom_title", 511 0, v0xf08b40_0;  1 drivers
L_0xf0ff80 .concat [ 1 1 0 0], L_0xf0d660, L_0xee2d00;
L_0xf10020 .concat [ 1 1 0 0], L_0xf0d660, L_0xee2d00;
L_0xf100c0 .concat [ 1 1 0 0], L_0xf0fe20, L_0xf0e600;
L_0xf101d0 .concat [ 1 1 0 0], L_0xf0d660, L_0xee2d00;
L_0xf10380 .cmp/eeq 2, L_0xf0ff80, L_0xf10270;
S_0xec0e70 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xec0ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xeb36b0 .functor AND 1, v0xf08690_0, v0xf087d0_0, C4<1>, C4<1>;
L_0xeb3a90 .functor NOT 1, v0xf08550_0, C4<0>, C4<0>, C4<0>;
L_0xeb3e70 .functor NOT 1, v0xf085f0_0, C4<0>, C4<0>, C4<0>;
L_0xeb40f0 .functor AND 1, L_0xeb3a90, L_0xeb3e70, C4<1>, C4<1>;
L_0xecb6e0 .functor AND 1, L_0xeb40f0, v0xf08690_0, C4<1>, C4<1>;
L_0xee2d00 .functor OR 1, L_0xeb36b0, L_0xecb6e0, C4<0>, C4<0>;
L_0xf0cae0 .functor NOT 1, v0xf085f0_0, C4<0>, C4<0>, C4<0>;
L_0xf0cb50 .functor OR 1, L_0xf0cae0, v0xf087d0_0, C4<0>, C4<0>;
L_0xf0cc60 .functor AND 1, v0xf08690_0, L_0xf0cb50, C4<1>, C4<1>;
L_0xf0cd20 .functor NOT 1, v0xf08550_0, C4<0>, C4<0>, C4<0>;
L_0xf0cdf0 .functor OR 1, L_0xf0cd20, v0xf085f0_0, C4<0>, C4<0>;
L_0xf0ce60 .functor AND 1, L_0xf0cc60, L_0xf0cdf0, C4<1>, C4<1>;
L_0xf0cfe0 .functor NOT 1, v0xf085f0_0, C4<0>, C4<0>, C4<0>;
L_0xf0d050 .functor OR 1, L_0xf0cfe0, v0xf087d0_0, C4<0>, C4<0>;
L_0xf0cf70 .functor AND 1, v0xf08690_0, L_0xf0d050, C4<1>, C4<1>;
L_0xf0d1e0 .functor NOT 1, v0xf08550_0, C4<0>, C4<0>, C4<0>;
L_0xf0d2e0 .functor OR 1, L_0xf0d1e0, v0xf087d0_0, C4<0>, C4<0>;
L_0xf0d3a0 .functor AND 1, L_0xf0cf70, L_0xf0d2e0, C4<1>, C4<1>;
L_0xf0d550 .functor XNOR 1, L_0xf0ce60, L_0xf0d3a0, C4<0>, C4<0>;
v0xeb2c00_0 .net *"_ivl_0", 0 0, L_0xeb36b0;  1 drivers
v0xeb3000_0 .net *"_ivl_12", 0 0, L_0xf0cae0;  1 drivers
v0xeb33e0_0 .net *"_ivl_14", 0 0, L_0xf0cb50;  1 drivers
v0xeb37c0_0 .net *"_ivl_16", 0 0, L_0xf0cc60;  1 drivers
v0xeb3ba0_0 .net *"_ivl_18", 0 0, L_0xf0cd20;  1 drivers
v0xeb3f80_0 .net *"_ivl_2", 0 0, L_0xeb3a90;  1 drivers
v0xeb4200_0 .net *"_ivl_20", 0 0, L_0xf0cdf0;  1 drivers
v0xf06ac0_0 .net *"_ivl_24", 0 0, L_0xf0cfe0;  1 drivers
v0xf06ba0_0 .net *"_ivl_26", 0 0, L_0xf0d050;  1 drivers
v0xf06c80_0 .net *"_ivl_28", 0 0, L_0xf0cf70;  1 drivers
v0xf06d60_0 .net *"_ivl_30", 0 0, L_0xf0d1e0;  1 drivers
v0xf06e40_0 .net *"_ivl_32", 0 0, L_0xf0d2e0;  1 drivers
v0xf06f20_0 .net *"_ivl_36", 0 0, L_0xf0d550;  1 drivers
L_0x7f3e620df018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf06fe0_0 .net *"_ivl_38", 0 0, L_0x7f3e620df018;  1 drivers
v0xf070c0_0 .net *"_ivl_4", 0 0, L_0xeb3e70;  1 drivers
v0xf071a0_0 .net *"_ivl_6", 0 0, L_0xeb40f0;  1 drivers
v0xf07280_0 .net *"_ivl_8", 0 0, L_0xecb6e0;  1 drivers
v0xf07360_0 .net "a", 0 0, v0xf08550_0;  alias, 1 drivers
v0xf07420_0 .net "b", 0 0, v0xf085f0_0;  alias, 1 drivers
v0xf074e0_0 .net "c", 0 0, v0xf08690_0;  alias, 1 drivers
v0xf075a0_0 .net "d", 0 0, v0xf087d0_0;  alias, 1 drivers
v0xf07660_0 .net "out_pos", 0 0, L_0xf0d660;  alias, 1 drivers
v0xf07720_0 .net "out_sop", 0 0, L_0xee2d00;  alias, 1 drivers
v0xf077e0_0 .net "pos0", 0 0, L_0xf0ce60;  1 drivers
v0xf078a0_0 .net "pos1", 0 0, L_0xf0d3a0;  1 drivers
L_0xf0d660 .functor MUXZ 1, L_0x7f3e620df018, L_0xf0ce60, L_0xf0d550, C4<>;
S_0xf07a20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xec0ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf08550_0 .var "a", 0 0;
v0xf085f0_0 .var "b", 0 0;
v0xf08690_0 .var "c", 0 0;
v0xf08730_0 .net "clk", 0 0, v0xf0bf50_0;  1 drivers
v0xf087d0_0 .var "d", 0 0;
v0xf088c0_0 .var/2u "fail", 0 0;
v0xf08960_0 .var/2u "fail1", 0 0;
v0xf08a00_0 .net "tb_match", 0 0, L_0xf10380;  alias, 1 drivers
v0xf08aa0_0 .var "wavedrom_enable", 0 0;
v0xf08b40_0 .var "wavedrom_title", 511 0;
E_0xebf4c0/0 .event negedge, v0xf08730_0;
E_0xebf4c0/1 .event posedge, v0xf08730_0;
E_0xebf4c0 .event/or E_0xebf4c0/0, E_0xebf4c0/1;
S_0xf07d50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf07a20;
 .timescale -12 -12;
v0xf07f90_0 .var/2s "i", 31 0;
E_0xebf360 .event posedge, v0xf08730_0;
S_0xf08090 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf07a20;
 .timescale -12 -12;
v0xf08290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf08370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf07a20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf08d20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xec0ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf0da60 .functor AND 1, L_0xf0d810, L_0xf0d8b0, C4<1>, C4<1>;
L_0xf0dd20 .functor AND 1, L_0xf0da60, L_0xf0db70, C4<1>, C4<1>;
L_0xf0de30 .functor AND 1, L_0xf0dd20, v0xf087d0_0, C4<1>, C4<1>;
L_0xf0e000 .functor AND 1, v0xf08550_0, v0xf085f0_0, C4<1>, C4<1>;
L_0xf0e1b0 .functor AND 1, L_0xf0e000, v0xf08690_0, C4<1>, C4<1>;
L_0xf0e270 .functor OR 1, L_0xf0de30, L_0xf0e1b0, C4<0>, C4<0>;
L_0xf0e3c0 .functor AND 1, v0xf08550_0, v0xf085f0_0, C4<1>, C4<1>;
L_0xf0e430 .functor AND 1, L_0xf0e3c0, v0xf08690_0, C4<1>, C4<1>;
L_0xf0e540 .functor AND 1, L_0xf0e430, v0xf087d0_0, C4<1>, C4<1>;
L_0xf0e600 .functor OR 1, L_0xf0e270, L_0xf0e540, C4<0>, C4<0>;
L_0xf0e900 .functor OR 1, L_0xf0e7c0, L_0xf0e860, C4<0>, C4<0>;
L_0xf0eaa0 .functor OR 1, L_0xf0e900, L_0xf0e9c0, C4<0>, C4<0>;
L_0xf0ec20 .functor OR 1, L_0xf0eaa0, v0xf087d0_0, C4<0>, C4<0>;
L_0xf0ed80 .functor OR 1, v0xf08550_0, L_0xf0ece0, C4<0>, C4<0>;
L_0xf0ebb0 .functor OR 1, L_0xf0ed80, L_0xf0eec0, C4<0>, C4<0>;
L_0xf0f0f0 .functor OR 1, L_0xf0ebb0, L_0xf0f050, C4<0>, C4<0>;
L_0xf0f290 .functor AND 1, L_0xf0ec20, L_0xf0f0f0, C4<1>, C4<1>;
L_0xf0f3a0 .functor OR 1, v0xf08550_0, v0xf085f0_0, C4<0>, C4<0>;
L_0xf0f5b0 .functor OR 1, L_0xf0f3a0, L_0xf0f4b0, C4<0>, C4<0>;
L_0xf0f710 .functor OR 1, L_0xf0f5b0, L_0xf0f670, C4<0>, C4<0>;
L_0xf0f8d0 .functor AND 1, L_0xf0f290, L_0xf0f710, C4<1>, C4<1>;
L_0xf0f9e0 .functor OR 1, v0xf08550_0, v0xf085f0_0, C4<0>, C4<0>;
L_0xf0fb10 .functor OR 1, L_0xf0f9e0, v0xf08690_0, C4<0>, C4<0>;
L_0xf0fc40 .functor OR 1, L_0xf0fb10, L_0xf0f410, C4<0>, C4<0>;
L_0xf0fe20 .functor AND 1, L_0xf0f8d0, L_0xf0fc40, C4<1>, C4<1>;
v0xf08ee0_0 .net *"_ivl_1", 0 0, L_0xf0d810;  1 drivers
v0xf08fa0_0 .net *"_ivl_10", 0 0, L_0xf0de30;  1 drivers
v0xf09080_0 .net *"_ivl_12", 0 0, L_0xf0e000;  1 drivers
v0xf09170_0 .net *"_ivl_14", 0 0, L_0xf0e1b0;  1 drivers
v0xf09250_0 .net *"_ivl_16", 0 0, L_0xf0e270;  1 drivers
v0xf09380_0 .net *"_ivl_18", 0 0, L_0xf0e3c0;  1 drivers
v0xf09460_0 .net *"_ivl_20", 0 0, L_0xf0e430;  1 drivers
v0xf09540_0 .net *"_ivl_22", 0 0, L_0xf0e540;  1 drivers
v0xf09620_0 .net *"_ivl_27", 0 0, L_0xf0e7c0;  1 drivers
v0xf09770_0 .net *"_ivl_29", 0 0, L_0xf0e860;  1 drivers
v0xf09830_0 .net *"_ivl_3", 0 0, L_0xf0d8b0;  1 drivers
v0xf098f0_0 .net *"_ivl_30", 0 0, L_0xf0e900;  1 drivers
v0xf099d0_0 .net *"_ivl_33", 0 0, L_0xf0e9c0;  1 drivers
v0xf09a90_0 .net *"_ivl_34", 0 0, L_0xf0eaa0;  1 drivers
v0xf09b70_0 .net *"_ivl_36", 0 0, L_0xf0ec20;  1 drivers
v0xf09c50_0 .net *"_ivl_39", 0 0, L_0xf0ece0;  1 drivers
v0xf09d10_0 .net *"_ivl_4", 0 0, L_0xf0da60;  1 drivers
v0xf09f00_0 .net *"_ivl_40", 0 0, L_0xf0ed80;  1 drivers
v0xf09fe0_0 .net *"_ivl_43", 0 0, L_0xf0eec0;  1 drivers
v0xf0a0a0_0 .net *"_ivl_44", 0 0, L_0xf0ebb0;  1 drivers
v0xf0a180_0 .net *"_ivl_47", 0 0, L_0xf0f050;  1 drivers
v0xf0a240_0 .net *"_ivl_48", 0 0, L_0xf0f0f0;  1 drivers
v0xf0a320_0 .net *"_ivl_50", 0 0, L_0xf0f290;  1 drivers
v0xf0a400_0 .net *"_ivl_52", 0 0, L_0xf0f3a0;  1 drivers
v0xf0a4e0_0 .net *"_ivl_55", 0 0, L_0xf0f4b0;  1 drivers
v0xf0a5a0_0 .net *"_ivl_56", 0 0, L_0xf0f5b0;  1 drivers
v0xf0a680_0 .net *"_ivl_59", 0 0, L_0xf0f670;  1 drivers
v0xf0a740_0 .net *"_ivl_60", 0 0, L_0xf0f710;  1 drivers
v0xf0a820_0 .net *"_ivl_62", 0 0, L_0xf0f8d0;  1 drivers
v0xf0a900_0 .net *"_ivl_64", 0 0, L_0xf0f9e0;  1 drivers
v0xf0a9e0_0 .net *"_ivl_66", 0 0, L_0xf0fb10;  1 drivers
v0xf0aac0_0 .net *"_ivl_69", 0 0, L_0xf0f410;  1 drivers
v0xf0ab80_0 .net *"_ivl_7", 0 0, L_0xf0db70;  1 drivers
v0xf0ae50_0 .net *"_ivl_70", 0 0, L_0xf0fc40;  1 drivers
v0xf0af30_0 .net *"_ivl_8", 0 0, L_0xf0dd20;  1 drivers
v0xf0b010_0 .net "a", 0 0, v0xf08550_0;  alias, 1 drivers
v0xf0b0b0_0 .net "b", 0 0, v0xf085f0_0;  alias, 1 drivers
v0xf0b1a0_0 .net "c", 0 0, v0xf08690_0;  alias, 1 drivers
v0xf0b290_0 .net "d", 0 0, v0xf087d0_0;  alias, 1 drivers
v0xf0b380_0 .net "out_pos", 0 0, L_0xf0fe20;  alias, 1 drivers
v0xf0b440_0 .net "out_sop", 0 0, L_0xf0e600;  alias, 1 drivers
L_0xf0d810 .reduce/nor v0xf08550_0;
L_0xf0d8b0 .reduce/nor v0xf085f0_0;
L_0xf0db70 .reduce/nor v0xf08690_0;
L_0xf0e7c0 .reduce/nor v0xf08550_0;
L_0xf0e860 .reduce/nor v0xf085f0_0;
L_0xf0e9c0 .reduce/nor v0xf08690_0;
L_0xf0ece0 .reduce/nor v0xf085f0_0;
L_0xf0eec0 .reduce/nor v0xf08690_0;
L_0xf0f050 .reduce/nor v0xf087d0_0;
L_0xf0f4b0 .reduce/nor v0xf08690_0;
L_0xf0f670 .reduce/nor v0xf087d0_0;
L_0xf0f410 .reduce/nor v0xf087d0_0;
S_0xf0b5c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xec0ce0;
 .timescale -12 -12;
E_0xea89f0 .event anyedge, v0xf0c3b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf0c3b0_0;
    %nor/r;
    %assign/vec4 v0xf0c3b0_0, 0;
    %wait E_0xea89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf07a20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf088c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf08960_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf07a20;
T_4 ;
    %wait E_0xebf4c0;
    %load/vec4 v0xf08a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf088c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf07a20;
T_5 ;
    %wait E_0xebf360;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %wait E_0xebf360;
    %load/vec4 v0xf088c0_0;
    %store/vec4 v0xf08960_0, 0, 1;
    %fork t_1, S_0xf07d50;
    %jmp t_0;
    .scope S_0xf07d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf07f90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf07f90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xebf360;
    %load/vec4 v0xf07f90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf07f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf07f90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf07a20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebf4c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf087d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf08690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf085f0_0, 0;
    %assign/vec4 v0xf08550_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf088c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf08960_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xec0ce0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf0bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf0c3b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xec0ce0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf0bf50_0;
    %inv;
    %store/vec4 v0xf0bf50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xec0ce0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf08730_0, v0xf0c520_0, v0xf0bd70_0, v0xf0be10_0, v0xf0beb0_0, v0xf0bff0_0, v0xf0c270_0, v0xf0c1d0_0, v0xf0c130_0, v0xf0c090_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xec0ce0;
T_9 ;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xec0ce0;
T_10 ;
    %wait E_0xebf4c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf0c310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
    %load/vec4 v0xf0c450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf0c310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf0c270_0;
    %load/vec4 v0xf0c270_0;
    %load/vec4 v0xf0c1d0_0;
    %xor;
    %load/vec4 v0xf0c270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf0c130_0;
    %load/vec4 v0xf0c130_0;
    %load/vec4 v0xf0c090_0;
    %xor;
    %load/vec4 v0xf0c130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf0c310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf0c310_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter0/response4/top_module.sv";
