**RISC-V Linux/XV6 SoCs**
================================
**KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC Linux/XV6
SoC**, a robust RISC-V design with full virtual memory support, seamlessly
running Linux and XV6.
[KianV SV32 RV32IMA SoC](https://github.com/splinedrive/kianRiscV/tree/master/linux_socs/kianv_mc_rv32ima_sv32)
<img src="kianv_soc_core_bus.png" alt="KianV SoC Core Bus" />

**Linux ASIC Designs**
======================
Check out the nice RISC-V uLinux ASIC I builtâ€”see the article at 
[FOSSI Foundation](https://fossi-foundation.org/blog/2025-01-14-ecl82).
<img src="ulinux_asic_tt05.jpg" alt="Kianv uLinux ASIC Soc TT05" />


```
 __  __ __               ___ ___ _____   __
|  |/  |__|.---.-.-----.|   |   |     |_|__|.-----.--.--.--.--.
|     <|  ||  _  |     ||   |   |       |  ||     |  |  |_   _|
|__|\__|__||___._|__|__| \_____/|_______|__||__|__|_____|__.__|
```

<img src="zendots_blue_red.png" alt="Kianv logo"/>
