{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"infect_sweep"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"infect_sweep.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"infect_sweep.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"infect_sweep.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"8192 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"8192 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"8192 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"8192 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32768 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"c"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":178
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"c"
                  , "Start Cycle":"8"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":167
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"6"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"infect_sweep.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"infect_sweep.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":18
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":180
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"c"
                  , "Start Cycle":"3"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":181
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":183
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Loads from":"P"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":178
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"9"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"infect_sweep.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"infect_sweep.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"infect_sweep.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"infect_sweep.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":205
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"420"
                  , "Latency":"137"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":207
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"16 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"559"
                  , "Latency":"132"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":207
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"16 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"692"
                  , "Latency":"132"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"30"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"826"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"826"
              , "II":"413"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 413. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":31
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":32
              , "name":"c"
              , "debug":
              [
                [
                  {
                    "filename":"device/main.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4004B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4004 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32768 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":37
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":32
      , "to":17
    }
    , {
      "from":32
      , "to":18
    }
    , {
      "from":16
      , "to":32
    }
    , {
      "from":6
      , "to":4
    }
    , {
      "from":6
      , "to":25
    }
    , {
      "from":3
      , "to":25
    }
    , {
      "from":12
      , "to":26
    }
    , {
      "from":13
      , "to":26
    }
    , {
      "from":14
      , "to":26
    }
    , {
      "from":15
      , "to":26
    }
    , {
      "from":16
      , "to":26
    }
    , {
      "from":17
      , "to":26
    }
    , {
      "from":9
      , "to":6
    }
    , {
      "from":9
      , "to":27
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":18
      , "to":28
    }
    , {
      "from":19
      , "to":28
    }
    , {
      "from":20
      , "to":28
    }
    , {
      "from":21
      , "to":28
    }
    , {
      "from":10
      , "to":8
    }
    , {
      "from":28
      , "to":8
    }
    , {
      "from":10
      , "to":9
    }
    , {
      "from":30
      , "to":10
    }
    , {
      "from":30
      , "to":29
    }
    , {
      "from":8
      , "to":29
    }
    , {
      "from":22
      , "to":30
    }
    , {
      "from":23
      , "to":30
    }
    , {
      "from":24
      , "to":30
    }
    , {
      "from":25
      , "to":12
    }
    , {
      "from":25
      , "to":13
    }
    , {
      "from":25
      , "to":14
    }
    , {
      "from":25
      , "to":15
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":13
      , "to":16
    }
    , {
      "from":14
      , "to":16
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":12
      , "to":17
    }
    , {
      "from":13
      , "to":17
    }
    , {
      "from":14
      , "to":17
    }
    , {
      "from":15
      , "to":17
    }
    , {
      "from":27
      , "to":18
    }
    , {
      "from":18
      , "to":19
    }
    , {
      "from":19
      , "to":20
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":29
      , "to":22
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":22
      , "to":24
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":37
      , "to":20
    }
    , {
      "from":37
      , "to":12
    }
    , {
      "from":37
      , "to":14
    }
    , {
      "from":37
      , "to":22
    }
    , {
      "from":37
      , "to":21
    }
    , {
      "from":37
      , "to":15
    }
    , {
      "from":37
      , "to":19
    }
    , {
      "from":37
      , "to":24
    }
    , {
      "from":37
      , "to":23
    }
    , {
      "from":37
      , "to":13
    }
  ]
}
