set ::env(PROJECT_NAME) apbtoaes128
set ::env(DESIGN_TOP) vedic8x8
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/apbtoaes128/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/apbtoaes128/rtl/aes_ip.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
