Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/HWD/Assy/main_isim_beh.exe -prj D:/HWD/Assy/main_beh.prj work.main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/HWD/Assy/main.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/HWD/Assy/DECODE.vhd" into library work
Parsing VHDL file "D:/HWD/Assy/CLKDIVIDER1000.vhd" into library work
Parsing VHDL file "D:/HWD/Assy/calcuator.vhd" into library work
Parsing VHDL file "D:/HWD/Assy/BCD.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module D2_4E_HXILINX_main
Compiling module CB2CE_HXILINX_main
Compiling module GND
Compiling module VCC
Compiling module INV
Compiling module AND2B1
Compiling module FTC_HXILINX_main
Compiling module main
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity pluser [pluser_default]
Compiling architecture behavioral of entity minuser [minuser_default]
Compiling architecture behavioral of entity multriplier [multriplier_default]
Compiling architecture behavioral of entity divisioner [divisioner_default]
Compiling architecture behavioral of entity sqrt [\sqrt(24)\]
Compiling architecture behavioral of entity pytha [\pytha(24)\]
Compiling architecture behavioral of entity triangle [\triangle(24)\]
Compiling architecture behavioral of entity circle [\circle(24)\]
Compiling architecture behavioral of entity calcuator [calcuator_default]
Compiling architecture behavioral of entity BCD [bcd_default]
Compiling architecture behavioral of entity DECODE [decode_default]
Compiling architecture behavioral of entity CLKDIVIDER10000 [clkdivider10000_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Compiled 9 Verilog Units
Built simulation executable D:/HWD/Assy/main_isim_beh.exe
Fuse Memory Usage: 38084 KB
Fuse CPU Usage: 952 ms
