;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; To_ESP
To_ESP__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
To_ESP__0__MASK EQU 0x40
To_ESP__0__PC EQU CYREG_PRT3_PC6
To_ESP__0__PORT EQU 3
To_ESP__0__SHIFT EQU 6
To_ESP__AG EQU CYREG_PRT3_AG
To_ESP__AMUX EQU CYREG_PRT3_AMUX
To_ESP__BIE EQU CYREG_PRT3_BIE
To_ESP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
To_ESP__BYP EQU CYREG_PRT3_BYP
To_ESP__CTL EQU CYREG_PRT3_CTL
To_ESP__DM0 EQU CYREG_PRT3_DM0
To_ESP__DM1 EQU CYREG_PRT3_DM1
To_ESP__DM2 EQU CYREG_PRT3_DM2
To_ESP__DR EQU CYREG_PRT3_DR
To_ESP__INP_DIS EQU CYREG_PRT3_INP_DIS
To_ESP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
To_ESP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
To_ESP__LCD_EN EQU CYREG_PRT3_LCD_EN
To_ESP__MASK EQU 0x40
To_ESP__PORT EQU 3
To_ESP__PRT EQU CYREG_PRT3_PRT
To_ESP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
To_ESP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
To_ESP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
To_ESP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
To_ESP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
To_ESP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
To_ESP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
To_ESP__PS EQU CYREG_PRT3_PS
To_ESP__SHIFT EQU 6
To_ESP__SLW EQU CYREG_PRT3_SLW

; Timer_1
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Timer_2
Timer_2_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_2_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_2_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_2_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_2_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_2_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_2_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_2_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_2_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_2_TimerHW__PM_ACT_MSK EQU 0x02
Timer_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_2_TimerHW__PM_STBY_MSK EQU 0x02
Timer_2_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_2_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_2_TimerHW__SR0 EQU CYREG_TMR1_SR0

; From_ESP
From_ESP__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
From_ESP__0__MASK EQU 0x80
From_ESP__0__PC EQU CYREG_PRT3_PC7
From_ESP__0__PORT EQU 3
From_ESP__0__SHIFT EQU 7
From_ESP__AG EQU CYREG_PRT3_AG
From_ESP__AMUX EQU CYREG_PRT3_AMUX
From_ESP__BIE EQU CYREG_PRT3_BIE
From_ESP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
From_ESP__BYP EQU CYREG_PRT3_BYP
From_ESP__CTL EQU CYREG_PRT3_CTL
From_ESP__DM0 EQU CYREG_PRT3_DM0
From_ESP__DM1 EQU CYREG_PRT3_DM1
From_ESP__DM2 EQU CYREG_PRT3_DM2
From_ESP__DR EQU CYREG_PRT3_DR
From_ESP__INP_DIS EQU CYREG_PRT3_INP_DIS
From_ESP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
From_ESP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
From_ESP__LCD_EN EQU CYREG_PRT3_LCD_EN
From_ESP__MASK EQU 0x80
From_ESP__PORT EQU 3
From_ESP__PRT EQU CYREG_PRT3_PRT
From_ESP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
From_ESP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
From_ESP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
From_ESP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
From_ESP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
From_ESP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
From_ESP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
From_ESP__PS EQU CYREG_PRT3_PS
From_ESP__SHIFT EQU 7
From_ESP__SLW EQU CYREG_PRT3_SLW

; Console_2
Console_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Console_2__0__MASK EQU 0x01
Console_2__0__PC EQU CYREG_PRT0_PC0
Console_2__0__PORT EQU 0
Console_2__0__SHIFT EQU 0
Console_2__AG EQU CYREG_PRT0_AG
Console_2__AMUX EQU CYREG_PRT0_AMUX
Console_2__BIE EQU CYREG_PRT0_BIE
Console_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Console_2__BYP EQU CYREG_PRT0_BYP
Console_2__CTL EQU CYREG_PRT0_CTL
Console_2__DM0 EQU CYREG_PRT0_DM0
Console_2__DM1 EQU CYREG_PRT0_DM1
Console_2__DM2 EQU CYREG_PRT0_DM2
Console_2__DR EQU CYREG_PRT0_DR
Console_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Console_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Console_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Console_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Console_2__MASK EQU 0x01
Console_2__PORT EQU 0
Console_2__PRT EQU CYREG_PRT0_PRT
Console_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Console_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Console_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Console_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Console_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Console_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Console_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Console_2__PS EQU CYREG_PRT0_PS
Console_2__SHIFT EQU 0
Console_2__SLW EQU CYREG_PRT0_SLW

; n64_one_bit
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
n64_one_bit_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB00_A0
n64_one_bit_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB00_A1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB00_D0
n64_one_bit_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB00_D1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
n64_one_bit_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB00_F0
n64_one_bit_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB00_F1
n64_one_bit_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
n64_one_bit_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
n64_one_bit_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
n64_one_bit_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
n64_one_bit_bSR_StsReg__3__MASK EQU 0x08
n64_one_bit_bSR_StsReg__3__POS EQU 3
n64_one_bit_bSR_StsReg__4__MASK EQU 0x10
n64_one_bit_bSR_StsReg__4__POS EQU 4
n64_one_bit_bSR_StsReg__5__MASK EQU 0x20
n64_one_bit_bSR_StsReg__5__POS EQU 5
n64_one_bit_bSR_StsReg__6__MASK EQU 0x40
n64_one_bit_bSR_StsReg__6__POS EQU 6
n64_one_bit_bSR_StsReg__MASK EQU 0x78
n64_one_bit_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
n64_one_bit_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
n64_one_bit_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
n64_one_bit_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
n64_one_bit_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
n64_one_bit_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
n64_one_bit_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB00_ST
n64_one_bit_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
n64_one_bit_bSR_SyncCtl_CtrlReg__0__POS EQU 0
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
n64_one_bit_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
n64_one_bit_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
n64_one_bit_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
n64_one_bit_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
n64_one_bit_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
n64_one_bit_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
n64_one_bit_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

; uart_rx_int
uart_rx_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
uart_rx_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
uart_rx_int__INTC_MASK EQU 0x02
uart_rx_int__INTC_NUMBER EQU 1
uart_rx_int__INTC_PRIOR_NUM EQU 7
uart_rx_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
uart_rx_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
uart_rx_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; System_Clock
System_Clock_Slow__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
System_Clock_Slow__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
System_Clock_Slow__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
System_Clock_Slow__CFG2_SRC_SEL_MASK EQU 0x07
System_Clock_Slow__INDEX EQU 0x00
System_Clock_Slow__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
System_Clock_Slow__PM_ACT_MSK EQU 0x01
System_Clock_Slow__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
System_Clock_Slow__PM_STBY_MSK EQU 0x01

; n64_init_isr
n64_init_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
n64_init_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
n64_init_isr__INTC_MASK EQU 0x20000
n64_init_isr__INTC_NUMBER EQU 17
n64_init_isr__INTC_PRIOR_NUM EQU 7
n64_init_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
n64_init_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
n64_init_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; n64_zero_bit
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
n64_zero_bit_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
n64_zero_bit_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
n64_zero_bit_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
n64_zero_bit_bSR_StsReg__3__MASK EQU 0x08
n64_zero_bit_bSR_StsReg__3__POS EQU 3
n64_zero_bit_bSR_StsReg__4__MASK EQU 0x10
n64_zero_bit_bSR_StsReg__4__POS EQU 4
n64_zero_bit_bSR_StsReg__5__MASK EQU 0x20
n64_zero_bit_bSR_StsReg__5__POS EQU 5
n64_zero_bit_bSR_StsReg__6__MASK EQU 0x40
n64_zero_bit_bSR_StsReg__6__POS EQU 6
n64_zero_bit_bSR_StsReg__MASK EQU 0x78
n64_zero_bit_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
n64_zero_bit_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
n64_zero_bit_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
n64_zero_bit_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
n64_zero_bit_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
n64_zero_bit_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
n64_zero_bit_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
n64_zero_bit_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
n64_zero_bit_bSR_SyncCtl_CtrlReg__0__POS EQU 0
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
n64_zero_bit_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
n64_zero_bit_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
n64_zero_bit_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
n64_zero_bit_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; N64_Shift_Clock
N64_Shift_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
N64_Shift_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
N64_Shift_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
N64_Shift_Clock__CFG2_SRC_SEL_MASK EQU 0x07
N64_Shift_Clock__INDEX EQU 0x01
N64_Shift_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
N64_Shift_Clock__PM_ACT_MSK EQU 0x02
N64_Shift_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
N64_Shift_Clock__PM_STBY_MSK EQU 0x02

; n64_comm_state_isr
n64_comm_state_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
n64_comm_state_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
n64_comm_state_isr__INTC_MASK EQU 0x01
n64_comm_state_isr__INTC_NUMBER EQU 0
n64_comm_state_isr__INTC_PRIOR_NUM EQU 7
n64_comm_state_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
n64_comm_state_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
n64_comm_state_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; n64_ShiftReg_commack
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB04_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB04_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB04_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB04_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB04_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB04_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB05_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB05_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB05_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB05_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB05_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB05_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB06_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB06_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB06_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB06_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB06_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB06_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB07_A0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB07_A1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB07_D0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB07_D1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB07_F0
n64_ShiftReg_commack_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB07_F1
n64_ShiftReg_commack_bSR_StsReg__0__MASK EQU 0x01
n64_ShiftReg_commack_bSR_StsReg__0__POS EQU 0
n64_ShiftReg_commack_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
n64_ShiftReg_commack_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
n64_ShiftReg_commack_bSR_StsReg__3__MASK EQU 0x08
n64_ShiftReg_commack_bSR_StsReg__3__POS EQU 3
n64_ShiftReg_commack_bSR_StsReg__4__MASK EQU 0x10
n64_ShiftReg_commack_bSR_StsReg__4__POS EQU 4
n64_ShiftReg_commack_bSR_StsReg__5__MASK EQU 0x20
n64_ShiftReg_commack_bSR_StsReg__5__POS EQU 5
n64_ShiftReg_commack_bSR_StsReg__6__MASK EQU 0x40
n64_ShiftReg_commack_bSR_StsReg__6__POS EQU 6
n64_ShiftReg_commack_bSR_StsReg__MASK EQU 0x79
n64_ShiftReg_commack_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
n64_ShiftReg_commack_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
n64_ShiftReg_commack_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__0__POS EQU 0
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
n64_ShiftReg_commack_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; count_time_to_transmit
count_time_to_transmit_CounterHW__CAP0 EQU CYREG_TMR2_CAP0
count_time_to_transmit_CounterHW__CAP1 EQU CYREG_TMR2_CAP1
count_time_to_transmit_CounterHW__CFG0 EQU CYREG_TMR2_CFG0
count_time_to_transmit_CounterHW__CFG1 EQU CYREG_TMR2_CFG1
count_time_to_transmit_CounterHW__CFG2 EQU CYREG_TMR2_CFG2
count_time_to_transmit_CounterHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
count_time_to_transmit_CounterHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
count_time_to_transmit_CounterHW__PER0 EQU CYREG_TMR2_PER0
count_time_to_transmit_CounterHW__PER1 EQU CYREG_TMR2_PER1
count_time_to_transmit_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
count_time_to_transmit_CounterHW__PM_ACT_MSK EQU 0x04
count_time_to_transmit_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
count_time_to_transmit_CounterHW__PM_STBY_MSK EQU 0x04
count_time_to_transmit_CounterHW__RT0 EQU CYREG_TMR2_RT0
count_time_to_transmit_CounterHW__RT1 EQU CYREG_TMR2_RT1
count_time_to_transmit_CounterHW__SR0 EQU CYREG_TMR2_SR0

; n64_ShiftReg_buttonstate
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB06_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB06_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB06_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB06_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB06_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB06_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB07_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB07_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB07_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB07_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB07_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB07_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB08_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB08_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB08_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB08_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB08_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB08_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB09_A0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB09_A1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB09_D0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB09_D1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB09_F0
n64_ShiftReg_buttonstate_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB09_F1
n64_ShiftReg_buttonstate_bSR_StsReg__0__MASK EQU 0x01
n64_ShiftReg_buttonstate_bSR_StsReg__0__POS EQU 0
n64_ShiftReg_buttonstate_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
n64_ShiftReg_buttonstate_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
n64_ShiftReg_buttonstate_bSR_StsReg__3__MASK EQU 0x08
n64_ShiftReg_buttonstate_bSR_StsReg__3__POS EQU 3
n64_ShiftReg_buttonstate_bSR_StsReg__4__MASK EQU 0x10
n64_ShiftReg_buttonstate_bSR_StsReg__4__POS EQU 4
n64_ShiftReg_buttonstate_bSR_StsReg__5__MASK EQU 0x20
n64_ShiftReg_buttonstate_bSR_StsReg__5__POS EQU 5
n64_ShiftReg_buttonstate_bSR_StsReg__6__MASK EQU 0x40
n64_ShiftReg_buttonstate_bSR_StsReg__6__POS EQU 6
n64_ShiftReg_buttonstate_bSR_StsReg__MASK EQU 0x79
n64_ShiftReg_buttonstate_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
n64_ShiftReg_buttonstate_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
n64_ShiftReg_buttonstate_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB09_ST
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__0__POS EQU 0
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
n64_ShiftReg_buttonstate_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E11E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00020003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
