# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../../a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_rst_ACLK_48M_0/sim/design_1_rst_ACLK_48M_0.vhd" \

# Do not sort compile order
nosort
