Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Mar  1 10:32:40 2026
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file post_route_phys_opt_report_timing_summary_0.rpt -pb post_route_phys_opt_report_timing_summary_0.pb -rpx post_route_phys_opt_report_timing_summary_0.rpx
| Design            : thz_pipeline_top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Physopt postRoute
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                                  Violations  
-------  --------  -----------------------------------------------------------  ----------  
NTCN-11  Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.358        0.000                      0                85662        0.010        0.000                      0                85662        0.166        0.000                       0                 28980  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.358        0.000                      0                85662        0.010        0.000                      0                85662        0.166        0.000                       0                 28980  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.076ns (2.859%)  route 2.582ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 5.088 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.512ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.582     4.649                         thz_pipeline_top_i/chan_est_top_0/inst/ap_rst_n_inv
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.587     5.088                         thz_pipeline_top_i/chan_est_top_0/inst/ap_clk
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[6]/C
                         clock pessimism              0.097     5.185                           
                         clock uncertainty           -0.104     5.081                           
    SLICE_X57Y53         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     5.007    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                          5.007                           
                         arrival time                          -4.649                           
  -------------------------------------------------------------------
                         slack                                  0.358                           

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.076ns (2.859%)  route 2.582ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 5.088 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.512ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.582     4.649                         thz_pipeline_top_i/chan_est_top_0/inst/ap_rst_n_inv
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.587     5.088                         thz_pipeline_top_i/chan_est_top_0/inst/ap_clk
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[7]/C
                         clock pessimism              0.097     5.185                           
                         clock uncertainty           -0.104     5.081                           
    SLICE_X57Y53         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     5.007    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                          5.007                           
                         arrival time                          -4.649                           
  -------------------------------------------------------------------
                         slack                                  0.358                           

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.076ns (2.859%)  route 2.582ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 5.088 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.512ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.582     4.649                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/SR[0]
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/ap_enable_reg_pp0_iter2_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.587     5.088                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/ap_clk
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.097     5.185                           
                         clock uncertainty           -0.104     5.081                           
    SLICE_X57Y53         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     5.007    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                          5.007                           
                         arrival time                          -4.649                           
  -------------------------------------------------------------------
                         slack                                  0.358                           

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.076ns (2.859%)  route 2.582ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 5.088 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.512ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.582     4.649                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/flow_control_loop_pipe_sequential_init_U/SR[0]
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.587     5.088                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.097     5.185                           
                         clock uncertainty           -0.104     5.081                           
    SLICE_X57Y53         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     5.007    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                          5.007                           
                         arrival time                          -4.649                           
  -------------------------------------------------------------------
                         slack                                  0.358                           

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.076ns (2.859%)  route 2.582ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 5.088 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.512ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.582     4.649                         thz_pipeline_top_i/chan_est_top_0/inst/ap_rst_n_inv
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.587     5.088                         thz_pipeline_top_i/chan_est_top_0/inst/ap_clk
    SLICE_X57Y53         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg_reg/C
                         clock pessimism              0.097     5.185                           
                         clock uncertainty           -0.104     5.081                           
    SLICE_X57Y53         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     5.007    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                          5.007                           
                         arrival time                          -4.649                           
  -------------------------------------------------------------------
                         slack                                  0.358                           

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.226ns (8.243%)  route 2.516ns (91.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.512ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.465     4.531                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X59Y58         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.681 r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, routed)           0.051     4.732                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_513
    SLICE_X59Y58         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.598     5.099                         thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X59Y58         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.097     5.196                           
                         clock uncertainty           -0.104     5.092                           
    SLICE_X59Y58         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.117    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/grp_chan_est_top_Pipeline_weight_out_fu_210/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                          5.117                           
                         arrival time                          -4.732                           
  -------------------------------------------------------------------
                         slack                                  0.385                           

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.076ns (2.908%)  route 2.537ns (97.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.080 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.512ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.537     4.603                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_rst_n
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.579     5.080                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_clk
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.097     5.177                           
                         clock uncertainty           -0.104     5.074                           
    SLICE_X58Y60         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     5.000    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.000                           
                         arrival time                          -4.603                           
  -------------------------------------------------------------------
                         slack                                  0.396                           

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.076ns (2.908%)  route 2.537ns (97.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.080 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.512ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.537     4.603                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_rst_n
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.579     5.080                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_clk
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.097     5.177                           
                         clock uncertainty           -0.104     5.074                           
    SLICE_X58Y60         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     5.000    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.000                           
                         arrival time                          -4.603                           
  -------------------------------------------------------------------
                         slack                                  0.396                           

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.076ns (2.908%)  route 2.537ns (97.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.080 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.512ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.537     4.603                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_rst_n
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ack_in_t_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.579     5.080                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_clk
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ack_in_t_reg/C
                         clock pessimism              0.097     5.177                           
                         clock uncertainty           -0.104     5.074                           
    SLICE_X58Y60         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     5.000    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ack_in_t_reg
  -------------------------------------------------------------------
                         required time                          5.000                           
                         arrival time                          -4.603                           
  -------------------------------------------------------------------
                         slack                                  0.396                           

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.076ns (2.909%)  route 2.536ns (97.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 5.082 - 3.333 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.569ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.512ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990                         thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.066 f                       thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         2.536     4.602                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_rst_n
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/state_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r                       
    PS8_X0Y0             PS8                          0.000     3.333 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     3.476                         thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r                       thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.581     5.082                         thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/ap_clk
    SLICE_X58Y60         FDRE                                         r  pblock_chan_est      thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/state_reg[0]/C
                         clock pessimism              0.097     5.179                           
                         clock uncertainty           -0.104     5.076                           
    SLICE_X58Y60         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     5.002    pblock_chan_est        thz_pipeline_top_i/chan_est_top_0/inst/regslice_both_weight_stream_V_data_V_U/state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.002                           
                         arrival time                          -4.602                           
  -------------------------------------------------------------------
                         slack                                  0.399                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][133]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.060ns (29.557%)  route 0.143ns (70.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.551ns (routing 0.512ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.569ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.551     1.719    thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y74         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.779 r  thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][133]/Q
                         net (fo=1, routed)           0.143     1.922    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DID1
    SLICE_X53Y73         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.810     2.018    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X53Y73         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/CLK
                         clock pessimism             -0.164     1.853    
    SLICE_X53Y73         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     1.912    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.057ns (39.860%)  route 0.086ns (60.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.614ns (routing 0.512ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.569ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.614     1.782    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X64Y69         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.839 r  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/Q
                         net (fo=1, routed)           0.086     1.925    thz_pipeline_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[80]
    SLICE_X63Y69         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.809     2.017    thz_pipeline_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X63Y69         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
                         clock pessimism             -0.164     1.853    
    SLICE_X63Y69         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.915    thz_pipeline_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.579ns (routing 0.512ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.569ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.579     1.747    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X61Y79         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.805 r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]/Q
                         net (fo=1, routed)           0.107     1.912    thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[89]
    SLICE_X59Y79         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.796     2.004    thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X59Y79         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/C
                         clock pessimism             -0.164     1.840    
    SLICE_X59Y79         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.902    thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.576ns (routing 0.512ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.569ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.576     1.744    thz_pipeline_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X56Y42         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.802 r  thz_pipeline_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]/Q
                         net (fo=1, routed)           0.127     1.929    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIF0
    SLICE_X53Y42         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.801     2.009    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X53Y42         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/CLK
                         clock pessimism             -0.169     1.840    
    SLICE_X53Y42         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     1.918    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.258%)  route 0.126ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.553ns (routing 0.512ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.569ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.553     1.721    thz_pipeline_top_i/axi_smc1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X54Y109        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.781 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/Q
                         net (fo=1, routed)           0.126     1.907    thz_pipeline_top_i/axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIA1
    SLICE_X56Y111        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.795     2.003    thz_pipeline_top_i/axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X56Y111        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/CLK
                         clock pessimism             -0.165     1.838    
    SLICE_X56Y111        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     1.896    thz_pipeline_top_i/axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][69]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.582ns (routing 0.512ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.569ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.582     1.750    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X61Y75         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.808 r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[69]/Q
                         net (fo=1, routed)           0.081     1.889    thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[57]
    SLICE_X59Y75         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.772     1.980    thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X59Y75         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][69]/C
                         clock pessimism             -0.164     1.816    
    SLICE_X59Y75         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.878    thz_pipeline_top_i/axi_smc1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][69]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.080ns (48.213%)  route 0.086ns (51.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.578ns (routing 0.512ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.569ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.578     1.746    thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/aclk
    SLICE_X59Y29         FDRE                                         r  thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.804 r  thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/Q
                         net (fo=4, routed)           0.062     1.866    thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41_0[11]
    SLICE_X58Y29         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.888 r  thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].mux41/O
                         net (fo=1, routed)           0.024     1.912    thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].mux_out
    SLICE_X58Y29         FDRE                                         r  thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.802     2.010    thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/aclk
    SLICE_X58Y29         FDRE                                         r  thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                         clock pessimism             -0.168     1.842    
    SLICE_X58Y29         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.902    thz_pipeline_top_i/xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.237%)  route 0.090ns (52.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.557ns (routing 0.512ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.569ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.557     1.725    thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y93         FDRE                                         r  thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.784 r  thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.066     1.850    thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].mux41_0[8]
    SLICE_X59Y93         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.872 r  thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].mux41/O
                         net (fo=1, routed)           0.024     1.896    thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].mux_out
    SLICE_X59Y93         FDRE                                         r  thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.782     1.990    thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/aclk
    SLICE_X59Y93         FDRE                                         r  thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                         clock pessimism             -0.164     1.826    
    SLICE_X59Y93         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.886    thz_pipeline_top_i/xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.594ns (routing 0.512ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.569ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.594     1.762    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X61Y59         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.820 r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[117]/Q
                         net (fo=1, routed)           0.114     1.934    thz_pipeline_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[60]
    SLICE_X59Y59         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.823     2.031    thz_pipeline_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X59Y59         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/C
                         clock pessimism             -0.168     1.863    
    SLICE_X59Y59         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.923    thz_pipeline_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.986%)  route 0.147ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.568ns (routing 0.512ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.569ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.568     1.736    thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y70         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.796 r  thz_pipeline_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/Q
                         net (fo=1, routed)           0.147     1.943    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF0
    SLICE_X53Y70         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.811     2.019    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X53Y70         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                         clock pessimism             -0.164     1.854    
    SLICE_X53Y70         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     1.932    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X1Y15  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X2Y27  thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y26  thz_pipeline_top_i/beamformer_top_0/inst/weights_im_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y34  thz_pipeline_top_i/beamformer_top_0/inst/weights_im_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y32  thz_pipeline_top_i/beamformer_top_0/inst/weights_im_3_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.150ns (15.974%)  route 0.789ns (84.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.512ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.488     0.488    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y240        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.638 r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.301     0.939    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.689     1.857    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.060ns (13.667%)  route 0.379ns (86.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.352ns, distribution 0.838ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.255     0.255    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y240        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.315 r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.124     0.439    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.190     1.362    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.078ns (1.917%)  route 3.991ns (98.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.512ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.991     6.063    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y22         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.576     1.744    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y22         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.078ns (1.917%)  route 3.991ns (98.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.512ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.991     6.063    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y22         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.576     1.744    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y22         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.078ns (1.917%)  route 3.991ns (98.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.512ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.991     6.063    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y22         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.576     1.744    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y22         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 0.078ns (1.995%)  route 3.831ns (98.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.512ns, distribution 1.062ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.831     5.903    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y9          FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.574     1.742    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y9          FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 0.078ns (1.995%)  route 3.831ns (98.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.512ns, distribution 1.062ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.831     5.903    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y9          FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.574     1.742    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y9          FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 0.078ns (1.995%)  route 3.831ns (98.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.512ns, distribution 1.062ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.831     5.903    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y9          FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.574     1.742    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y9          FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 0.078ns (2.022%)  route 3.780ns (97.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.512ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.780     5.852    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y53         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.604     1.772    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y53         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 0.078ns (2.022%)  route 3.780ns (97.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.512ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.780     5.852    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y53         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.604     1.772    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y53         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 0.078ns (2.022%)  route 3.780ns (97.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.512ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.780     5.852    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y53         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.604     1.772    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y53         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 0.078ns (2.047%)  route 3.733ns (97.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.569ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.512ns, distribution 1.066ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.786     1.994    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          3.733     5.805    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y11         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.578     1.746    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y11         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.039ns (20.245%)  route 0.154ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.352ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.154     1.310    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.107     1.279    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.039ns (20.245%)  route 0.154ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.352ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.154     1.310    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.107     1.279    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.039ns (20.245%)  route 0.154ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.352ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.154     1.310    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.107     1.279    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.584%)  route 0.171ns (81.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.171     1.327    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y85         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.103     1.275    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y85         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.584%)  route 0.171ns (81.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.171     1.327    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y85         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.103     1.275    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y85         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.584%)  route 0.171ns (81.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.171     1.327    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y85         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.103     1.275    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y85         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.053ns (19.343%)  route 0.221ns (80.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.352ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.980     1.119    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.157 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, routed)         0.161     1.318    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X54Y197        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.333 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.060     1.393    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X54Y197        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.114     1.286    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X54Y197        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.147%)  route 0.258ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.352ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.258     1.414    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y92         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.104     1.276    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y92         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.147%)  route 0.258ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.352ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.258     1.414    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y92         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.104     1.276    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y92         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.147%)  route 0.258ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.311ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.352ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       0.979     1.118    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.258     1.414    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y92         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.104     1.276    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y92         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.212ns  (logic 1.408ns (63.662%)  route 0.804ns (36.338%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<14>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<14>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.804     2.212    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_526
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[14]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.173ns  (logic 1.408ns (64.791%)  route 0.765ns (35.209%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.765     2.173    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_539
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.172ns  (logic 1.408ns (64.813%)  route 0.764ns (35.187%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.764     2.172    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_538
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[2]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.156ns  (logic 1.408ns (65.302%)  route 0.748ns (34.698%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[13])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<13>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<13>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.748     2.156    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_527
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[13]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.120ns  (logic 1.408ns (66.417%)  route 0.712ns (33.583%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[8])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<8>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<8>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.712     2.120    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_532
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.120ns  (logic 1.408ns (66.425%)  route 0.712ns (33.575%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[9])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<9>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[9]_V_DATA[9])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<9>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[9]_ALU_OUT[9])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           0.712     2.120    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_531
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[9]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 1.408ns (66.484%)  route 0.710ns (33.516%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[5])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[5]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<5>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[5]_V_DATA[5])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<5>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[5]_ALU_OUT[5])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.710     2.118    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_535
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.107ns  (logic 1.408ns (66.831%)  route 0.699ns (33.169%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[7])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<7>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<7>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.699     2.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_533
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 1.408ns (66.967%)  route 0.695ns (33.033%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<4>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<4>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.695     2.103    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_536
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[4]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 1.408ns (67.357%)  route 0.682ns (32.643%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 0.512ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, routed)          0.682     2.090    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_525
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.720     1.888    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.250ns (79.365%)  route 0.065ns (20.635%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.290ns (routing 0.352ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y99        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[26])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<26>
    DSP48E2_X0Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<26>
    DSP48E2_X0Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[26])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<26>
    DSP48E2_X0Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[26]_P[26])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[26]
                         net (fo=1, routed)           0.065     0.315    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_515
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.290     1.462    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[26]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.250ns (79.365%)  route 0.065ns (20.635%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.352ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[23])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.065     0.315    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_517
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.193     1.365    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[23]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.250ns (79.365%)  route 0.065ns (20.635%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.352ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y67        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[23])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.065     0.315    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_518
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.195     1.367    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[23]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.250ns (77.549%)  route 0.072ns (22.451%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.352ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.072     0.322    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_533
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.192     1.364    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.250ns (77.399%)  route 0.073ns (22.601%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.352ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.073     0.323    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_518
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.193     1.365    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.250ns (77.399%)  route 0.073ns (22.601%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.352ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y67        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.073     0.323    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_519
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.195     1.367    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.250ns (76.628%)  route 0.076ns (23.372%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.352ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<6>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<6>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[6]
                         net (fo=2, routed)           0.076     0.326    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_534
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.192     1.364    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[6]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.250ns (76.628%)  route 0.076ns (23.372%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.194ns (routing 0.352ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y67        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[6]
                         net (fo=2, routed)           0.076     0.326    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_535
    SLICE_X70Y165        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.194     1.366    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y165        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[6]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.250ns (76.220%)  route 0.078ns (23.780%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.352ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[16])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<16>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<16>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<16>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.078     0.328    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_524
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.193     1.365    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.250ns (76.220%)  route 0.078ns (23.780%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.352ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[17])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.078     0.328    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_523
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, routed)       1.193     1.365    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[17]_srl2/CLK





