Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 16 18:20:16 2025
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   297 |
|    Minimum number of control sets                        |   297 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   297 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |   291 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              49 |           18 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |            9254 |         4278 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out1 |                                      | buffer_filler/data_out[31]_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1 | RX/shift_buffer                      | RX/shift_counter                   |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 | RX/shift_buffer                      |                                    |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out1 |                                      | RX/baud_clk_i_1_n_0                |                3 |             11 |         3.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/counter                    | instr_mem/load_done_i_2_n_0        |                5 |             11 |         2.20 |
|  clk_wiz/inst/clk_out1 |                                      |                                    |                7 |             12 |         1.71 |
|  clk_wiz/inst/clk_out1 |                                      | clk_wiz_i_1_n_0                    |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1 | RX/valid                             | buffer_filler/data_out[31]_i_2_n_0 |                4 |             26 |         6.50 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[43][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[39][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[3][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[40][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[41][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[42][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[45][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[44][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[48][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[38][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[37][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[36][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[35][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[34][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[33][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[32][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[31][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[54][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[62][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[61][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[60][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[5][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[59][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[58][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[57][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[56][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[55][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[46][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[53][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[52][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[51][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[50][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[4][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[49][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[27][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[47][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[237][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[244][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[243][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[242][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[241][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[240][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[23][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[239][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[238][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[245][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[236][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[235][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[234][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[233][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[232][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[231][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[230][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[22][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[252][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |                7 |             32 |         4.57 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[2][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[29][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[28][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[67][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[26][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[25][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[254][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[253][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[30][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[251][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[250][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[24][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[249][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[248][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[247][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[246][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[14][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[21][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[20][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[1][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[19][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[18][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[17][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[16][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[15][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[22][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[13][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[12][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[11][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[10][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[9][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[99][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[98][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[97][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[30][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[9][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[8][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[7][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[6][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[5][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[4][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[3][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[31][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[96][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[2][31]_i_1_n_0   | u_regfile/registers[1][31]_i_2_n_0 |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[29][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[28][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[27][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[26][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[25][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[24][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | u_regfile/registers[23][31]_i_1_n_0  | u_regfile/registers[1][31]_i_2_n_0 |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[71][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[79][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[78][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[77][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[76][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[75][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[74][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               24 |             32 |         1.33 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[73][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[72][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[7][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[70][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[6][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[69][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[68][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[226][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[66][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[65][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[64][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[88][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[95][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[94][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[93][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[92][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[91][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[90][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[8][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[89][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[63][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[87][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[86][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[85][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[84][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[83][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |                7 |             32 |         4.57 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[82][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[81][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[80][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[138][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[146][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[145][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[144][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[143][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[142][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[141][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[140][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[13][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[139][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[147][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[137][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[136][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[135][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[134][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[133][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[132][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[131][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[130][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[155][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[229][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[161][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[160][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[15][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[159][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[158][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[157][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[156][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[12][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[154][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[153][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[152][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[151][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[150][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[14][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[149][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[148][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[105][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[112][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[111][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[110][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[10][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[109][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[108][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[107][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[106][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[113][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[104][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[103][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[102][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[101][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[100][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers                  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | buffer_filler/data_out[31]_i_1_n_0   | buffer_filler/data_out[31]_i_2_n_0 |                6 |             32 |         5.33 |
|  clk_wiz/inst/clk_out1 |                                      | u_PC/pc[31]_i_2_n_0                |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[121][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[129][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[128][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[127][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[126][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[125][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[124][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[123][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[122][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[162][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[120][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[11][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[119][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[118][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[117][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[116][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[115][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[114][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[203][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[210][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[20][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[209][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[208][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[207][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[206][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[205][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[204][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[211][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[202][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[201][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[200][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[1][31]_i_1_n_0   | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[19][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[199][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[198][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[197][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[21][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[228][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[227][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[225][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[224][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[223][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[222][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[221][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[220][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[196][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[219][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[218][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[217][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[216][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[215][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[214][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[213][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[212][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[171][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[179][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[178][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[177][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[176][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[175][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[174][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[173][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[172][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[17][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[170][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[16][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[169][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[168][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[167][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[166][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[165][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[164][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[188][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[195][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[194][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[193][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               12 |             32 |         2.67 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[192][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               11 |             32 |         2.91 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[191][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[190][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[18][31]_i_1_n_0  | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[189][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[163][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[187][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[186][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[185][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[184][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[183][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               16 |             32 |         2.00 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[182][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               14 |             32 |         2.29 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[181][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               15 |             32 |         2.13 |
|  clk_wiz/inst/clk_out1 | instr_mem/registers[180][31]_i_1_n_0 | instr_mem/load_done_i_2_n_0        |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1 | instr_mem/load_done_i_1_n_0          | instr_mem/load_done_i_2_n_0        |               13 |             33 |         2.54 |
+------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+


