{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1501485478312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chris_HPS 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"chris_HPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501485478316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501485478341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501485478342 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501485478689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501485478739 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501485478813 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1501485486951 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 8 global CLKCTRL_G11 " "clk~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1501485486988 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1501485486988 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501485487003 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501485487004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501485487004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501485487005 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501485487005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501485487005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501485487005 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501485487470 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc " "Reading SDC File: '/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501485487471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 1 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(1): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487471 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487471 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 3 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(3): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 5 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(5): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 7 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(7): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 9 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(9): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 11 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(11): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 12 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(12): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 13 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(13): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(14): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501485487473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501485487473 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501485487474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1501485487476 ""}
{ "Error" "0" "" "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" {  } {  } 0 0 "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Error" "0" "" "Verify the following:" {  } {  } 0 0 "Verify the following:" 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Error" "0" "" " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" {  } {  } 0 0 " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Error" "0" "" " The core is not the top-level of the project" {  } {  } 0 0 " The core is not the top-level of the project" 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Error" "0" "" " The memory interface pins are exported to the top-level of the project" {  } {  } 0 0 " The memory interface pins are exported to the top-level of the project" 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Error" "0" "" "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," {  } {  } 0 0 "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Error" "0" "" " clean up any stale SDC_FILE references from the QSF/QIP files." {  } {  } 0 0 " clean up any stale SDC_FILE references from the QSF/QIP files." 0 0 "Fitter" 0 0 1501485487477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501485487477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1501485487479 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1501485487479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501485487485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1501485487485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501485487485 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501485487487 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501485487502 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1501485487503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 8 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1577 " "Peak virtual memory: 1577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501485487770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 31 15:18:07 2017 " "Processing ended: Mon Jul 31 15:18:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501485487770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501485487770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501485487770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501485487770 ""}
