// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/13/2023 18:27:36"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	RFlags,
	clk,
	rst);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	[4:0] RFlags;
input 	clk;
input 	rst;

// Design Ports Information
// RFlags[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RFlags[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RFlags[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RFlags[1]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RFlags[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processador_v.sdo");
// synopsys translate_on

wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst|b2v_inst3|Equal0~1_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~17_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ;
wire \inst|b2v_inst3|Equal1~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ;
wire \inst|b2v_inst|operand_b~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ;
wire \inst|b2v_inst11|Mux17~0_combout ;
wire \inst|b2v_inst14|stored_data[1]~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ;
wire \inst|b2v_extensor|WideOr0~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout ;
wire \inst|b2v_extensor|Selector19~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17_combout ;
wire \inst|b2v_extensor|Selector19~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47_combout ;
wire \inst|b2v_extensor|Selector30~0_combout ;
wire \inst|b2v_inst11|Add1~1 ;
wire \inst|b2v_inst11|Add1~3 ;
wire \inst|b2v_inst11|Add1~5 ;
wire \inst|b2v_inst11|Add1~7 ;
wire \inst|b2v_inst11|Add1~9 ;
wire \inst|b2v_inst11|Add1~11 ;
wire \inst|b2v_inst11|Add1~13 ;
wire \inst|b2v_inst11|Add1~15 ;
wire \inst|b2v_inst11|Add1~17 ;
wire \inst|b2v_inst11|Add1~19 ;
wire \inst|b2v_inst11|Add1~21 ;
wire \inst|b2v_inst11|Add1~23 ;
wire \inst|b2v_inst11|Add1~24_combout ;
wire \inst|b2v_inst11|Mux19~0_combout ;
wire \inst|b2v_inst11|Mux19~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21_combout ;
wire \inst|b2v_extensor|Selector20~0_combout ;
wire \inst|b2v_inst11|Add1~22_combout ;
wire \inst|b2v_inst11|Mux20~0_combout ;
wire \inst|b2v_inst11|Mux20~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23_combout ;
wire \inst|b2v_extensor|Selector21~0_combout ;
wire \inst|b2v_inst11|Add1~20_combout ;
wire \inst|b2v_inst11|Mux21~0_combout ;
wire \inst|b2v_inst11|Mux21~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27_combout ;
wire \inst|b2v_extensor|Selector22~0_combout ;
wire \inst|b2v_inst11|Add1~18_combout ;
wire \inst|b2v_inst11|Mux22~0_combout ;
wire \inst|b2v_inst11|Mux22~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31_combout ;
wire \inst|b2v_extensor|Selector23~0_combout ;
wire \inst|b2v_inst11|Add1~16_combout ;
wire \inst|b2v_inst11|Mux23~0_combout ;
wire \inst|b2v_inst11|Mux23~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15_combout ;
wire \inst|b2v_extensor|Selector24~0_combout ;
wire \inst|b2v_inst11|Add1~14_combout ;
wire \inst|b2v_inst11|Mux24~0_combout ;
wire \inst|b2v_inst11|Mux24~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37_combout ;
wire \inst|b2v_extensor|Selector25~0_combout ;
wire \inst|b2v_inst11|Add1~12_combout ;
wire \inst|b2v_inst11|Mux25~0_combout ;
wire \inst|b2v_inst11|Mux25~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39_combout ;
wire \inst|b2v_extensor|Selector26~0_combout ;
wire \inst|b2v_inst11|Add1~10_combout ;
wire \inst|b2v_inst11|Mux26~2_combout ;
wire \inst|b2v_inst11|Mux26~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41_combout ;
wire \inst|b2v_extensor|Selector27~0_combout ;
wire \inst|b2v_inst11|Add1~8_combout ;
wire \inst|b2v_inst11|Mux27~2_combout ;
wire \inst|b2v_inst11|Mux27~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43_combout ;
wire \inst|b2v_extensor|Selector28~0_combout ;
wire \inst|b2v_inst11|Add1~6_combout ;
wire \inst|b2v_inst11|Mux28~2_combout ;
wire \inst|b2v_inst11|Mux28~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45_combout ;
wire \inst|b2v_extensor|Selector29~0_combout ;
wire \inst|b2v_inst11|Add1~4_combout ;
wire \inst|b2v_inst11|Mux29~2_combout ;
wire \inst|b2v_inst11|Mux29~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7_combout ;
wire \inst|b2v_decode|stored_inst[29]~feeder_combout ;
wire \inst|b2v_inst|operand_b~1_combout ;
wire \inst|b2v_inst11|Add1~2_combout ;
wire \inst|b2v_inst11|Mux30~2_combout ;
wire \inst|b2v_inst11|Mux30~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49_combout ;
wire \inst|b2v_extensor|Selector31~0_combout ;
wire \inst|b2v_inst11|Add1~0_combout ;
wire \inst|b2v_inst11|Mux31~0_combout ;
wire \inst|b2v_inst11|Mux31~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst|b2v_inst7|out[0]~15_combout ;
wire \inst|b2v_inst14|r_abs[0]~15_combout ;
wire \inst|b2v_inst15|stack|full~0_combout ;
wire \inst|b2v_inst15|stack|empty~0_combout ;
wire \inst|b2v_inst15|stack|pointer[0]~32_combout ;
wire \inst|b2v_inst15|stack|Add1~0_combout ;
wire \inst|b2v_inst15|stack|always0~0_combout ;
wire \inst|b2v_inst15|stack|always0~1_combout ;
wire \inst|b2v_inst15|stack|pointer[0]~33 ;
wire \inst|b2v_inst15|stack|pointer[1]~34_combout ;
wire \inst|b2v_inst15|stack|Add1~1 ;
wire \inst|b2v_inst15|stack|Add1~2_combout ;
wire \inst|b2v_inst15|stack|pointer[1]~35 ;
wire \inst|b2v_inst15|stack|pointer[2]~36_combout ;
wire \inst|b2v_inst15|stack|Add1~3 ;
wire \inst|b2v_inst15|stack|Add1~4_combout ;
wire \inst|b2v_inst15|stack|pointer[2]~37 ;
wire \inst|b2v_inst15|stack|pointer[3]~38_combout ;
wire \inst|b2v_inst15|stack|Add1~5 ;
wire \inst|b2v_inst15|stack|Add1~6_combout ;
wire \inst|b2v_inst15|stack|pointer[3]~39 ;
wire \inst|b2v_inst15|stack|pointer[4]~40_combout ;
wire \inst|b2v_inst15|stack|Add1~7 ;
wire \inst|b2v_inst15|stack|Add1~8_combout ;
wire \inst|b2v_inst15|stack|pointer[4]~41 ;
wire \inst|b2v_inst15|stack|pointer[5]~42_combout ;
wire \inst|b2v_inst15|stack|Add1~9 ;
wire \inst|b2v_inst15|stack|Add1~10_combout ;
wire \inst|b2v_inst15|stack|pointer[5]~43 ;
wire \inst|b2v_inst15|stack|pointer[6]~44_combout ;
wire \inst|b2v_inst15|stack|Add1~11 ;
wire \inst|b2v_inst15|stack|Add1~12_combout ;
wire \inst|b2v_inst15|stack|pointer[6]~45 ;
wire \inst|b2v_inst15|stack|pointer[7]~46_combout ;
wire \inst|b2v_inst15|stack|Add1~13 ;
wire \inst|b2v_inst15|stack|Add1~14_combout ;
wire \inst|b2v_inst15|stack|pointer[7]~47 ;
wire \inst|b2v_inst15|stack|pointer[8]~48_combout ;
wire \inst|b2v_inst15|stack|Add1~15 ;
wire \inst|b2v_inst15|stack|Add1~16_combout ;
wire \inst|b2v_inst15|stack|pointer[8]~49 ;
wire \inst|b2v_inst15|stack|pointer[9]~50_combout ;
wire \inst|b2v_inst15|stack|Add1~17 ;
wire \inst|b2v_inst15|stack|Add1~18_combout ;
wire \inst|b2v_inst15|stack|pointer[9]~51 ;
wire \inst|b2v_inst15|stack|pointer[10]~52_combout ;
wire \inst|b2v_inst15|stack|Add1~19 ;
wire \inst|b2v_inst15|stack|Add1~20_combout ;
wire \inst|b2v_inst15|stack|pointer[10]~53 ;
wire \inst|b2v_inst15|stack|pointer[11]~54_combout ;
wire \inst|b2v_inst15|stack|Add1~21 ;
wire \inst|b2v_inst15|stack|Add1~22_combout ;
wire \inst|b2v_inst15|stack|pointer[11]~55 ;
wire \inst|b2v_inst15|stack|pointer[12]~56_combout ;
wire \inst|b2v_inst15|stack|Add1~23 ;
wire \inst|b2v_inst15|stack|Add1~24_combout ;
wire \inst|b2v_inst15|stack|pointer[12]~57 ;
wire \inst|b2v_inst15|stack|pointer[13]~58_combout ;
wire \inst|b2v_inst15|stack|Add1~25 ;
wire \inst|b2v_inst15|stack|Add1~26_combout ;
wire \inst|b2v_inst15|stack|pointer[13]~59 ;
wire \inst|b2v_inst15|stack|pointer[14]~60_combout ;
wire \inst|b2v_inst15|stack|Add1~27 ;
wire \inst|b2v_inst15|stack|Add1~28_combout ;
wire \inst|b2v_inst15|stack|pointer[14]~61 ;
wire \inst|b2v_inst15|stack|pointer[15]~62_combout ;
wire \inst|b2v_inst15|stack|Add1~29 ;
wire \inst|b2v_inst15|stack|Add1~30_combout ;
wire \inst|b2v_inst15|stack|pointer[15]~63 ;
wire \inst|b2v_inst15|stack|pointer[16]~64_combout ;
wire \inst|b2v_inst15|stack|Add1~31 ;
wire \inst|b2v_inst15|stack|Add1~32_combout ;
wire \inst|b2v_inst15|stack|pointer[16]~65 ;
wire \inst|b2v_inst15|stack|pointer[17]~66_combout ;
wire \inst|b2v_inst15|stack|Add1~33 ;
wire \inst|b2v_inst15|stack|Add1~34_combout ;
wire \inst|b2v_inst15|stack|pointer[17]~67 ;
wire \inst|b2v_inst15|stack|pointer[18]~68_combout ;
wire \inst|b2v_inst15|stack|Add1~35 ;
wire \inst|b2v_inst15|stack|Add1~36_combout ;
wire \inst|b2v_inst15|stack|pointer[18]~69 ;
wire \inst|b2v_inst15|stack|pointer[19]~70_combout ;
wire \inst|b2v_inst15|stack|Add1~37 ;
wire \inst|b2v_inst15|stack|Add1~38_combout ;
wire \inst|b2v_inst15|stack|pointer[19]~71 ;
wire \inst|b2v_inst15|stack|pointer[20]~72_combout ;
wire \inst|b2v_inst15|stack|Add1~39 ;
wire \inst|b2v_inst15|stack|Add1~40_combout ;
wire \inst|b2v_inst15|stack|pointer[20]~73 ;
wire \inst|b2v_inst15|stack|pointer[21]~74_combout ;
wire \inst|b2v_inst15|stack|Add1~41 ;
wire \inst|b2v_inst15|stack|Add1~42_combout ;
wire \inst|b2v_inst15|stack|pointer[21]~75 ;
wire \inst|b2v_inst15|stack|pointer[22]~76_combout ;
wire \inst|b2v_inst15|stack|Add1~43 ;
wire \inst|b2v_inst15|stack|Add1~44_combout ;
wire \inst|b2v_inst15|stack|pointer[22]~77 ;
wire \inst|b2v_inst15|stack|pointer[23]~78_combout ;
wire \inst|b2v_inst15|stack|Add1~45 ;
wire \inst|b2v_inst15|stack|Add1~46_combout ;
wire \inst|b2v_inst15|stack|pointer[23]~79 ;
wire \inst|b2v_inst15|stack|pointer[24]~80_combout ;
wire \inst|b2v_inst15|stack|Add1~47 ;
wire \inst|b2v_inst15|stack|Add1~48_combout ;
wire \inst|b2v_inst15|stack|pointer[24]~81 ;
wire \inst|b2v_inst15|stack|pointer[25]~82_combout ;
wire \inst|b2v_inst15|stack|Add1~49 ;
wire \inst|b2v_inst15|stack|Add1~50_combout ;
wire \inst|b2v_inst15|stack|pointer[25]~83 ;
wire \inst|b2v_inst15|stack|pointer[26]~84_combout ;
wire \inst|b2v_inst15|stack|Add1~51 ;
wire \inst|b2v_inst15|stack|Add1~52_combout ;
wire \inst|b2v_inst15|stack|pointer[26]~85 ;
wire \inst|b2v_inst15|stack|pointer[27]~86_combout ;
wire \inst|b2v_inst15|stack|Add1~53 ;
wire \inst|b2v_inst15|stack|Add1~54_combout ;
wire \inst|b2v_inst15|stack|pointer[27]~87 ;
wire \inst|b2v_inst15|stack|pointer[28]~88_combout ;
wire \inst|b2v_inst15|stack|Add1~55 ;
wire \inst|b2v_inst15|stack|Add1~56_combout ;
wire \inst|b2v_inst15|stack|pointer[28]~89 ;
wire \inst|b2v_inst15|stack|pointer[29]~90_combout ;
wire \inst|b2v_inst15|stack|Add1~57 ;
wire \inst|b2v_inst15|stack|Add1~58_combout ;
wire \inst|b2v_inst15|stack|Equal0~7_combout ;
wire \inst|b2v_inst15|stack|pointer[29]~91 ;
wire \inst|b2v_inst15|stack|pointer[30]~92_combout ;
wire \inst|b2v_inst15|stack|Add1~59 ;
wire \inst|b2v_inst15|stack|Add1~60_combout ;
wire \inst|b2v_inst15|stack|pointer[30]~93 ;
wire \inst|b2v_inst15|stack|pointer[31]~94_combout ;
wire \inst|b2v_inst15|stack|Add1~61 ;
wire \inst|b2v_inst15|stack|Add1~62_combout ;
wire \inst|b2v_inst15|stack|Equal0~8_combout ;
wire \inst|b2v_inst15|stack|Equal0~2_combout ;
wire \inst|b2v_inst15|stack|Equal0~1_combout ;
wire \inst|b2v_inst15|stack|Equal0~0_combout ;
wire \inst|b2v_inst15|stack|Equal0~3_combout ;
wire \inst|b2v_inst15|stack|Equal0~4_combout ;
wire \inst|b2v_inst15|stack|Equal0~6_combout ;
wire \inst|b2v_inst15|stack|Equal0~5_combout ;
wire \inst|b2v_inst15|stack|Equal0~9_combout ;
wire \inst|b2v_inst15|stack|comb~0_combout ;
wire \inst|b2v_inst15|stack|data_out[0]~0_combout ;
wire \inst|b2v_decode|stored_addr[0]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[1]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[1]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[2]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[2]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[3]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[4]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[5]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[6]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[7]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[7]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[8]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[9]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[11]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[11]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[12]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[13]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[13]~feeder_combout ;
wire \inst|b2v_fetch|fetched_addr[14]~feeder_combout ;
wire \inst|b2v_decode|stored_addr[14]~feeder_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \inst|b2v_inst14|r_abs[3]~43_combout ;
wire \inst|b2v_inst14|r_abs[3]~44_combout ;
wire \inst|b2v_inst14|r_abs[0]~reg0_q ;
wire \rst~input_o ;
wire \inst|b2v_inst7|out[0]~16 ;
wire \inst|b2v_inst7|out[1]~17_combout ;
wire \inst|b2v_inst14|r_abs[0]~16 ;
wire \inst|b2v_inst14|r_abs[1]~17_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a1 ;
wire \inst|b2v_inst14|r_abs[1]~reg0_q ;
wire \inst|b2v_inst7|out[1]~18 ;
wire \inst|b2v_inst7|out[2]~19_combout ;
wire \inst|b2v_inst14|r_abs[1]~18 ;
wire \inst|b2v_inst14|r_abs[2]~19_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a2 ;
wire \inst|b2v_inst14|r_abs[2]~reg0_q ;
wire \inst|b2v_inst7|out[2]~20 ;
wire \inst|b2v_inst7|out[3]~21_combout ;
wire \inst|b2v_inst14|r_abs[2]~20 ;
wire \inst|b2v_inst14|r_abs[3]~21_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a3 ;
wire \inst|b2v_inst14|r_abs[3]~reg0_q ;
wire \inst|b2v_inst7|out[3]~22 ;
wire \inst|b2v_inst7|out[4]~23_combout ;
wire \inst|b2v_inst14|r_abs[3]~22 ;
wire \inst|b2v_inst14|r_abs[4]~23_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a4 ;
wire \inst|b2v_inst14|r_abs[4]~reg0_q ;
wire \inst|b2v_inst7|out[4]~24 ;
wire \inst|b2v_inst7|out[5]~25_combout ;
wire \inst|b2v_inst14|r_abs[4]~24 ;
wire \inst|b2v_inst14|r_abs[5]~25_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a5 ;
wire \inst|b2v_inst14|r_abs[5]~reg0_q ;
wire \inst|b2v_inst7|out[5]~26 ;
wire \inst|b2v_inst7|out[6]~27_combout ;
wire \inst|b2v_inst14|r_abs[5]~26 ;
wire \inst|b2v_inst14|r_abs[6]~27_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a6 ;
wire \inst|b2v_inst14|r_abs[6]~reg0_q ;
wire \inst|b2v_inst7|out[6]~28 ;
wire \inst|b2v_inst7|out[7]~29_combout ;
wire \inst|b2v_inst14|r_abs[6]~28 ;
wire \inst|b2v_inst14|r_abs[7]~29_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a7 ;
wire \inst|b2v_inst14|r_abs[7]~reg0_q ;
wire \inst|b2v_inst7|out[7]~30 ;
wire \inst|b2v_inst7|out[8]~31_combout ;
wire \inst|b2v_inst14|r_abs[7]~30 ;
wire \inst|b2v_inst14|r_abs[8]~31_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a8 ;
wire \inst|b2v_inst14|r_abs[8]~reg0_q ;
wire \inst|b2v_inst7|out[8]~32 ;
wire \inst|b2v_inst7|out[9]~33_combout ;
wire \inst|b2v_inst14|r_abs[8]~32 ;
wire \inst|b2v_inst14|r_abs[9]~33_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a9 ;
wire \inst|b2v_inst14|r_abs[9]~reg0_q ;
wire \inst|b2v_inst7|out[9]~34 ;
wire \inst|b2v_inst7|out[10]~35_combout ;
wire \inst|b2v_inst14|r_abs[9]~34 ;
wire \inst|b2v_inst14|r_abs[10]~35_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a10 ;
wire \inst|b2v_inst14|r_abs[10]~reg0_q ;
wire \inst|b2v_inst7|out[10]~36 ;
wire \inst|b2v_inst7|out[11]~37_combout ;
wire \inst|b2v_inst14|r_abs[10]~36 ;
wire \inst|b2v_inst14|r_abs[11]~37_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a11 ;
wire \inst|b2v_inst14|r_abs[11]~reg0_q ;
wire \inst|b2v_inst7|out[11]~38 ;
wire \inst|b2v_inst7|out[12]~39_combout ;
wire \inst|b2v_inst14|r_abs[11]~38 ;
wire \inst|b2v_inst14|r_abs[12]~39_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a12 ;
wire \inst|b2v_inst14|r_abs[12]~reg0_q ;
wire \inst|b2v_inst7|out[12]~40 ;
wire \inst|b2v_inst7|out[13]~41_combout ;
wire \inst|b2v_inst14|r_abs[12]~40 ;
wire \inst|b2v_inst14|r_abs[13]~41_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a13 ;
wire \inst|b2v_inst14|r_abs[13]~reg0_q ;
wire \inst|b2v_inst7|out[13]~42 ;
wire \inst|b2v_inst7|out[14]~43_combout ;
wire \inst|b2v_inst14|r_abs[13]~42 ;
wire \inst|b2v_inst14|r_abs[14]~45_combout ;
wire \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a14 ;
wire \inst|b2v_inst14|r_abs[14]~reg0_q ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ;
wire \inst|b2v_inst3|Selector4~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ;
wire \inst|b2v_inst3|Selector3~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ;
wire \inst|b2v_inst3|Selector2~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ;
wire \inst|b2v_inst3|Selector0~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ;
wire \inst|b2v_inst3|Selector6~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout ;
wire \inst|b2v_inst3|Selector11~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ;
wire \inst|b2v_inst3|Selector12~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout ;
wire \inst|b2v_inst3|Selector13~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53_combout ;
wire \inst|b2v_extensor|Selector5~0_combout ;
wire \inst|b2v_decode|stored_immed[20]~13_combout ;
wire \inst|b2v_decode|stored_immed[23]~3_combout ;
wire \inst|b2v_decode|stored_immed[20]~14_combout ;
wire \inst|b2v_decode|stored_immed[20]~15_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55_combout ;
wire \inst|b2v_decode|stored_immed[22]~4_combout ;
wire \inst|b2v_extensor|WideOr1~0_combout ;
wire \inst|b2v_extensor|Selector10~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51_combout ;
wire \inst|b2v_decode|stored_immed[20]~5_combout ;
wire \inst|b2v_decode|stored_immed[19]~6_combout ;
wire \inst|b2v_decode|stored_immed[18]~7_combout ;
wire \inst|b2v_decode|stored_immed[17]~8_combout ;
wire \inst|b2v_decode|stored_immed[16]~9_combout ;
wire \inst|b2v_decode|stored_immed[15]~10_combout ;
wire \inst|b2v_inst11|Add1~25 ;
wire \inst|b2v_inst11|Add1~27 ;
wire \inst|b2v_inst11|Add1~29 ;
wire \inst|b2v_inst11|Add1~31 ;
wire \inst|b2v_inst11|Add1~33 ;
wire \inst|b2v_inst11|Add1~35 ;
wire \inst|b2v_inst11|Add1~37 ;
wire \inst|b2v_inst11|Add1~39 ;
wire \inst|b2v_inst11|Add1~41 ;
wire \inst|b2v_inst11|Add1~43 ;
wire \inst|b2v_inst11|Add1~45 ;
wire \inst|b2v_inst11|Add1~46_combout ;
wire \inst|b2v_inst11|Mux8~0_combout ;
wire \inst|b2v_inst11|Mux8~1_combout ;
wire \inst|b2v_inst3|Selector23~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61_combout ;
wire \inst|b2v_decode|stored_immed[25]~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59_combout ;
wire \inst|b2v_decode|stored_immed[24]~2_combout ;
wire \inst|b2v_inst11|Add1~47 ;
wire \inst|b2v_inst11|Add1~49 ;
wire \inst|b2v_inst11|Add1~50_combout ;
wire \inst|b2v_inst11|Mux6~0_combout ;
wire \inst|b2v_inst11|Mux6~1_combout ;
wire \inst|b2v_inst3|Selector25~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51_combout ;
wire \inst|b2v_inst|Decoder0~1_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63_combout ;
wire \inst|b2v_decode|stored_immed[26]~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout ;
wire \inst|b2v_inst11|Mux5~1_combout ;
wire \inst|b2v_inst14|stored_data[26]~1_combout ;
wire \inst|b2v_inst11|Add1~51 ;
wire \inst|b2v_inst11|Add1~52_combout ;
wire \inst|b2v_inst|Selector32~0_combout ;
wire \inst|b2v_inst11|Mux5~0_combout ;
wire \inst|b2v_inst11|Mux5~2_combout ;
wire \inst|b2v_inst11|Mux5~3_combout ;
wire \inst|b2v_inst|Selector58~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout ;
wire \inst|b2v_inst|Selector61~0_combout ;
wire \inst|b2v_inst|Selector62~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~5 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout ;
wire \inst|b2v_inst|Selector60~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~7 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout ;
wire \inst|b2v_inst|Selector59~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~9 ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1_cout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3_cout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5_cout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7_cout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9_cout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11_cout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12_combout ;
wire \inst|b2v_inst11|Mux5~4_combout ;
wire \inst|b2v_inst3|Selector26~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10_combout ;
wire \inst|b2v_inst11|Add1~53 ;
wire \inst|b2v_inst11|Add1~54_combout ;
wire \inst|b2v_inst11|Mux0~0_combout ;
wire \inst|b2v_inst11|Mux0~1_combout ;
wire \inst|b2v_inst3|Selector31~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ;
wire \inst|b2v_inst3|Selector30~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9_combout ;
wire \inst|b2v_inst11|Mux2~0_combout ;
wire \inst|b2v_inst11|Mux2~1_combout ;
wire \inst|b2v_inst3|Selector29~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12_combout ;
wire \inst|b2v_inst11|Mux3~0_combout ;
wire \inst|b2v_inst11|Mux3~1_combout ;
wire \inst|b2v_inst3|Selector28~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11_combout ;
wire \inst|b2v_inst11|Mux4~0_combout ;
wire \inst|b2v_inst11|Mux4~1_combout ;
wire \inst|b2v_inst3|Selector27~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst|b2v_inst11|Add1~48_combout ;
wire \inst|b2v_inst11|Mux7~0_combout ;
wire \inst|b2v_inst11|Mux7~1_combout ;
wire \inst|b2v_inst3|Selector24~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst|b2v_inst11|Add1~44_combout ;
wire \inst|b2v_inst11|Mux9~0_combout ;
wire \inst|b2v_inst11|Mux9~1_combout ;
wire \inst|b2v_inst3|Selector22~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst|b2v_inst11|Add1~42_combout ;
wire \inst|b2v_inst11|Mux10~0_combout ;
wire \inst|b2v_inst11|Mux10~1_combout ;
wire \inst|b2v_inst3|Selector21~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst|b2v_inst11|Add1~40_combout ;
wire \inst|b2v_inst11|Mux11~0_combout ;
wire \inst|b2v_inst11|Mux11~1_combout ;
wire \inst|b2v_inst3|Selector20~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst|b2v_inst11|Add1~38_combout ;
wire \inst|b2v_inst11|Mux12~0_combout ;
wire \inst|b2v_inst11|Mux12~1_combout ;
wire \inst|b2v_inst3|Selector19~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst|b2v_inst11|Add1~36_combout ;
wire \inst|b2v_inst11|Mux13~0_combout ;
wire \inst|b2v_inst11|Mux13~1_combout ;
wire \inst|b2v_inst3|Selector18~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst|b2v_inst11|Add1~34_combout ;
wire \inst|b2v_inst11|Mux14~0_combout ;
wire \inst|b2v_inst11|Mux14~1_combout ;
wire \inst|b2v_inst3|Selector17~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst|b2v_inst11|Add1~32_combout ;
wire \inst|b2v_inst11|Mux15~0_combout ;
wire \inst|b2v_inst11|Mux15~1_combout ;
wire \inst|b2v_inst3|Selector16~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst|b2v_inst11|Add1~30_combout ;
wire \inst|b2v_inst11|Mux16~0_combout ;
wire \inst|b2v_inst11|Mux16~1_combout ;
wire \inst|b2v_inst3|Selector15~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst|b2v_inst3|Selector14~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst|b2v_inst3|Selector10~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst|b2v_inst3|Selector9~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst|b2v_inst3|Selector8~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst|b2v_inst3|Selector7~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst|b2v_inst3|Selector5~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst|b2v_inst3|Selector1~0_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9_combout ;
wire \inst|b2v_inst14|reset_regs~2_combout ;
wire \inst|b2v_inst14|reset_regs~3_combout ;
wire \inst|b2v_inst14|reset_regs~q ;
wire \inst|SYNTHESIZED_WIRE_50~combout ;
wire \inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3_combout ;
wire \inst|b2v_decode|stored_immed[14]~11_combout ;
wire \inst|b2v_decode|stored_immed[14]~12_combout ;
wire \inst|b2v_extensor|Selector17~0_combout ;
wire \inst|b2v_extensor|Selector17~1_combout ;
wire \inst|b2v_inst11|Add1~28_combout ;
wire \inst|b2v_inst11|Mux17~1_combout ;
wire \inst|b2v_inst11|Mux17~2_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11_combout ;
wire \inst|b2v_extensor|Selector18~0_combout ;
wire \inst|b2v_extensor|Selector18~1_combout ;
wire \inst|b2v_inst11|Add1~26_combout ;
wire \inst|b2v_inst11|Mux18~0_combout ;
wire \inst|b2v_inst11|Mux18~1_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1_combout ;
wire \inst|b2v_inst14|stored_instr[31]~feeder_combout ;
wire \inst|b2v_inst14|stored_instr[30]~feeder_combout ;
wire \inst|b2v_inst3|Equal0~0_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5_combout ;
wire \inst|b2v_decode|stored_inst[28]~feeder_combout ;
wire \inst|b2v_inst|Decoder0~0_combout ;
wire \inst|b2v_inst15|stack|Equal1~0_combout ;
wire \inst|b2v_inst15|stack|empty~1_combout ;
wire \inst|b2v_inst15|stack|empty~q ;
wire \inst|b2v_inst14|RFlags~0_combout ;
wire \inst|b2v_inst|Decoder0~2_combout ;
wire \inst|b2v_inst|Decoder0~3_combout ;
wire \inst|b2v_inst15|stack|Equal0~10_combout ;
wire \inst|b2v_inst15|stack|full~1_combout ;
wire \inst|b2v_inst15|stack|full~q ;
wire \inst|b2v_inst14|RFlags[0]~feeder_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \inst|b2v_inst14|RFlags ;
wire [1:0] \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [31:0] \inst|b2v_decode|stored_immed ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w ;
wire [14:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w ;
wire [6:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [1055:0] \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel ;
wire [31:0] \inst|b2v_inst15|stack|pointer ;
wire [14:0] \inst|b2v_decode|stored_addr ;
wire [14:0] \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [14:0] \inst|b2v_inst7|out ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w ;
wire [31:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w ;
wire [6:0] \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [31:0] \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [31:0] \inst|b2v_decode|stored_inst ;
wire [3:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [1:0] \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w ;
wire [5:0] \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [5:0] \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] \inst|b2v_fetch|fetched_instr ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [31:0] \inst|b2v_inst14|stored_instr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [31:0] \inst|b2v_inst14|stored_data ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w ;
wire [2:0] \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w ;
wire [14:0] \inst|b2v_fetch|fetched_addr ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [2:0] \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w ;
wire [1:0] \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a ;
wire [1:0] \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [35:0] \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0~portbdataout  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a1  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a2  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a3  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a4  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a5  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a6  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a7  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a8  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a9  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a10  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a11  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a12  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a13  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a14  = \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

// Location: FF_X47_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \RFlags[4]~output (
	.i(\inst|b2v_inst14|RFlags [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFlags[4]),
	.obar());
// synopsys translate_off
defparam \RFlags[4]~output .bus_hold = "false";
defparam \RFlags[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \RFlags[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFlags[3]),
	.obar());
// synopsys translate_off
defparam \RFlags[3]~output .bus_hold = "false";
defparam \RFlags[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \RFlags[2]~output (
	.i(\inst|b2v_inst14|RFlags [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFlags[2]),
	.obar());
// synopsys translate_off
defparam \RFlags[2]~output .bus_hold = "false";
defparam \RFlags[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \RFlags[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFlags[1]),
	.obar());
// synopsys translate_off
defparam \RFlags[1]~output .bus_hold = "false";
defparam \RFlags[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \RFlags[0]~output (
	.i(\inst|b2v_inst14|RFlags [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFlags[0]),
	.obar());
// synopsys translate_off
defparam \RFlags[0]~output .bus_hold = "false";
defparam \RFlags[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2] = (\inst|b2v_inst3|Equal0~0_combout  & (\inst|b2v_inst14|stored_data [14] & (\inst|b2v_inst14|stored_instr [27] & !\inst|b2v_inst14|stored_data [13])))

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_instr [27]),
	.datad(\inst|b2v_inst14|stored_data [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w[2] .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst3|Equal0~1 (
// Equation(s):
// \inst|b2v_inst3|Equal0~1_combout  = (!\inst|b2v_inst14|stored_instr [27] & \inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_instr [27]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Equal0~1 .lut_mask = 16'h3030;
defparam \inst|b2v_inst3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X41_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 (
	.dataa(\~GND~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .lut_mask = 16'hDCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .lut_mask = 16'hEAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'h33CC;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hF00F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N13
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'h33CC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h4808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 .lut_mask = 16'h1510;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hBB3B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h0C0E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hEEEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0055;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .lut_mask = 16'h0040;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 .lut_mask = 16'h070F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .lut_mask = 16'hF444;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 .lut_mask = 16'hD5C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC30C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N5
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 .lut_mask = 16'hD5C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .lut_mask = 16'h8F0F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N3
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hCC00;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .lut_mask = 16'h08B8;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 .lut_mask = 16'hFF40;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'hF8F0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA5A5;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N15
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N7
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 .lut_mask = 16'h0F44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hB3BB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h4544;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N15
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hFBC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'hC840;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N1
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'hB080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N27
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N5
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hFAD8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N9
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h3030;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0303;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .lut_mask = 16'h0020;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .lut_mask = 16'h8F0F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 .lut_mask = 16'h070F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N11
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .lut_mask = 16'h08B8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N1
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .lut_mask = 16'hF222;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N9
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 .lut_mask = 16'hF222;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N7
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA50A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N13
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 .lut_mask = 16'hF222;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N19
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hF000;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~17 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~17 .lut_mask = 16'hCCEC;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~17_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18 .lut_mask = 16'hFF80;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N27
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N25
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N21
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N19
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N15
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N13
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N11
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N9
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N7
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N5
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N1
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hECF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h5151;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N11
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2] = (\inst|b2v_inst3|Equal0~0_combout  & (!\inst|b2v_inst14|stored_data [14] & (\inst|b2v_inst14|stored_instr [27] & \inst|b2v_inst14|stored_data [13])))

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_instr [27]),
	.datad(\inst|b2v_inst14|stored_data [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w[2] .lut_mask = 16'h2000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout  = (!\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0 .lut_mask = 16'h0F00;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2] .lut_mask = 16'h8000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst3|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst3|Equal1~0 (
// Equation(s):
// \inst|b2v_inst3|Equal1~0_combout  = (\inst|b2v_inst14|stored_instr [27] & \inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_instr [27]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Equal1~0 .lut_mask = 16'hC0C0;
defparam \inst|b2v_inst3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N7
dffeas \inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst3|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|_~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout  = (\inst|b2v_inst3|Equal0~0_combout ) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ) # (\inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q 
// ))

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|_~0 .lut_mask = 16'hFFFA;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2] = (!\inst|b2v_inst14|stored_data [14] & (\inst|b2v_inst14|stored_data [13] & \inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ))

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_data [13]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w[2] .lut_mask = 16'h3000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \inst|b2v_inst|operand_b~0 (
// Equation(s):
// \inst|b2v_inst|operand_b~0_combout  = (!\inst|b2v_decode|stored_inst [30] & !\inst|b2v_decode|stored_inst [28])

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_inst [30]),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_inst [28]),
	.cin(gnd),
	.combout(\inst|b2v_inst|operand_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|operand_b~0 .lut_mask = 16'h0033;
defparam \inst|b2v_inst|operand_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout  = (\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0 .lut_mask = 16'hF000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2] .lut_mask = 16'h8000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2] = (\inst|b2v_inst14|stored_data [14] & (\inst|b2v_inst14|stored_data [13] & \inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ))

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_data [13]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w[2] .lut_mask = 16'hC000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \inst|b2v_inst11|Mux17~0 (
// Equation(s):
// \inst|b2v_inst11|Mux17~0_combout  = (\inst|b2v_decode|stored_inst [29] & \inst|b2v_decode|stored_inst [30])

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_inst [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux17~0 .lut_mask = 16'hCC00;
defparam \inst|b2v_inst11|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \inst|b2v_inst14|stored_data[1]~0 (
// Equation(s):
// \inst|b2v_inst14|stored_data[1]~0_combout  = (\inst|b2v_decode|stored_inst [29]) # ((\inst|b2v_decode|stored_inst [30] & ((\inst|b2v_decode|stored_inst [27]) # (\inst|b2v_decode|stored_inst [28]))) # (!\inst|b2v_decode|stored_inst [30] & 
// (!\inst|b2v_decode|stored_inst [27])))

	.dataa(\inst|b2v_decode|stored_inst [29]),
	.datab(\inst|b2v_decode|stored_inst [30]),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_decode|stored_inst [28]),
	.cin(gnd),
	.combout(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[1]~0 .lut_mask = 16'hEFEB;
defparam \inst|b2v_inst14|stored_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2] = (\inst|b2v_inst14|stored_data [14] & (!\inst|b2v_inst14|stored_data [13] & \inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ))

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_data [13]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w[2] .lut_mask = 16'h0C00;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout  = (\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0 .lut_mask = 16'h00F0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \inst|b2v_extensor|WideOr0~0 (
// Equation(s):
// \inst|b2v_extensor|WideOr0~0_combout  = (\inst|b2v_fetch|fetched_instr [30]) # ((\inst|b2v_fetch|fetched_instr [29]) # ((\inst|b2v_fetch|fetched_instr [27] & \inst|b2v_fetch|fetched_instr [28])))

	.dataa(\inst|b2v_fetch|fetched_instr [27]),
	.datab(\inst|b2v_fetch|fetched_instr [30]),
	.datac(\inst|b2v_fetch|fetched_instr [29]),
	.datad(\inst|b2v_fetch|fetched_instr [28]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|WideOr0~0 .lut_mask = 16'hFEFC;
defparam \inst|b2v_extensor|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout  = (!\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0 .lut_mask = 16'h000F;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2] .lut_mask = 16'h8000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2] = (!\inst|b2v_inst14|stored_data [14] & (!\inst|b2v_inst14|stored_data [13] & \inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ))

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_data [13]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w[2] .lut_mask = 16'h0300;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26 .lut_mask = 16'hF0CA;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38 .lut_mask = 16'hCBC8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~38_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39 .lut_mask = 16'hCFA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~34_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35 .lut_mask = 16'hBC8C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28 .lut_mask = 16'hF4A4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  & (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~28_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29 .lut_mask = 16'hEA4A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~22_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout  
// & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ))))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~50_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout 
// ))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~52_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53 .lut_mask = 16'hEC64;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60 .lut_mask = 16'hF0CA;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~60_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61 .lut_mask = 16'hF838;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14 .lut_mask = 16'hE3E0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~14_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15 .lut_mask = 16'hDA8A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8 .lut_mask = 16'hAEA4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~8_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~9_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFA0A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFFF0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N17
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout 
// ))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~16_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17 .lut_mask = 16'hEC64;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~17_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N1
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~15_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF3C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N31
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~12_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13 .lut_mask = 16'hDA8A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~13_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCACA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N5
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~10_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11 .lut_mask = 16'hBC8C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~11_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  & \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~62_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63 .lut_mask = 16'hB8CC;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~63_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~61_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hACAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  & 
// !\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58 .lut_mask = 16'hCCB8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~58_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59 .lut_mask = 16'hE2CC;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~59_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  & \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~56_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57 .lut_mask = 16'hD8AA;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~57_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hFA0A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  & \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~54_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55 .lut_mask = 16'hB8CC;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~55_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~53_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hF5A0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~51_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hCFC0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N1
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~23_combout ),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hAFA0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N3
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~29_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCFC0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~32_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33 .lut_mask = 16'hE6A2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~33_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N7
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~35_combout ),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hAFA0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~39_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hACAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N3
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42 .lut_mask = 16'hAEA4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~42_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43 .lut_mask = 16'hCFA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~43_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hFA0A;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N25
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hCFC0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30 .lut_mask = 16'hFC0A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout  
// & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ))))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFC0C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N5
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24 .lut_mask = 16'hF0CA;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout  
// & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~24_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25 .lut_mask = 16'hF858;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~25_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC30;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12 .lut_mask = 16'hFC22;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N15
dffeas \inst|b2v_fetch|fetched_instr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[11] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \inst|b2v_extensor|Selector19~0 (
// Equation(s):
// \inst|b2v_extensor|Selector19~0_combout  = (\inst|b2v_decode|stored_immed[14]~11_combout  & ((\inst|b2v_fetch|fetched_instr [11]))) # (!\inst|b2v_decode|stored_immed[14]~11_combout  & (\inst|b2v_fetch|fetched_instr [12]))

	.dataa(\inst|b2v_fetch|fetched_instr [12]),
	.datab(gnd),
	.datac(\inst|b2v_fetch|fetched_instr [11]),
	.datad(\inst|b2v_decode|stored_immed[14]~11_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector19~0 .lut_mask = 16'hF0AA;
defparam \inst|b2v_extensor|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout 
// ) # (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~16_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N25
dffeas \inst|b2v_fetch|fetched_instr[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[18]~17_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[18] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \inst|b2v_extensor|Selector19~1 (
// Equation(s):
// \inst|b2v_extensor|Selector19~1_combout  = (\inst|b2v_decode|stored_immed[14]~12_combout  & ((\inst|b2v_fetch|fetched_instr [18]))) # (!\inst|b2v_decode|stored_immed[14]~12_combout  & (\inst|b2v_extensor|Selector19~0_combout ))

	.dataa(\inst|b2v_extensor|Selector19~0_combout ),
	.datab(\inst|b2v_fetch|fetched_instr [18]),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[14]~12_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector19~1 .lut_mask = 16'hCCAA;
defparam \inst|b2v_extensor|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N9
dffeas \inst|b2v_decode|stored_immed[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[12] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~46_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47 .lut_mask = 16'hBC8C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44 .lut_mask = 16'hAEA4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  & (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~44_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45 .lut_mask = 16'hEC2C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40 .lut_mask = 16'hCBC8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~40_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41 .lut_mask = 16'hDA8A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36 .lut_mask = 16'hF4A4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout  
// & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ))))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~36_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~37_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hFC30;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N15
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~41_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hF3C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~45_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hB8B8;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~47_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hF3C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~34_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \inst|b2v_fetch|fetched_instr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~35_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[7] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ) 
// # (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~46_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N9
dffeas \inst|b2v_fetch|fetched_instr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~47_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[1] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \inst|b2v_extensor|Selector30~0 (
// Equation(s):
// \inst|b2v_extensor|Selector30~0_combout  = (\inst|b2v_fetch|fetched_instr [7] & ((\inst|b2v_fetch|fetched_instr [1]) # (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [7] & 
// (\inst|b2v_fetch|fetched_instr [1] & (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [7]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_fetch|fetched_instr [1]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector30~0 .lut_mask = 16'hB8E2;
defparam \inst|b2v_extensor|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \inst|b2v_decode|stored_immed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[1] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \inst|b2v_inst11|Add1~0 (
// Equation(s):
// \inst|b2v_inst11|Add1~0_combout  = (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [0])))
// \inst|b2v_inst11|Add1~1  = CARRY((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [0]))

	.dataa(\inst|b2v_decode|stored_immed [0]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Add1~0_combout ),
	.cout(\inst|b2v_inst11|Add1~1 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~0 .lut_mask = 16'h8877;
defparam \inst|b2v_inst11|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \inst|b2v_inst11|Add1~2 (
// Equation(s):
// \inst|b2v_inst11|Add1~2_combout  = (\inst|b2v_decode|stored_immed [1] & ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Add1~1 ) # (GND))) # (!\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst11|Add1~1 )))) # 
// (!\inst|b2v_decode|stored_immed [1] & (((!\inst|b2v_inst11|Add1~1 ))))
// \inst|b2v_inst11|Add1~3  = CARRY(((\inst|b2v_decode|stored_immed [1] & \inst|b2v_inst|operand_b~1_combout )) # (!\inst|b2v_inst11|Add1~1 ))

	.dataa(\inst|b2v_decode|stored_immed [1]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~1 ),
	.combout(\inst|b2v_inst11|Add1~2_combout ),
	.cout(\inst|b2v_inst11|Add1~3 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~2 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \inst|b2v_inst11|Add1~4 (
// Equation(s):
// \inst|b2v_inst11|Add1~4_combout  = (\inst|b2v_inst11|Add1~3  & (((!\inst|b2v_decode|stored_immed [2]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~3  & ((((!\inst|b2v_decode|stored_immed [2]) # (!\inst|b2v_inst|operand_b~1_combout 
// )))))
// \inst|b2v_inst11|Add1~5  = CARRY((!\inst|b2v_inst11|Add1~3  & ((!\inst|b2v_decode|stored_immed [2]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~3 ),
	.combout(\inst|b2v_inst11|Add1~4_combout ),
	.cout(\inst|b2v_inst11|Add1~5 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~4 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \inst|b2v_inst11|Add1~6 (
// Equation(s):
// \inst|b2v_inst11|Add1~6_combout  = (\inst|b2v_decode|stored_immed [3] & ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Add1~5 ) # (GND))) # (!\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst11|Add1~5 )))) # 
// (!\inst|b2v_decode|stored_immed [3] & (((!\inst|b2v_inst11|Add1~5 ))))
// \inst|b2v_inst11|Add1~7  = CARRY(((\inst|b2v_decode|stored_immed [3] & \inst|b2v_inst|operand_b~1_combout )) # (!\inst|b2v_inst11|Add1~5 ))

	.dataa(\inst|b2v_decode|stored_immed [3]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~5 ),
	.combout(\inst|b2v_inst11|Add1~6_combout ),
	.cout(\inst|b2v_inst11|Add1~7 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~6 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \inst|b2v_inst11|Add1~8 (
// Equation(s):
// \inst|b2v_inst11|Add1~8_combout  = (\inst|b2v_inst11|Add1~7  & (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [4])))) # (!\inst|b2v_inst11|Add1~7  & ((((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed 
// [4])))))
// \inst|b2v_inst11|Add1~9  = CARRY((!\inst|b2v_inst11|Add1~7  & ((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [4]))))

	.dataa(\inst|b2v_decode|stored_immed [4]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~7 ),
	.combout(\inst|b2v_inst11|Add1~8_combout ),
	.cout(\inst|b2v_inst11|Add1~9 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~8 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \inst|b2v_inst11|Add1~10 (
// Equation(s):
// \inst|b2v_inst11|Add1~10_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [5] & ((\inst|b2v_inst11|Add1~9 ) # (GND))) # (!\inst|b2v_decode|stored_immed [5] & (!\inst|b2v_inst11|Add1~9 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~9 ))))
// \inst|b2v_inst11|Add1~11  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [5])) # (!\inst|b2v_inst11|Add1~9 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~9 ),
	.combout(\inst|b2v_inst11|Add1~10_combout ),
	.cout(\inst|b2v_inst11|Add1~11 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~10 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \inst|b2v_inst11|Add1~12 (
// Equation(s):
// \inst|b2v_inst11|Add1~12_combout  = (\inst|b2v_inst11|Add1~11  & (((!\inst|b2v_decode|stored_immed [6]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~11  & ((((!\inst|b2v_decode|stored_immed [6]) # 
// (!\inst|b2v_inst|operand_b~1_combout )))))
// \inst|b2v_inst11|Add1~13  = CARRY((!\inst|b2v_inst11|Add1~11  & ((!\inst|b2v_decode|stored_immed [6]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~11 ),
	.combout(\inst|b2v_inst11|Add1~12_combout ),
	.cout(\inst|b2v_inst11|Add1~13 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~12 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \inst|b2v_inst11|Add1~14 (
// Equation(s):
// \inst|b2v_inst11|Add1~14_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [7] & ((\inst|b2v_inst11|Add1~13 ) # (GND))) # (!\inst|b2v_decode|stored_immed [7] & (!\inst|b2v_inst11|Add1~13 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~13 ))))
// \inst|b2v_inst11|Add1~15  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [7])) # (!\inst|b2v_inst11|Add1~13 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~13 ),
	.combout(\inst|b2v_inst11|Add1~14_combout ),
	.cout(\inst|b2v_inst11|Add1~15 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~14 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \inst|b2v_inst11|Add1~16 (
// Equation(s):
// \inst|b2v_inst11|Add1~16_combout  = (\inst|b2v_inst11|Add1~15  & (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [8])))) # (!\inst|b2v_inst11|Add1~15  & ((((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed 
// [8])))))
// \inst|b2v_inst11|Add1~17  = CARRY((!\inst|b2v_inst11|Add1~15  & ((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [8]))))

	.dataa(\inst|b2v_decode|stored_immed [8]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~15 ),
	.combout(\inst|b2v_inst11|Add1~16_combout ),
	.cout(\inst|b2v_inst11|Add1~17 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~16 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \inst|b2v_inst11|Add1~18 (
// Equation(s):
// \inst|b2v_inst11|Add1~18_combout  = (\inst|b2v_decode|stored_immed [9] & ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Add1~17 ) # (GND))) # (!\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst11|Add1~17 )))) # 
// (!\inst|b2v_decode|stored_immed [9] & (((!\inst|b2v_inst11|Add1~17 ))))
// \inst|b2v_inst11|Add1~19  = CARRY(((\inst|b2v_decode|stored_immed [9] & \inst|b2v_inst|operand_b~1_combout )) # (!\inst|b2v_inst11|Add1~17 ))

	.dataa(\inst|b2v_decode|stored_immed [9]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~17 ),
	.combout(\inst|b2v_inst11|Add1~18_combout ),
	.cout(\inst|b2v_inst11|Add1~19 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~18 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \inst|b2v_inst11|Add1~20 (
// Equation(s):
// \inst|b2v_inst11|Add1~20_combout  = (\inst|b2v_inst11|Add1~19  & (((!\inst|b2v_decode|stored_immed [10]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~19  & ((((!\inst|b2v_decode|stored_immed [10]) # 
// (!\inst|b2v_inst|operand_b~1_combout )))))
// \inst|b2v_inst11|Add1~21  = CARRY((!\inst|b2v_inst11|Add1~19  & ((!\inst|b2v_decode|stored_immed [10]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~19 ),
	.combout(\inst|b2v_inst11|Add1~20_combout ),
	.cout(\inst|b2v_inst11|Add1~21 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~20 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \inst|b2v_inst11|Add1~22 (
// Equation(s):
// \inst|b2v_inst11|Add1~22_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [11] & ((\inst|b2v_inst11|Add1~21 ) # (GND))) # (!\inst|b2v_decode|stored_immed [11] & (!\inst|b2v_inst11|Add1~21 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~21 ))))
// \inst|b2v_inst11|Add1~23  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [11])) # (!\inst|b2v_inst11|Add1~21 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~21 ),
	.combout(\inst|b2v_inst11|Add1~22_combout ),
	.cout(\inst|b2v_inst11|Add1~23 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~22 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \inst|b2v_inst11|Add1~24 (
// Equation(s):
// \inst|b2v_inst11|Add1~24_combout  = (\inst|b2v_inst11|Add1~23  & (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [12])))) # (!\inst|b2v_inst11|Add1~23  & ((((!\inst|b2v_inst|operand_b~1_combout ) # 
// (!\inst|b2v_decode|stored_immed [12])))))
// \inst|b2v_inst11|Add1~25  = CARRY((!\inst|b2v_inst11|Add1~23  & ((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [12]))))

	.dataa(\inst|b2v_decode|stored_immed [12]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~23 ),
	.combout(\inst|b2v_inst11|Add1~24_combout ),
	.cout(\inst|b2v_inst11|Add1~25 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~24 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \inst|b2v_inst11|Mux19~0 (
// Equation(s):
// \inst|b2v_inst11|Mux19~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~24_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Mux17~0_combout ),
	.datab(\inst|b2v_inst11|Add1~24_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_decode|stored_inst [27]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux19~0 .lut_mask = 16'h00EA;
defparam \inst|b2v_inst11|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \inst|b2v_inst11|Mux19~1 (
// Equation(s):
// \inst|b2v_inst11|Mux19~1_combout  = (\inst|b2v_inst11|Mux19~0_combout ) # ((\inst|b2v_decode|stored_immed [12] & (!\inst|b2v_inst14|stored_data[1]~0_combout  & \inst|b2v_inst|operand_b~1_combout )))

	.dataa(\inst|b2v_inst11|Mux19~0_combout ),
	.datab(\inst|b2v_decode|stored_immed [12]),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux19~1 .lut_mask = 16'hAEAA;
defparam \inst|b2v_inst11|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \inst|b2v_inst14|stored_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[12] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  
// & (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~20_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21 .lut_mask = 16'hCFA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \inst|b2v_fetch|fetched_instr[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[17]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[17] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \inst|b2v_extensor|Selector20~0 (
// Equation(s):
// \inst|b2v_extensor|Selector20~0_combout  = (\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [17])) # (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [11]))))) # 
// (!\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [11]))) # (!\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [17]))))

	.dataa(\inst|b2v_extensor|WideOr0~0_combout ),
	.datab(\inst|b2v_fetch|fetched_instr [17]),
	.datac(\inst|b2v_fetch|fetched_instr [31]),
	.datad(\inst|b2v_fetch|fetched_instr [11]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector20~0 .lut_mask = 16'hDE84;
defparam \inst|b2v_extensor|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \inst|b2v_decode|stored_immed[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[11] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \inst|b2v_inst11|Mux20~0 (
// Equation(s):
// \inst|b2v_inst11|Mux20~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~22_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~22_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux20~0 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \inst|b2v_inst11|Mux20~1 (
// Equation(s):
// \inst|b2v_inst11|Mux20~1_combout  = (\inst|b2v_inst11|Mux20~0_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst14|stored_data[1]~0_combout  & \inst|b2v_decode|stored_immed [11])))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Mux20~0_combout ),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_decode|stored_immed [11]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux20~1 .lut_mask = 16'hCECC;
defparam \inst|b2v_inst11|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \inst|b2v_inst14|stored_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[11] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ) 
// # ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & 
// !\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22 .lut_mask = 16'hCCB8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~22_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23 .lut_mask = 16'hE6A2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N27
dffeas \inst|b2v_fetch|fetched_instr[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[16]~23_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[16] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \inst|b2v_extensor|Selector21~0 (
// Equation(s):
// \inst|b2v_extensor|Selector21~0_combout  = (\inst|b2v_fetch|fetched_instr [10] & ((\inst|b2v_fetch|fetched_instr [16]) # (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [10] & 
// (\inst|b2v_fetch|fetched_instr [16] & (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [10]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_fetch|fetched_instr [16]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector21~0 .lut_mask = 16'hE2B8;
defparam \inst|b2v_extensor|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \inst|b2v_decode|stored_immed[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[10] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \inst|b2v_inst11|Mux21~0 (
// Equation(s):
// \inst|b2v_inst11|Mux21~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~20_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Add1~20_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux21~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \inst|b2v_inst11|Mux21~1 (
// Equation(s):
// \inst|b2v_inst11|Mux21~1_combout  = (\inst|b2v_inst11|Mux21~0_combout ) # ((\inst|b2v_decode|stored_immed [10] & (!\inst|b2v_inst14|stored_data[1]~0_combout  & \inst|b2v_inst|operand_b~1_combout )))

	.dataa(\inst|b2v_decode|stored_immed [10]),
	.datab(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst11|Mux21~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux21~1 .lut_mask = 16'hFF20;
defparam \inst|b2v_inst11|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \inst|b2v_inst14|stored_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[10] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~28_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \inst|b2v_fetch|fetched_instr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[9] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~26_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N27
dffeas \inst|b2v_fetch|fetched_instr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~27_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[15] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \inst|b2v_extensor|Selector22~0 (
// Equation(s):
// \inst|b2v_extensor|Selector22~0_combout  = (\inst|b2v_fetch|fetched_instr [9] & ((\inst|b2v_fetch|fetched_instr [15]) # (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [9] & 
// (\inst|b2v_fetch|fetched_instr [15] & (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [9]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_fetch|fetched_instr [15]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector22~0 .lut_mask = 16'hE2B8;
defparam \inst|b2v_extensor|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \inst|b2v_decode|stored_immed[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[9] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \inst|b2v_inst11|Mux22~0 (
// Equation(s):
// \inst|b2v_inst11|Mux22~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~18_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Add1~18_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux22~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \inst|b2v_inst11|Mux22~1 (
// Equation(s):
// \inst|b2v_inst11|Mux22~1_combout  = (\inst|b2v_inst11|Mux22~0_combout ) # ((\inst|b2v_decode|stored_immed [9] & (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_decode|stored_immed [9]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_inst11|Mux22~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux22~1 .lut_mask = 16'hFF08;
defparam \inst|b2v_inst11|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \inst|b2v_inst14|stored_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux22~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[9] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~30_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \inst|b2v_fetch|fetched_instr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~31_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[14] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \inst|b2v_extensor|Selector23~0 (
// Equation(s):
// \inst|b2v_extensor|Selector23~0_combout  = (\inst|b2v_fetch|fetched_instr [8] & ((\inst|b2v_fetch|fetched_instr [14]) # (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [8] & 
// (\inst|b2v_fetch|fetched_instr [14] & (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [8]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_extensor|WideOr0~0_combout ),
	.datad(\inst|b2v_fetch|fetched_instr [14]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector23~0 .lut_mask = 16'hEB28;
defparam \inst|b2v_extensor|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \inst|b2v_decode|stored_immed[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[8] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \inst|b2v_inst11|Mux23~0 (
// Equation(s):
// \inst|b2v_inst11|Mux23~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~16_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Add1~16_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux23~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \inst|b2v_inst11|Mux23~1 (
// Equation(s):
// \inst|b2v_inst11|Mux23~1_combout  = (\inst|b2v_inst11|Mux23~0_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [8])))

	.dataa(\inst|b2v_inst11|Mux23~0_combout ),
	.datab(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_decode|stored_immed [8]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux23~1 .lut_mask = 16'hBAAA;
defparam \inst|b2v_inst11|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \inst|b2v_inst14|stored_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux23~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[8] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout 
// ) # (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~14_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15 .lut_mask = 16'hCAF0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N25
dffeas \inst|b2v_fetch|fetched_instr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[13] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \inst|b2v_extensor|Selector24~0 (
// Equation(s):
// \inst|b2v_extensor|Selector24~0_combout  = (\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [13])) # (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [7]))))) # 
// (!\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [7]))) # (!\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [13]))))

	.dataa(\inst|b2v_extensor|WideOr0~0_combout ),
	.datab(\inst|b2v_fetch|fetched_instr [13]),
	.datac(\inst|b2v_fetch|fetched_instr [31]),
	.datad(\inst|b2v_fetch|fetched_instr [7]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector24~0 .lut_mask = 16'hDE84;
defparam \inst|b2v_extensor|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \inst|b2v_decode|stored_immed[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[7] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \inst|b2v_inst11|Mux24~0 (
// Equation(s):
// \inst|b2v_inst11|Mux24~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~14_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Add1~14_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux24~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \inst|b2v_inst11|Mux24~1 (
// Equation(s):
// \inst|b2v_inst11|Mux24~1_combout  = (\inst|b2v_inst11|Mux24~0_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst14|stored_data[1]~0_combout  & \inst|b2v_decode|stored_immed [7])))

	.dataa(\inst|b2v_inst11|Mux24~0_combout ),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_decode|stored_immed [7]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux24~1 .lut_mask = 16'hAEAA;
defparam \inst|b2v_inst11|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \inst|b2v_inst14|stored_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[7] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18 .lut_mask = 16'hFA0C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N27
dffeas \inst|b2v_fetch|fetched_instr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[12] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48 .lut_mask = 16'hE3E0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~48_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49 .lut_mask = 16'hBC8C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~49_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hF3C0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N7
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \inst|b2v_fetch|fetched_instr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[6] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \inst|b2v_extensor|Selector25~0 (
// Equation(s):
// \inst|b2v_extensor|Selector25~0_combout  = (\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_extensor|WideOr0~0_combout  & (\inst|b2v_fetch|fetched_instr [12])) # (!\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [6]))))) # 
// (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [6]))) # (!\inst|b2v_extensor|WideOr0~0_combout  & (\inst|b2v_fetch|fetched_instr [12]))))

	.dataa(\inst|b2v_fetch|fetched_instr [31]),
	.datab(\inst|b2v_fetch|fetched_instr [12]),
	.datac(\inst|b2v_fetch|fetched_instr [6]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector25~0 .lut_mask = 16'hD8E4;
defparam \inst|b2v_extensor|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \inst|b2v_decode|stored_immed[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[6] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \inst|b2v_inst11|Mux25~0 (
// Equation(s):
// \inst|b2v_inst11|Mux25~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~12_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~12_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux25~0 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \inst|b2v_inst11|Mux25~1 (
// Equation(s):
// \inst|b2v_inst11|Mux25~1_combout  = (\inst|b2v_inst11|Mux25~0_combout ) # ((\inst|b2v_decode|stored_immed [6] & (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_decode|stored_immed [6]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_inst11|Mux25~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux25~1 .lut_mask = 16'hFF08;
defparam \inst|b2v_inst11|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \inst|b2v_inst14|stored_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux25~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[6] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20 .lut_mask = 16'hCBC8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ))))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~20_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~21_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hBB88;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ) 
// # ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & 
// !\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38 .lut_mask = 16'hCCB8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~38_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N5
dffeas \inst|b2v_fetch|fetched_instr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[5] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \inst|b2v_extensor|Selector26~0 (
// Equation(s):
// \inst|b2v_extensor|Selector26~0_combout  = (\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [11]))) # (!\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [5])))) # 
// (!\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [5])) # (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [11])))))

	.dataa(\inst|b2v_extensor|WideOr0~0_combout ),
	.datab(\inst|b2v_fetch|fetched_instr [5]),
	.datac(\inst|b2v_fetch|fetched_instr [11]),
	.datad(\inst|b2v_fetch|fetched_instr [31]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector26~0 .lut_mask = 16'hE4D8;
defparam \inst|b2v_extensor|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \inst|b2v_decode|stored_immed[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[5] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \inst|b2v_inst11|Mux26~2 (
// Equation(s):
// \inst|b2v_inst11|Mux26~2_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~10_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~10_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux26~2 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \inst|b2v_inst11|Mux26~3 (
// Equation(s):
// \inst|b2v_inst11|Mux26~3_combout  = (\inst|b2v_inst11|Mux26~2_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [5])))

	.dataa(\inst|b2v_inst11|Mux26~2_combout ),
	.datab(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_decode|stored_immed [5]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux26~3 .lut_mask = 16'hBAAA;
defparam \inst|b2v_inst11|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \inst|b2v_inst14|stored_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux26~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[5] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \inst|b2v_fetch|fetched_instr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[10] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~18_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19 .lut_mask = 16'hBC8C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~19_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hCCF0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40 .lut_mask = 16'hAEA4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N1
dffeas \inst|b2v_fetch|fetched_instr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~41_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[4] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \inst|b2v_extensor|Selector27~0 (
// Equation(s):
// \inst|b2v_extensor|Selector27~0_combout  = (\inst|b2v_fetch|fetched_instr [10] & ((\inst|b2v_fetch|fetched_instr [4]) # (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [10] & 
// (\inst|b2v_fetch|fetched_instr [4] & (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [10]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_fetch|fetched_instr [4]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector27~0 .lut_mask = 16'hB8E2;
defparam \inst|b2v_extensor|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \inst|b2v_decode|stored_immed[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[4] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \inst|b2v_inst11|Mux27~2 (
// Equation(s):
// \inst|b2v_inst11|Mux27~2_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~8_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~8_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst|operand_b~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux27~2 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \inst|b2v_inst11|Mux27~3 (
// Equation(s):
// \inst|b2v_inst11|Mux27~3_combout  = (\inst|b2v_inst11|Mux27~2_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_decode|stored_immed [4] & \inst|b2v_inst|operand_b~1_combout )))

	.dataa(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datab(\inst|b2v_inst11|Mux27~2_combout ),
	.datac(\inst|b2v_decode|stored_immed [4]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux27~3 .lut_mask = 16'hDCCC;
defparam \inst|b2v_inst11|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \inst|b2v_inst14|stored_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux27~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[4] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  & (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .lut_mask = 16'hEC2C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hACAC;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42 .lut_mask = 16'hEE30;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~42_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N23
dffeas \inst|b2v_fetch|fetched_instr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~43_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[3] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \inst|b2v_extensor|Selector28~0 (
// Equation(s):
// \inst|b2v_extensor|Selector28~0_combout  = (\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [9]))) # (!\inst|b2v_extensor|WideOr0~0_combout  & (\inst|b2v_fetch|fetched_instr [3])))) # 
// (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_extensor|WideOr0~0_combout  & (\inst|b2v_fetch|fetched_instr [3])) # (!\inst|b2v_extensor|WideOr0~0_combout  & ((\inst|b2v_fetch|fetched_instr [9])))))

	.dataa(\inst|b2v_fetch|fetched_instr [31]),
	.datab(\inst|b2v_fetch|fetched_instr [3]),
	.datac(\inst|b2v_fetch|fetched_instr [9]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector28~0 .lut_mask = 16'hE4D8;
defparam \inst|b2v_extensor|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \inst|b2v_decode|stored_immed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[3] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \inst|b2v_inst11|Mux28~2 (
// Equation(s):
// \inst|b2v_inst11|Mux28~2_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_inst11|Add1~6_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Mux17~0_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux28~2 .lut_mask = 16'h5444;
defparam \inst|b2v_inst11|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \inst|b2v_inst11|Mux28~3 (
// Equation(s):
// \inst|b2v_inst11|Mux28~3_combout  = (\inst|b2v_inst11|Mux28~2_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [3] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Mux28~2_combout ),
	.datac(\inst|b2v_decode|stored_immed [3]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux28~3 .lut_mask = 16'hCCEC;
defparam \inst|b2v_inst11|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \inst|b2v_inst14|stored_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux28~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[3] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ) 
// # ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32 .lut_mask = 16'hCBC8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~32_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \inst|b2v_fetch|fetched_instr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[8] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ) 
// # (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout )) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~44_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45 .lut_mask = 16'hE6A2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \inst|b2v_fetch|fetched_instr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~45_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[2] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \inst|b2v_extensor|Selector29~0 (
// Equation(s):
// \inst|b2v_extensor|Selector29~0_combout  = (\inst|b2v_fetch|fetched_instr [8] & ((\inst|b2v_fetch|fetched_instr [2]) # (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [8] & 
// (\inst|b2v_fetch|fetched_instr [2] & (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [8]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_extensor|WideOr0~0_combout ),
	.datad(\inst|b2v_fetch|fetched_instr [2]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector29~0 .lut_mask = 16'hBE82;
defparam \inst|b2v_extensor|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \inst|b2v_decode|stored_immed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[2] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \inst|b2v_inst11|Mux29~2 (
// Equation(s):
// \inst|b2v_inst11|Mux29~2_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_inst11|Add1~4_combout ))))

	.dataa(\inst|b2v_inst|operand_b~0_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst11|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux29~2 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \inst|b2v_inst11|Mux29~3 (
// Equation(s):
// \inst|b2v_inst11|Mux29~3_combout  = (\inst|b2v_inst11|Mux29~2_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [2] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Mux29~2_combout ),
	.datac(\inst|b2v_decode|stored_immed [2]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux29~3 .lut_mask = 16'hCCEC;
defparam \inst|b2v_inst11|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \inst|b2v_inst14|stored_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux29~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[2] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  
// & (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6 .lut_mask = 16'hAEA4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~6_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \inst|b2v_fetch|fetched_instr[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[29]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[29] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \inst|b2v_decode|stored_inst[29]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_inst[29]~feeder_combout  = \inst|b2v_fetch|fetched_instr [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_instr [29]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_inst[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[29]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_inst[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \inst|b2v_decode|stored_inst[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_inst[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_inst [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[29] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_inst[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \inst|b2v_inst|operand_b~1 (
// Equation(s):
// \inst|b2v_inst|operand_b~1_combout  = (!\inst|b2v_decode|stored_inst [31] & (!\inst|b2v_decode|stored_inst [29] & (!\inst|b2v_decode|stored_inst [28] & !\inst|b2v_decode|stored_inst [30])))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_decode|stored_inst [28]),
	.datad(\inst|b2v_decode|stored_inst [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst|operand_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|operand_b~1 .lut_mask = 16'h0001;
defparam \inst|b2v_inst|operand_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \inst|b2v_inst11|Mux30~2 (
// Equation(s):
// \inst|b2v_inst11|Mux30~2_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_inst11|Add1~2_combout ))))

	.dataa(\inst|b2v_inst|operand_b~0_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst11|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux30~2 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \inst|b2v_inst11|Mux30~3 (
// Equation(s):
// \inst|b2v_inst11|Mux30~3_combout  = (\inst|b2v_inst11|Mux30~2_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [1] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Mux30~2_combout ),
	.datac(\inst|b2v_decode|stored_immed [1]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux30~3 .lut_mask = 16'hCCEC;
defparam \inst|b2v_inst11|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \inst|b2v_inst14|stored_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux30~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[1] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst|b2v_inst14|stored_data [12],\inst|b2v_inst14|stored_data [11],\inst|b2v_inst14|stored_data [10],\inst|b2v_inst14|stored_data [9],\inst|b2v_inst14|stored_data [8],\inst|b2v_inst14|stored_data [7],\inst|b2v_inst14|stored_data [6],\inst|b2v_inst14|stored_data [5],
\inst|b2v_inst14|stored_data [4],\inst|b2v_inst14|stored_data [3],\inst|b2v_inst14|stored_data [2],\inst|b2v_inst14|stored_data [1],\inst|b2v_inst14|stored_data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "mem_program:inst3|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~48_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49 .lut_mask = 16'hB8CC;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \inst|b2v_fetch|fetched_instr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~49_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[0] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \inst|b2v_extensor|Selector31~0 (
// Equation(s):
// \inst|b2v_extensor|Selector31~0_combout  = (\inst|b2v_fetch|fetched_instr [0] & ((\inst|b2v_fetch|fetched_instr [6]) # (\inst|b2v_fetch|fetched_instr [31] $ (\inst|b2v_extensor|WideOr0~0_combout )))) # (!\inst|b2v_fetch|fetched_instr [0] & 
// (\inst|b2v_fetch|fetched_instr [6] & (\inst|b2v_fetch|fetched_instr [31] $ (!\inst|b2v_extensor|WideOr0~0_combout ))))

	.dataa(\inst|b2v_fetch|fetched_instr [0]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_fetch|fetched_instr [6]),
	.datad(\inst|b2v_extensor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector31~0 .lut_mask = 16'hE2B8;
defparam \inst|b2v_extensor|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \inst|b2v_decode|stored_immed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[0] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \inst|b2v_inst11|Mux31~0 (
// Equation(s):
// \inst|b2v_inst11|Mux31~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_inst11|Add1~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_inst11|Add1~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux31~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \inst|b2v_inst11|Mux31~1 (
// Equation(s):
// \inst|b2v_inst11|Mux31~1_combout  = (\inst|b2v_inst11|Mux31~0_combout ) # ((\inst|b2v_decode|stored_immed [0] & (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst11|Mux31~0_combout ),
	.datab(\inst|b2v_decode|stored_immed [0]),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux31~1 .lut_mask = 16'hAAEA;
defparam \inst|b2v_inst11|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \inst|b2v_inst14|stored_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux31~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[0] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .lut_mask = 16'hF0CA;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .lut_mask = 16'hF838;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hD8D8;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  & 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hE4E4;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ) # 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  & 
// !\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .lut_mask = 16'hCCB8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFA50;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h22F0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h33FF;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h00A4;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .lut_mask = 16'h00C8;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11 .lut_mask = 16'hC0EA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N23
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h330C;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h2230;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N19
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .lut_mask = 16'hFF7F;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h0700;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0048;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N13
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h4000;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0001;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0800;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00CA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11 .lut_mask = 16'hFAF0;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N27
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h51F3;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hB800;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00EA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N25
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00CA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hCCAA;
defparam \inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h2320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst7|out[0]~15 (
// Equation(s):
// \inst|b2v_inst7|out[0]~15_combout  = \inst|b2v_inst7|out [0] $ (VCC)
// \inst|b2v_inst7|out[0]~16  = CARRY(\inst|b2v_inst7|out [0])

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst7|out[0]~15_combout ),
	.cout(\inst|b2v_inst7|out[0]~16 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[0]~15 .lut_mask = 16'h33CC;
defparam \inst|b2v_inst7|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[0]~15 (
// Equation(s):
// \inst|b2v_inst14|r_abs[0]~15_combout  = \inst|b2v_decode|stored_immed [0] $ (VCC)
// \inst|b2v_inst14|r_abs[0]~16  = CARRY(\inst|b2v_decode|stored_immed [0])

	.dataa(\inst|b2v_decode|stored_immed [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst14|r_abs[0]~15_combout ),
	.cout(\inst|b2v_inst14|r_abs[0]~16 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[0]~15 .lut_mask = 16'h55AA;
defparam \inst|b2v_inst14|r_abs[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \inst|b2v_inst15|stack|full~0 (
// Equation(s):
// \inst|b2v_inst15|stack|full~0_combout  = (\inst|b2v_decode|stored_inst [31] & (!\inst|b2v_decode|stored_inst [29] & (\inst|b2v_inst|operand_b~0_combout  & !\inst|b2v_decode|stored_inst [27])))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_decode|stored_inst [27]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|full~0 .lut_mask = 16'h0020;
defparam \inst|b2v_inst15|stack|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \inst|b2v_inst15|stack|empty~0 (
// Equation(s):
// \inst|b2v_inst15|stack|empty~0_combout  = ((\inst|b2v_inst15|stack|Equal0~9_combout  & \inst|b2v_inst15|stack|pointer [5])) # (!\inst|b2v_inst15|stack|full~0_combout )

	.dataa(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.datab(\inst|b2v_inst15|stack|full~0_combout ),
	.datac(\inst|b2v_inst15|stack|pointer [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|empty~0 .lut_mask = 16'hB3B3;
defparam \inst|b2v_inst15|stack|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[0]~32 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[0]~32_combout  = (\inst|b2v_inst15|stack|empty~0_combout  & (\inst|b2v_inst15|stack|pointer [0] & VCC)) # (!\inst|b2v_inst15|stack|empty~0_combout  & (\inst|b2v_inst15|stack|pointer [0] $ (VCC)))
// \inst|b2v_inst15|stack|pointer[0]~33  = CARRY((!\inst|b2v_inst15|stack|empty~0_combout  & \inst|b2v_inst15|stack|pointer [0]))

	.dataa(\inst|b2v_inst15|stack|empty~0_combout ),
	.datab(\inst|b2v_inst15|stack|pointer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|pointer[0]~32_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[0]~33 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[0]~32 .lut_mask = 16'h9944;
defparam \inst|b2v_inst15|stack|pointer[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~0 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~0_combout  = \inst|b2v_inst15|stack|pointer [0] $ (VCC)
// \inst|b2v_inst15|stack|Add1~1  = CARRY(\inst|b2v_inst15|stack|pointer [0])

	.dataa(\inst|b2v_inst15|stack|pointer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Add1~0_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~1 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~0 .lut_mask = 16'h55AA;
defparam \inst|b2v_inst15|stack|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \inst|b2v_inst15|stack|always0~0 (
// Equation(s):
// \inst|b2v_inst15|stack|always0~0_combout  = (\inst|b2v_decode|stored_inst [31] & (!\inst|b2v_decode|stored_inst [29] & (\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_decode|stored_inst [27])))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_decode|stored_inst [27]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|always0~0 .lut_mask = 16'h2000;
defparam \inst|b2v_inst15|stack|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \inst|b2v_inst15|stack|always0~1 (
// Equation(s):
// \inst|b2v_inst15|stack|always0~1_combout  = (\inst|b2v_inst15|stack|always0~0_combout  & ((\inst|b2v_inst15|stack|pointer [5]) # (!\inst|b2v_inst15|stack|Equal0~9_combout )))

	.dataa(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.datab(\inst|b2v_inst15|stack|pointer [5]),
	.datac(\inst|b2v_inst15|stack|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|always0~1 .lut_mask = 16'hD0D0;
defparam \inst|b2v_inst15|stack|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \inst|b2v_inst15|stack|pointer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[0]~32_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~0_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[0] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[1]~34 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[1]~34_combout  = (\inst|b2v_inst15|stack|pointer [1] & (!\inst|b2v_inst15|stack|pointer[0]~33 )) # (!\inst|b2v_inst15|stack|pointer [1] & ((\inst|b2v_inst15|stack|pointer[0]~33 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[1]~35  = CARRY((!\inst|b2v_inst15|stack|pointer[0]~33 ) # (!\inst|b2v_inst15|stack|pointer [1]))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[0]~33 ),
	.combout(\inst|b2v_inst15|stack|pointer[1]~34_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[1]~35 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[1]~34 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst15|stack|pointer[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~2 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~2_combout  = (\inst|b2v_inst15|stack|pointer [1] & (\inst|b2v_inst15|stack|Add1~1  & VCC)) # (!\inst|b2v_inst15|stack|pointer [1] & (!\inst|b2v_inst15|stack|Add1~1 ))
// \inst|b2v_inst15|stack|Add1~3  = CARRY((!\inst|b2v_inst15|stack|pointer [1] & !\inst|b2v_inst15|stack|Add1~1 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~1 ),
	.combout(\inst|b2v_inst15|stack|Add1~2_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~3 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~2 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \inst|b2v_inst15|stack|pointer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[1]~34_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~2_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[1] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[2]~36 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[2]~36_combout  = (\inst|b2v_inst15|stack|pointer [2] & (\inst|b2v_inst15|stack|pointer[1]~35  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [2] & (!\inst|b2v_inst15|stack|pointer[1]~35  & VCC))
// \inst|b2v_inst15|stack|pointer[2]~37  = CARRY((\inst|b2v_inst15|stack|pointer [2] & !\inst|b2v_inst15|stack|pointer[1]~35 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[1]~35 ),
	.combout(\inst|b2v_inst15|stack|pointer[2]~36_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[2]~37 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[2]~36 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~4 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~4_combout  = (\inst|b2v_inst15|stack|pointer [2] & ((GND) # (!\inst|b2v_inst15|stack|Add1~3 ))) # (!\inst|b2v_inst15|stack|pointer [2] & (\inst|b2v_inst15|stack|Add1~3  $ (GND)))
// \inst|b2v_inst15|stack|Add1~5  = CARRY((\inst|b2v_inst15|stack|pointer [2]) # (!\inst|b2v_inst15|stack|Add1~3 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~3 ),
	.combout(\inst|b2v_inst15|stack|Add1~4_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~5 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~4 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \inst|b2v_inst15|stack|pointer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[2]~36_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~4_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[2] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[3]~38 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[3]~38_combout  = (\inst|b2v_inst15|stack|pointer [3] & (!\inst|b2v_inst15|stack|pointer[2]~37 )) # (!\inst|b2v_inst15|stack|pointer [3] & ((\inst|b2v_inst15|stack|pointer[2]~37 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[3]~39  = CARRY((!\inst|b2v_inst15|stack|pointer[2]~37 ) # (!\inst|b2v_inst15|stack|pointer [3]))

	.dataa(\inst|b2v_inst15|stack|pointer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[2]~37 ),
	.combout(\inst|b2v_inst15|stack|pointer[3]~38_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[3]~39 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[3]~38 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~6 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~6_combout  = (\inst|b2v_inst15|stack|pointer [3] & (\inst|b2v_inst15|stack|Add1~5  & VCC)) # (!\inst|b2v_inst15|stack|pointer [3] & (!\inst|b2v_inst15|stack|Add1~5 ))
// \inst|b2v_inst15|stack|Add1~7  = CARRY((!\inst|b2v_inst15|stack|pointer [3] & !\inst|b2v_inst15|stack|Add1~5 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~5 ),
	.combout(\inst|b2v_inst15|stack|Add1~6_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~7 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~6 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \inst|b2v_inst15|stack|pointer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[3]~38_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~6_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[3] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[4]~40 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[4]~40_combout  = (\inst|b2v_inst15|stack|pointer [4] & (\inst|b2v_inst15|stack|pointer[3]~39  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [4] & (!\inst|b2v_inst15|stack|pointer[3]~39  & VCC))
// \inst|b2v_inst15|stack|pointer[4]~41  = CARRY((\inst|b2v_inst15|stack|pointer [4] & !\inst|b2v_inst15|stack|pointer[3]~39 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[3]~39 ),
	.combout(\inst|b2v_inst15|stack|pointer[4]~40_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[4]~41 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[4]~40 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~8 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~8_combout  = (\inst|b2v_inst15|stack|pointer [4] & ((GND) # (!\inst|b2v_inst15|stack|Add1~7 ))) # (!\inst|b2v_inst15|stack|pointer [4] & (\inst|b2v_inst15|stack|Add1~7  $ (GND)))
// \inst|b2v_inst15|stack|Add1~9  = CARRY((\inst|b2v_inst15|stack|pointer [4]) # (!\inst|b2v_inst15|stack|Add1~7 ))

	.dataa(\inst|b2v_inst15|stack|pointer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~7 ),
	.combout(\inst|b2v_inst15|stack|Add1~8_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~9 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~8 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \inst|b2v_inst15|stack|pointer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[4]~40_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~8_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[4] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[5]~42 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[5]~42_combout  = (\inst|b2v_inst15|stack|pointer [5] & (!\inst|b2v_inst15|stack|pointer[4]~41 )) # (!\inst|b2v_inst15|stack|pointer [5] & ((\inst|b2v_inst15|stack|pointer[4]~41 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[5]~43  = CARRY((!\inst|b2v_inst15|stack|pointer[4]~41 ) # (!\inst|b2v_inst15|stack|pointer [5]))

	.dataa(\inst|b2v_inst15|stack|pointer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[4]~41 ),
	.combout(\inst|b2v_inst15|stack|pointer[5]~42_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[5]~43 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[5]~42 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~10 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~10_combout  = (\inst|b2v_inst15|stack|pointer [5] & (\inst|b2v_inst15|stack|Add1~9  & VCC)) # (!\inst|b2v_inst15|stack|pointer [5] & (!\inst|b2v_inst15|stack|Add1~9 ))
// \inst|b2v_inst15|stack|Add1~11  = CARRY((!\inst|b2v_inst15|stack|pointer [5] & !\inst|b2v_inst15|stack|Add1~9 ))

	.dataa(\inst|b2v_inst15|stack|pointer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~9 ),
	.combout(\inst|b2v_inst15|stack|Add1~10_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~11 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~10 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \inst|b2v_inst15|stack|pointer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[5]~42_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~10_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[5] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[6]~44 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[6]~44_combout  = (\inst|b2v_inst15|stack|pointer [6] & (\inst|b2v_inst15|stack|pointer[5]~43  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [6] & (!\inst|b2v_inst15|stack|pointer[5]~43  & VCC))
// \inst|b2v_inst15|stack|pointer[6]~45  = CARRY((\inst|b2v_inst15|stack|pointer [6] & !\inst|b2v_inst15|stack|pointer[5]~43 ))

	.dataa(\inst|b2v_inst15|stack|pointer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[5]~43 ),
	.combout(\inst|b2v_inst15|stack|pointer[6]~44_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[6]~45 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[6]~44 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst15|stack|pointer[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~12 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~12_combout  = (\inst|b2v_inst15|stack|pointer [6] & ((GND) # (!\inst|b2v_inst15|stack|Add1~11 ))) # (!\inst|b2v_inst15|stack|pointer [6] & (\inst|b2v_inst15|stack|Add1~11  $ (GND)))
// \inst|b2v_inst15|stack|Add1~13  = CARRY((\inst|b2v_inst15|stack|pointer [6]) # (!\inst|b2v_inst15|stack|Add1~11 ))

	.dataa(\inst|b2v_inst15|stack|pointer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~11 ),
	.combout(\inst|b2v_inst15|stack|Add1~12_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~13 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~12 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \inst|b2v_inst15|stack|pointer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[6]~44_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~12_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[6] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[7]~46 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[7]~46_combout  = (\inst|b2v_inst15|stack|pointer [7] & (!\inst|b2v_inst15|stack|pointer[6]~45 )) # (!\inst|b2v_inst15|stack|pointer [7] & ((\inst|b2v_inst15|stack|pointer[6]~45 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[7]~47  = CARRY((!\inst|b2v_inst15|stack|pointer[6]~45 ) # (!\inst|b2v_inst15|stack|pointer [7]))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[6]~45 ),
	.combout(\inst|b2v_inst15|stack|pointer[7]~46_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[7]~47 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[7]~46 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst15|stack|pointer[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~14 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~14_combout  = (\inst|b2v_inst15|stack|pointer [7] & (\inst|b2v_inst15|stack|Add1~13  & VCC)) # (!\inst|b2v_inst15|stack|pointer [7] & (!\inst|b2v_inst15|stack|Add1~13 ))
// \inst|b2v_inst15|stack|Add1~15  = CARRY((!\inst|b2v_inst15|stack|pointer [7] & !\inst|b2v_inst15|stack|Add1~13 ))

	.dataa(\inst|b2v_inst15|stack|pointer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~13 ),
	.combout(\inst|b2v_inst15|stack|Add1~14_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~15 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~14 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \inst|b2v_inst15|stack|pointer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[7]~46_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~14_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[7] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[8]~48 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[8]~48_combout  = (\inst|b2v_inst15|stack|pointer [8] & (\inst|b2v_inst15|stack|pointer[7]~47  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [8] & (!\inst|b2v_inst15|stack|pointer[7]~47  & VCC))
// \inst|b2v_inst15|stack|pointer[8]~49  = CARRY((\inst|b2v_inst15|stack|pointer [8] & !\inst|b2v_inst15|stack|pointer[7]~47 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[7]~47 ),
	.combout(\inst|b2v_inst15|stack|pointer[8]~48_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[8]~49 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[8]~48 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~16 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~16_combout  = (\inst|b2v_inst15|stack|pointer [8] & ((GND) # (!\inst|b2v_inst15|stack|Add1~15 ))) # (!\inst|b2v_inst15|stack|pointer [8] & (\inst|b2v_inst15|stack|Add1~15  $ (GND)))
// \inst|b2v_inst15|stack|Add1~17  = CARRY((\inst|b2v_inst15|stack|pointer [8]) # (!\inst|b2v_inst15|stack|Add1~15 ))

	.dataa(\inst|b2v_inst15|stack|pointer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~15 ),
	.combout(\inst|b2v_inst15|stack|Add1~16_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~17 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~16 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \inst|b2v_inst15|stack|pointer[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[8]~48_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~16_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[8] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[9]~50 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[9]~50_combout  = (\inst|b2v_inst15|stack|pointer [9] & (!\inst|b2v_inst15|stack|pointer[8]~49 )) # (!\inst|b2v_inst15|stack|pointer [9] & ((\inst|b2v_inst15|stack|pointer[8]~49 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[9]~51  = CARRY((!\inst|b2v_inst15|stack|pointer[8]~49 ) # (!\inst|b2v_inst15|stack|pointer [9]))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[8]~49 ),
	.combout(\inst|b2v_inst15|stack|pointer[9]~50_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[9]~51 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[9]~50 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst15|stack|pointer[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~18 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~18_combout  = (\inst|b2v_inst15|stack|pointer [9] & (\inst|b2v_inst15|stack|Add1~17  & VCC)) # (!\inst|b2v_inst15|stack|pointer [9] & (!\inst|b2v_inst15|stack|Add1~17 ))
// \inst|b2v_inst15|stack|Add1~19  = CARRY((!\inst|b2v_inst15|stack|pointer [9] & !\inst|b2v_inst15|stack|Add1~17 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~17 ),
	.combout(\inst|b2v_inst15|stack|Add1~18_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~19 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~18 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \inst|b2v_inst15|stack|pointer[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[9]~50_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~18_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[9] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[10]~52 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[10]~52_combout  = (\inst|b2v_inst15|stack|pointer [10] & (\inst|b2v_inst15|stack|pointer[9]~51  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [10] & (!\inst|b2v_inst15|stack|pointer[9]~51  & VCC))
// \inst|b2v_inst15|stack|pointer[10]~53  = CARRY((\inst|b2v_inst15|stack|pointer [10] & !\inst|b2v_inst15|stack|pointer[9]~51 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[9]~51 ),
	.combout(\inst|b2v_inst15|stack|pointer[10]~52_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[10]~53 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[10]~52 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~20 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~20_combout  = (\inst|b2v_inst15|stack|pointer [10] & ((GND) # (!\inst|b2v_inst15|stack|Add1~19 ))) # (!\inst|b2v_inst15|stack|pointer [10] & (\inst|b2v_inst15|stack|Add1~19  $ (GND)))
// \inst|b2v_inst15|stack|Add1~21  = CARRY((\inst|b2v_inst15|stack|pointer [10]) # (!\inst|b2v_inst15|stack|Add1~19 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~19 ),
	.combout(\inst|b2v_inst15|stack|Add1~20_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~21 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~20 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \inst|b2v_inst15|stack|pointer[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[10]~52_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~20_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[10] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[11]~54 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[11]~54_combout  = (\inst|b2v_inst15|stack|pointer [11] & (!\inst|b2v_inst15|stack|pointer[10]~53 )) # (!\inst|b2v_inst15|stack|pointer [11] & ((\inst|b2v_inst15|stack|pointer[10]~53 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[11]~55  = CARRY((!\inst|b2v_inst15|stack|pointer[10]~53 ) # (!\inst|b2v_inst15|stack|pointer [11]))

	.dataa(\inst|b2v_inst15|stack|pointer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[10]~53 ),
	.combout(\inst|b2v_inst15|stack|pointer[11]~54_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[11]~55 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[11]~54 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~22 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~22_combout  = (\inst|b2v_inst15|stack|pointer [11] & (\inst|b2v_inst15|stack|Add1~21  & VCC)) # (!\inst|b2v_inst15|stack|pointer [11] & (!\inst|b2v_inst15|stack|Add1~21 ))
// \inst|b2v_inst15|stack|Add1~23  = CARRY((!\inst|b2v_inst15|stack|pointer [11] & !\inst|b2v_inst15|stack|Add1~21 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~21 ),
	.combout(\inst|b2v_inst15|stack|Add1~22_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~23 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~22 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \inst|b2v_inst15|stack|pointer[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[11]~54_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~22_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[11] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[12]~56 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[12]~56_combout  = (\inst|b2v_inst15|stack|pointer [12] & (\inst|b2v_inst15|stack|pointer[11]~55  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [12] & (!\inst|b2v_inst15|stack|pointer[11]~55  & VCC))
// \inst|b2v_inst15|stack|pointer[12]~57  = CARRY((\inst|b2v_inst15|stack|pointer [12] & !\inst|b2v_inst15|stack|pointer[11]~55 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[11]~55 ),
	.combout(\inst|b2v_inst15|stack|pointer[12]~56_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[12]~57 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[12]~56 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~24 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~24_combout  = (\inst|b2v_inst15|stack|pointer [12] & ((GND) # (!\inst|b2v_inst15|stack|Add1~23 ))) # (!\inst|b2v_inst15|stack|pointer [12] & (\inst|b2v_inst15|stack|Add1~23  $ (GND)))
// \inst|b2v_inst15|stack|Add1~25  = CARRY((\inst|b2v_inst15|stack|pointer [12]) # (!\inst|b2v_inst15|stack|Add1~23 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~23 ),
	.combout(\inst|b2v_inst15|stack|Add1~24_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~25 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~24 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \inst|b2v_inst15|stack|pointer[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[12]~56_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~24_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[12] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[13]~58 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[13]~58_combout  = (\inst|b2v_inst15|stack|pointer [13] & (!\inst|b2v_inst15|stack|pointer[12]~57 )) # (!\inst|b2v_inst15|stack|pointer [13] & ((\inst|b2v_inst15|stack|pointer[12]~57 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[13]~59  = CARRY((!\inst|b2v_inst15|stack|pointer[12]~57 ) # (!\inst|b2v_inst15|stack|pointer [13]))

	.dataa(\inst|b2v_inst15|stack|pointer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[12]~57 ),
	.combout(\inst|b2v_inst15|stack|pointer[13]~58_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[13]~59 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[13]~58 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~26 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~26_combout  = (\inst|b2v_inst15|stack|pointer [13] & (\inst|b2v_inst15|stack|Add1~25  & VCC)) # (!\inst|b2v_inst15|stack|pointer [13] & (!\inst|b2v_inst15|stack|Add1~25 ))
// \inst|b2v_inst15|stack|Add1~27  = CARRY((!\inst|b2v_inst15|stack|pointer [13] & !\inst|b2v_inst15|stack|Add1~25 ))

	.dataa(\inst|b2v_inst15|stack|pointer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~25 ),
	.combout(\inst|b2v_inst15|stack|Add1~26_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~27 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~26 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \inst|b2v_inst15|stack|pointer[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[13]~58_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~26_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[13] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[14]~60 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[14]~60_combout  = (\inst|b2v_inst15|stack|pointer [14] & (\inst|b2v_inst15|stack|pointer[13]~59  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [14] & (!\inst|b2v_inst15|stack|pointer[13]~59  & VCC))
// \inst|b2v_inst15|stack|pointer[14]~61  = CARRY((\inst|b2v_inst15|stack|pointer [14] & !\inst|b2v_inst15|stack|pointer[13]~59 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[13]~59 ),
	.combout(\inst|b2v_inst15|stack|pointer[14]~60_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[14]~61 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[14]~60 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~28 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~28_combout  = (\inst|b2v_inst15|stack|pointer [14] & ((GND) # (!\inst|b2v_inst15|stack|Add1~27 ))) # (!\inst|b2v_inst15|stack|pointer [14] & (\inst|b2v_inst15|stack|Add1~27  $ (GND)))
// \inst|b2v_inst15|stack|Add1~29  = CARRY((\inst|b2v_inst15|stack|pointer [14]) # (!\inst|b2v_inst15|stack|Add1~27 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~27 ),
	.combout(\inst|b2v_inst15|stack|Add1~28_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~29 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~28 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \inst|b2v_inst15|stack|pointer[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[14]~60_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~28_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[14] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[15]~62 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[15]~62_combout  = (\inst|b2v_inst15|stack|pointer [15] & (!\inst|b2v_inst15|stack|pointer[14]~61 )) # (!\inst|b2v_inst15|stack|pointer [15] & ((\inst|b2v_inst15|stack|pointer[14]~61 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[15]~63  = CARRY((!\inst|b2v_inst15|stack|pointer[14]~61 ) # (!\inst|b2v_inst15|stack|pointer [15]))

	.dataa(\inst|b2v_inst15|stack|pointer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[14]~61 ),
	.combout(\inst|b2v_inst15|stack|pointer[15]~62_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[15]~63 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[15]~62 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~30 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~30_combout  = (\inst|b2v_inst15|stack|pointer [15] & (\inst|b2v_inst15|stack|Add1~29  & VCC)) # (!\inst|b2v_inst15|stack|pointer [15] & (!\inst|b2v_inst15|stack|Add1~29 ))
// \inst|b2v_inst15|stack|Add1~31  = CARRY((!\inst|b2v_inst15|stack|pointer [15] & !\inst|b2v_inst15|stack|Add1~29 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~29 ),
	.combout(\inst|b2v_inst15|stack|Add1~30_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~31 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~30 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \inst|b2v_inst15|stack|pointer[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[15]~62_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~30_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[15] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[16]~64 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[16]~64_combout  = (\inst|b2v_inst15|stack|pointer [16] & (\inst|b2v_inst15|stack|pointer[15]~63  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [16] & (!\inst|b2v_inst15|stack|pointer[15]~63  & VCC))
// \inst|b2v_inst15|stack|pointer[16]~65  = CARRY((\inst|b2v_inst15|stack|pointer [16] & !\inst|b2v_inst15|stack|pointer[15]~63 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[15]~63 ),
	.combout(\inst|b2v_inst15|stack|pointer[16]~64_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[16]~65 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[16]~64 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~32 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~32_combout  = (\inst|b2v_inst15|stack|pointer [16] & ((GND) # (!\inst|b2v_inst15|stack|Add1~31 ))) # (!\inst|b2v_inst15|stack|pointer [16] & (\inst|b2v_inst15|stack|Add1~31  $ (GND)))
// \inst|b2v_inst15|stack|Add1~33  = CARRY((\inst|b2v_inst15|stack|pointer [16]) # (!\inst|b2v_inst15|stack|Add1~31 ))

	.dataa(\inst|b2v_inst15|stack|pointer [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~31 ),
	.combout(\inst|b2v_inst15|stack|Add1~32_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~33 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~32 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \inst|b2v_inst15|stack|pointer[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[16]~64_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~32_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[16] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[17]~66 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[17]~66_combout  = (\inst|b2v_inst15|stack|pointer [17] & (!\inst|b2v_inst15|stack|pointer[16]~65 )) # (!\inst|b2v_inst15|stack|pointer [17] & ((\inst|b2v_inst15|stack|pointer[16]~65 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[17]~67  = CARRY((!\inst|b2v_inst15|stack|pointer[16]~65 ) # (!\inst|b2v_inst15|stack|pointer [17]))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[16]~65 ),
	.combout(\inst|b2v_inst15|stack|pointer[17]~66_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[17]~67 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[17]~66 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst15|stack|pointer[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~34 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~34_combout  = (\inst|b2v_inst15|stack|pointer [17] & (\inst|b2v_inst15|stack|Add1~33  & VCC)) # (!\inst|b2v_inst15|stack|pointer [17] & (!\inst|b2v_inst15|stack|Add1~33 ))
// \inst|b2v_inst15|stack|Add1~35  = CARRY((!\inst|b2v_inst15|stack|pointer [17] & !\inst|b2v_inst15|stack|Add1~33 ))

	.dataa(\inst|b2v_inst15|stack|pointer [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~33 ),
	.combout(\inst|b2v_inst15|stack|Add1~34_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~35 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~34 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \inst|b2v_inst15|stack|pointer[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[17]~66_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~34_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[17] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[18]~68 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[18]~68_combout  = (\inst|b2v_inst15|stack|pointer [18] & (\inst|b2v_inst15|stack|pointer[17]~67  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [18] & (!\inst|b2v_inst15|stack|pointer[17]~67  & VCC))
// \inst|b2v_inst15|stack|pointer[18]~69  = CARRY((\inst|b2v_inst15|stack|pointer [18] & !\inst|b2v_inst15|stack|pointer[17]~67 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[17]~67 ),
	.combout(\inst|b2v_inst15|stack|pointer[18]~68_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[18]~69 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[18]~68 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~36 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~36_combout  = (\inst|b2v_inst15|stack|pointer [18] & ((GND) # (!\inst|b2v_inst15|stack|Add1~35 ))) # (!\inst|b2v_inst15|stack|pointer [18] & (\inst|b2v_inst15|stack|Add1~35  $ (GND)))
// \inst|b2v_inst15|stack|Add1~37  = CARRY((\inst|b2v_inst15|stack|pointer [18]) # (!\inst|b2v_inst15|stack|Add1~35 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~35 ),
	.combout(\inst|b2v_inst15|stack|Add1~36_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~37 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~36 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \inst|b2v_inst15|stack|pointer[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[18]~68_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~36_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[18] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[19]~70 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[19]~70_combout  = (\inst|b2v_inst15|stack|pointer [19] & (!\inst|b2v_inst15|stack|pointer[18]~69 )) # (!\inst|b2v_inst15|stack|pointer [19] & ((\inst|b2v_inst15|stack|pointer[18]~69 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[19]~71  = CARRY((!\inst|b2v_inst15|stack|pointer[18]~69 ) # (!\inst|b2v_inst15|stack|pointer [19]))

	.dataa(\inst|b2v_inst15|stack|pointer [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[18]~69 ),
	.combout(\inst|b2v_inst15|stack|pointer[19]~70_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[19]~71 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[19]~70 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~38 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~38_combout  = (\inst|b2v_inst15|stack|pointer [19] & (\inst|b2v_inst15|stack|Add1~37  & VCC)) # (!\inst|b2v_inst15|stack|pointer [19] & (!\inst|b2v_inst15|stack|Add1~37 ))
// \inst|b2v_inst15|stack|Add1~39  = CARRY((!\inst|b2v_inst15|stack|pointer [19] & !\inst|b2v_inst15|stack|Add1~37 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~37 ),
	.combout(\inst|b2v_inst15|stack|Add1~38_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~39 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~38 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \inst|b2v_inst15|stack|pointer[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[19]~70_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~38_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[19] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[20]~72 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[20]~72_combout  = (\inst|b2v_inst15|stack|pointer [20] & (\inst|b2v_inst15|stack|pointer[19]~71  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [20] & (!\inst|b2v_inst15|stack|pointer[19]~71  & VCC))
// \inst|b2v_inst15|stack|pointer[20]~73  = CARRY((\inst|b2v_inst15|stack|pointer [20] & !\inst|b2v_inst15|stack|pointer[19]~71 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[19]~71 ),
	.combout(\inst|b2v_inst15|stack|pointer[20]~72_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[20]~73 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[20]~72 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~40 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~40_combout  = (\inst|b2v_inst15|stack|pointer [20] & ((GND) # (!\inst|b2v_inst15|stack|Add1~39 ))) # (!\inst|b2v_inst15|stack|pointer [20] & (\inst|b2v_inst15|stack|Add1~39  $ (GND)))
// \inst|b2v_inst15|stack|Add1~41  = CARRY((\inst|b2v_inst15|stack|pointer [20]) # (!\inst|b2v_inst15|stack|Add1~39 ))

	.dataa(\inst|b2v_inst15|stack|pointer [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~39 ),
	.combout(\inst|b2v_inst15|stack|Add1~40_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~41 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~40 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \inst|b2v_inst15|stack|pointer[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[20]~72_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~40_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[20] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[21]~74 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[21]~74_combout  = (\inst|b2v_inst15|stack|pointer [21] & (!\inst|b2v_inst15|stack|pointer[20]~73 )) # (!\inst|b2v_inst15|stack|pointer [21] & ((\inst|b2v_inst15|stack|pointer[20]~73 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[21]~75  = CARRY((!\inst|b2v_inst15|stack|pointer[20]~73 ) # (!\inst|b2v_inst15|stack|pointer [21]))

	.dataa(\inst|b2v_inst15|stack|pointer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[20]~73 ),
	.combout(\inst|b2v_inst15|stack|pointer[21]~74_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[21]~75 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[21]~74 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~42 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~42_combout  = (\inst|b2v_inst15|stack|pointer [21] & (\inst|b2v_inst15|stack|Add1~41  & VCC)) # (!\inst|b2v_inst15|stack|pointer [21] & (!\inst|b2v_inst15|stack|Add1~41 ))
// \inst|b2v_inst15|stack|Add1~43  = CARRY((!\inst|b2v_inst15|stack|pointer [21] & !\inst|b2v_inst15|stack|Add1~41 ))

	.dataa(\inst|b2v_inst15|stack|pointer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~41 ),
	.combout(\inst|b2v_inst15|stack|Add1~42_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~43 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~42 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \inst|b2v_inst15|stack|pointer[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[21]~74_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~42_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[21] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[22]~76 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[22]~76_combout  = (\inst|b2v_inst15|stack|pointer [22] & (\inst|b2v_inst15|stack|pointer[21]~75  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [22] & (!\inst|b2v_inst15|stack|pointer[21]~75  & VCC))
// \inst|b2v_inst15|stack|pointer[22]~77  = CARRY((\inst|b2v_inst15|stack|pointer [22] & !\inst|b2v_inst15|stack|pointer[21]~75 ))

	.dataa(\inst|b2v_inst15|stack|pointer [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[21]~75 ),
	.combout(\inst|b2v_inst15|stack|pointer[22]~76_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[22]~77 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[22]~76 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst15|stack|pointer[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~44 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~44_combout  = (\inst|b2v_inst15|stack|pointer [22] & ((GND) # (!\inst|b2v_inst15|stack|Add1~43 ))) # (!\inst|b2v_inst15|stack|pointer [22] & (\inst|b2v_inst15|stack|Add1~43  $ (GND)))
// \inst|b2v_inst15|stack|Add1~45  = CARRY((\inst|b2v_inst15|stack|pointer [22]) # (!\inst|b2v_inst15|stack|Add1~43 ))

	.dataa(\inst|b2v_inst15|stack|pointer [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~43 ),
	.combout(\inst|b2v_inst15|stack|Add1~44_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~45 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~44 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \inst|b2v_inst15|stack|pointer[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[22]~76_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~44_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[22] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[23]~78 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[23]~78_combout  = (\inst|b2v_inst15|stack|pointer [23] & (!\inst|b2v_inst15|stack|pointer[22]~77 )) # (!\inst|b2v_inst15|stack|pointer [23] & ((\inst|b2v_inst15|stack|pointer[22]~77 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[23]~79  = CARRY((!\inst|b2v_inst15|stack|pointer[22]~77 ) # (!\inst|b2v_inst15|stack|pointer [23]))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[22]~77 ),
	.combout(\inst|b2v_inst15|stack|pointer[23]~78_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[23]~79 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[23]~78 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst15|stack|pointer[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~46 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~46_combout  = (\inst|b2v_inst15|stack|pointer [23] & (\inst|b2v_inst15|stack|Add1~45  & VCC)) # (!\inst|b2v_inst15|stack|pointer [23] & (!\inst|b2v_inst15|stack|Add1~45 ))
// \inst|b2v_inst15|stack|Add1~47  = CARRY((!\inst|b2v_inst15|stack|pointer [23] & !\inst|b2v_inst15|stack|Add1~45 ))

	.dataa(\inst|b2v_inst15|stack|pointer [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~45 ),
	.combout(\inst|b2v_inst15|stack|Add1~46_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~47 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~46 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \inst|b2v_inst15|stack|pointer[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[23]~78_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~46_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[23] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[24]~80 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[24]~80_combout  = (\inst|b2v_inst15|stack|pointer [24] & (\inst|b2v_inst15|stack|pointer[23]~79  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [24] & (!\inst|b2v_inst15|stack|pointer[23]~79  & VCC))
// \inst|b2v_inst15|stack|pointer[24]~81  = CARRY((\inst|b2v_inst15|stack|pointer [24] & !\inst|b2v_inst15|stack|pointer[23]~79 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[23]~79 ),
	.combout(\inst|b2v_inst15|stack|pointer[24]~80_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[24]~81 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[24]~80 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~48 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~48_combout  = (\inst|b2v_inst15|stack|pointer [24] & ((GND) # (!\inst|b2v_inst15|stack|Add1~47 ))) # (!\inst|b2v_inst15|stack|pointer [24] & (\inst|b2v_inst15|stack|Add1~47  $ (GND)))
// \inst|b2v_inst15|stack|Add1~49  = CARRY((\inst|b2v_inst15|stack|pointer [24]) # (!\inst|b2v_inst15|stack|Add1~47 ))

	.dataa(\inst|b2v_inst15|stack|pointer [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~47 ),
	.combout(\inst|b2v_inst15|stack|Add1~48_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~49 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~48 .lut_mask = 16'h5AAF;
defparam \inst|b2v_inst15|stack|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \inst|b2v_inst15|stack|pointer[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[24]~80_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~48_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[24] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[25]~82 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[25]~82_combout  = (\inst|b2v_inst15|stack|pointer [25] & (!\inst|b2v_inst15|stack|pointer[24]~81 )) # (!\inst|b2v_inst15|stack|pointer [25] & ((\inst|b2v_inst15|stack|pointer[24]~81 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[25]~83  = CARRY((!\inst|b2v_inst15|stack|pointer[24]~81 ) # (!\inst|b2v_inst15|stack|pointer [25]))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[24]~81 ),
	.combout(\inst|b2v_inst15|stack|pointer[25]~82_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[25]~83 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[25]~82 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst15|stack|pointer[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~50 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~50_combout  = (\inst|b2v_inst15|stack|pointer [25] & (\inst|b2v_inst15|stack|Add1~49  & VCC)) # (!\inst|b2v_inst15|stack|pointer [25] & (!\inst|b2v_inst15|stack|Add1~49 ))
// \inst|b2v_inst15|stack|Add1~51  = CARRY((!\inst|b2v_inst15|stack|pointer [25] & !\inst|b2v_inst15|stack|Add1~49 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~49 ),
	.combout(\inst|b2v_inst15|stack|Add1~50_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~51 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~50 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \inst|b2v_inst15|stack|pointer[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[25]~82_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~50_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[25] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[26]~84 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[26]~84_combout  = (\inst|b2v_inst15|stack|pointer [26] & (\inst|b2v_inst15|stack|pointer[25]~83  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [26] & (!\inst|b2v_inst15|stack|pointer[25]~83  & VCC))
// \inst|b2v_inst15|stack|pointer[26]~85  = CARRY((\inst|b2v_inst15|stack|pointer [26] & !\inst|b2v_inst15|stack|pointer[25]~83 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[25]~83 ),
	.combout(\inst|b2v_inst15|stack|pointer[26]~84_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[26]~85 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[26]~84 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~52 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~52_combout  = (\inst|b2v_inst15|stack|pointer [26] & ((GND) # (!\inst|b2v_inst15|stack|Add1~51 ))) # (!\inst|b2v_inst15|stack|pointer [26] & (\inst|b2v_inst15|stack|Add1~51  $ (GND)))
// \inst|b2v_inst15|stack|Add1~53  = CARRY((\inst|b2v_inst15|stack|pointer [26]) # (!\inst|b2v_inst15|stack|Add1~51 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~51 ),
	.combout(\inst|b2v_inst15|stack|Add1~52_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~53 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~52 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \inst|b2v_inst15|stack|pointer[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[26]~84_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~52_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[26] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[27]~86 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[27]~86_combout  = (\inst|b2v_inst15|stack|pointer [27] & (!\inst|b2v_inst15|stack|pointer[26]~85 )) # (!\inst|b2v_inst15|stack|pointer [27] & ((\inst|b2v_inst15|stack|pointer[26]~85 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[27]~87  = CARRY((!\inst|b2v_inst15|stack|pointer[26]~85 ) # (!\inst|b2v_inst15|stack|pointer [27]))

	.dataa(\inst|b2v_inst15|stack|pointer [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[26]~85 ),
	.combout(\inst|b2v_inst15|stack|pointer[27]~86_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[27]~87 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[27]~86 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~54 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~54_combout  = (\inst|b2v_inst15|stack|pointer [27] & (\inst|b2v_inst15|stack|Add1~53  & VCC)) # (!\inst|b2v_inst15|stack|pointer [27] & (!\inst|b2v_inst15|stack|Add1~53 ))
// \inst|b2v_inst15|stack|Add1~55  = CARRY((!\inst|b2v_inst15|stack|pointer [27] & !\inst|b2v_inst15|stack|Add1~53 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~53 ),
	.combout(\inst|b2v_inst15|stack|Add1~54_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~55 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~54 .lut_mask = 16'hC303;
defparam \inst|b2v_inst15|stack|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \inst|b2v_inst15|stack|pointer[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[27]~86_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~54_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[27] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[28]~88 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[28]~88_combout  = (\inst|b2v_inst15|stack|pointer [28] & (\inst|b2v_inst15|stack|pointer[27]~87  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [28] & (!\inst|b2v_inst15|stack|pointer[27]~87  & VCC))
// \inst|b2v_inst15|stack|pointer[28]~89  = CARRY((\inst|b2v_inst15|stack|pointer [28] & !\inst|b2v_inst15|stack|pointer[27]~87 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[27]~87 ),
	.combout(\inst|b2v_inst15|stack|pointer[28]~88_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[28]~89 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[28]~88 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~56 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~56_combout  = (\inst|b2v_inst15|stack|pointer [28] & ((GND) # (!\inst|b2v_inst15|stack|Add1~55 ))) # (!\inst|b2v_inst15|stack|pointer [28] & (\inst|b2v_inst15|stack|Add1~55  $ (GND)))
// \inst|b2v_inst15|stack|Add1~57  = CARRY((\inst|b2v_inst15|stack|pointer [28]) # (!\inst|b2v_inst15|stack|Add1~55 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~55 ),
	.combout(\inst|b2v_inst15|stack|Add1~56_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~57 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~56 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \inst|b2v_inst15|stack|pointer[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[28]~88_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~56_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[28] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[29]~90 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[29]~90_combout  = (\inst|b2v_inst15|stack|pointer [29] & (!\inst|b2v_inst15|stack|pointer[28]~89 )) # (!\inst|b2v_inst15|stack|pointer [29] & ((\inst|b2v_inst15|stack|pointer[28]~89 ) # (GND)))
// \inst|b2v_inst15|stack|pointer[29]~91  = CARRY((!\inst|b2v_inst15|stack|pointer[28]~89 ) # (!\inst|b2v_inst15|stack|pointer [29]))

	.dataa(\inst|b2v_inst15|stack|pointer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[28]~89 ),
	.combout(\inst|b2v_inst15|stack|pointer[29]~90_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[29]~91 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[29]~90 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst15|stack|pointer[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~58 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~58_combout  = (\inst|b2v_inst15|stack|pointer [29] & (\inst|b2v_inst15|stack|Add1~57  & VCC)) # (!\inst|b2v_inst15|stack|pointer [29] & (!\inst|b2v_inst15|stack|Add1~57 ))
// \inst|b2v_inst15|stack|Add1~59  = CARRY((!\inst|b2v_inst15|stack|pointer [29] & !\inst|b2v_inst15|stack|Add1~57 ))

	.dataa(\inst|b2v_inst15|stack|pointer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~57 ),
	.combout(\inst|b2v_inst15|stack|Add1~58_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~59 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~58 .lut_mask = 16'hA505;
defparam \inst|b2v_inst15|stack|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \inst|b2v_inst15|stack|pointer[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[29]~90_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~58_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[29] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~7 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~7_combout  = (!\inst|b2v_inst15|stack|pointer [27] & (!\inst|b2v_inst15|stack|pointer [28] & (!\inst|b2v_inst15|stack|pointer [26] & !\inst|b2v_inst15|stack|pointer [25])))

	.dataa(\inst|b2v_inst15|stack|pointer [27]),
	.datab(\inst|b2v_inst15|stack|pointer [28]),
	.datac(\inst|b2v_inst15|stack|pointer [26]),
	.datad(\inst|b2v_inst15|stack|pointer [25]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~7 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[30]~92 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[30]~92_combout  = (\inst|b2v_inst15|stack|pointer [30] & (\inst|b2v_inst15|stack|pointer[29]~91  $ (GND))) # (!\inst|b2v_inst15|stack|pointer [30] & (!\inst|b2v_inst15|stack|pointer[29]~91  & VCC))
// \inst|b2v_inst15|stack|pointer[30]~93  = CARRY((\inst|b2v_inst15|stack|pointer [30] & !\inst|b2v_inst15|stack|pointer[29]~91 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|pointer[29]~91 ),
	.combout(\inst|b2v_inst15|stack|pointer[30]~92_combout ),
	.cout(\inst|b2v_inst15|stack|pointer[30]~93 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[30]~92 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst15|stack|pointer[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~60 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~60_combout  = (\inst|b2v_inst15|stack|pointer [30] & ((GND) # (!\inst|b2v_inst15|stack|Add1~59 ))) # (!\inst|b2v_inst15|stack|pointer [30] & (\inst|b2v_inst15|stack|Add1~59  $ (GND)))
// \inst|b2v_inst15|stack|Add1~61  = CARRY((\inst|b2v_inst15|stack|pointer [30]) # (!\inst|b2v_inst15|stack|Add1~59 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst15|stack|pointer [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst15|stack|Add1~59 ),
	.combout(\inst|b2v_inst15|stack|Add1~60_combout ),
	.cout(\inst|b2v_inst15|stack|Add1~61 ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~60 .lut_mask = 16'h3CCF;
defparam \inst|b2v_inst15|stack|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \inst|b2v_inst15|stack|pointer[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[30]~92_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~60_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[30] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \inst|b2v_inst15|stack|pointer[31]~94 (
// Equation(s):
// \inst|b2v_inst15|stack|pointer[31]~94_combout  = \inst|b2v_inst15|stack|pointer [31] $ (\inst|b2v_inst15|stack|pointer[30]~93 )

	.dataa(\inst|b2v_inst15|stack|pointer [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst15|stack|pointer[30]~93 ),
	.combout(\inst|b2v_inst15|stack|pointer[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[31]~94 .lut_mask = 16'h5A5A;
defparam \inst|b2v_inst15|stack|pointer[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \inst|b2v_inst15|stack|Add1~62 (
// Equation(s):
// \inst|b2v_inst15|stack|Add1~62_combout  = \inst|b2v_inst15|stack|Add1~61  $ (!\inst|b2v_inst15|stack|pointer [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst15|stack|pointer [31]),
	.cin(\inst|b2v_inst15|stack|Add1~61 ),
	.combout(\inst|b2v_inst15|stack|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Add1~62 .lut_mask = 16'hF00F;
defparam \inst|b2v_inst15|stack|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \inst|b2v_inst15|stack|pointer[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|pointer[31]~94_combout ),
	.asdata(\inst|b2v_inst15|stack|Add1~62_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_inst15|stack|always0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|pointer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|pointer[31] .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|pointer[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~8 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~8_combout  = (!\inst|b2v_inst15|stack|pointer [29] & (\inst|b2v_inst15|stack|Equal0~7_combout  & (!\inst|b2v_inst15|stack|pointer [31] & !\inst|b2v_inst15|stack|pointer [30])))

	.dataa(\inst|b2v_inst15|stack|pointer [29]),
	.datab(\inst|b2v_inst15|stack|Equal0~7_combout ),
	.datac(\inst|b2v_inst15|stack|pointer [31]),
	.datad(\inst|b2v_inst15|stack|pointer [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~8 .lut_mask = 16'h0004;
defparam \inst|b2v_inst15|stack|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~2 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~2_combout  = (!\inst|b2v_inst15|stack|pointer [9] & (!\inst|b2v_inst15|stack|pointer [12] & (!\inst|b2v_inst15|stack|pointer [10] & !\inst|b2v_inst15|stack|pointer [11])))

	.dataa(\inst|b2v_inst15|stack|pointer [9]),
	.datab(\inst|b2v_inst15|stack|pointer [12]),
	.datac(\inst|b2v_inst15|stack|pointer [10]),
	.datad(\inst|b2v_inst15|stack|pointer [11]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~2 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~1 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~1_combout  = (!\inst|b2v_inst15|stack|pointer [6] & (!\inst|b2v_inst15|stack|pointer [7] & (!\inst|b2v_inst15|stack|pointer [4] & !\inst|b2v_inst15|stack|pointer [8])))

	.dataa(\inst|b2v_inst15|stack|pointer [6]),
	.datab(\inst|b2v_inst15|stack|pointer [7]),
	.datac(\inst|b2v_inst15|stack|pointer [4]),
	.datad(\inst|b2v_inst15|stack|pointer [8]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~1 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~0 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~0_combout  = (!\inst|b2v_inst15|stack|pointer [2] & (!\inst|b2v_inst15|stack|pointer [1] & (!\inst|b2v_inst15|stack|pointer [0] & !\inst|b2v_inst15|stack|pointer [3])))

	.dataa(\inst|b2v_inst15|stack|pointer [2]),
	.datab(\inst|b2v_inst15|stack|pointer [1]),
	.datac(\inst|b2v_inst15|stack|pointer [0]),
	.datad(\inst|b2v_inst15|stack|pointer [3]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~3 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~3_combout  = (!\inst|b2v_inst15|stack|pointer [13] & (!\inst|b2v_inst15|stack|pointer [16] & (!\inst|b2v_inst15|stack|pointer [15] & !\inst|b2v_inst15|stack|pointer [14])))

	.dataa(\inst|b2v_inst15|stack|pointer [13]),
	.datab(\inst|b2v_inst15|stack|pointer [16]),
	.datac(\inst|b2v_inst15|stack|pointer [15]),
	.datad(\inst|b2v_inst15|stack|pointer [14]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~3 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~4 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~4_combout  = (\inst|b2v_inst15|stack|Equal0~2_combout  & (\inst|b2v_inst15|stack|Equal0~1_combout  & (\inst|b2v_inst15|stack|Equal0~0_combout  & \inst|b2v_inst15|stack|Equal0~3_combout )))

	.dataa(\inst|b2v_inst15|stack|Equal0~2_combout ),
	.datab(\inst|b2v_inst15|stack|Equal0~1_combout ),
	.datac(\inst|b2v_inst15|stack|Equal0~0_combout ),
	.datad(\inst|b2v_inst15|stack|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|b2v_inst15|stack|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~6 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~6_combout  = (!\inst|b2v_inst15|stack|pointer [21] & (!\inst|b2v_inst15|stack|pointer [24] & (!\inst|b2v_inst15|stack|pointer [23] & !\inst|b2v_inst15|stack|pointer [22])))

	.dataa(\inst|b2v_inst15|stack|pointer [21]),
	.datab(\inst|b2v_inst15|stack|pointer [24]),
	.datac(\inst|b2v_inst15|stack|pointer [23]),
	.datad(\inst|b2v_inst15|stack|pointer [22]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~6 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~5 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~5_combout  = (!\inst|b2v_inst15|stack|pointer [19] & (!\inst|b2v_inst15|stack|pointer [18] & (!\inst|b2v_inst15|stack|pointer [20] & !\inst|b2v_inst15|stack|pointer [17])))

	.dataa(\inst|b2v_inst15|stack|pointer [19]),
	.datab(\inst|b2v_inst15|stack|pointer [18]),
	.datac(\inst|b2v_inst15|stack|pointer [20]),
	.datad(\inst|b2v_inst15|stack|pointer [17]),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~5 .lut_mask = 16'h0001;
defparam \inst|b2v_inst15|stack|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~9 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~9_combout  = (\inst|b2v_inst15|stack|Equal0~8_combout  & (\inst|b2v_inst15|stack|Equal0~4_combout  & (\inst|b2v_inst15|stack|Equal0~6_combout  & \inst|b2v_inst15|stack|Equal0~5_combout )))

	.dataa(\inst|b2v_inst15|stack|Equal0~8_combout ),
	.datab(\inst|b2v_inst15|stack|Equal0~4_combout ),
	.datac(\inst|b2v_inst15|stack|Equal0~6_combout ),
	.datad(\inst|b2v_inst15|stack|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~9 .lut_mask = 16'h8000;
defparam \inst|b2v_inst15|stack|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \inst|b2v_inst15|stack|comb~0 (
// Equation(s):
// \inst|b2v_inst15|stack|comb~0_combout  = (\inst|b2v_inst15|stack|full~0_combout  & (!\inst|SYNTHESIZED_WIRE_50~combout  & ((!\inst|b2v_inst15|stack|pointer [5]) # (!\inst|b2v_inst15|stack|Equal0~9_combout ))))

	.dataa(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.datab(\inst|b2v_inst15|stack|full~0_combout ),
	.datac(\inst|b2v_inst15|stack|pointer [5]),
	.datad(\inst|SYNTHESIZED_WIRE_50~combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|comb~0 .lut_mask = 16'h004C;
defparam \inst|b2v_inst15|stack|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \inst|b2v_inst15|stack|data_out[0]~0 (
// Equation(s):
// \inst|b2v_inst15|stack|data_out[0]~0_combout  = (\inst|b2v_inst15|stack|always0~0_combout  & (!\inst|SYNTHESIZED_WIRE_50~combout  & ((\inst|b2v_inst15|stack|pointer [5]) # (!\inst|b2v_inst15|stack|Equal0~9_combout ))))

	.dataa(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.datab(\inst|b2v_inst15|stack|pointer [5]),
	.datac(\inst|b2v_inst15|stack|always0~0_combout ),
	.datad(\inst|SYNTHESIZED_WIRE_50~combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|data_out[0]~0 .lut_mask = 16'h00D0;
defparam \inst|b2v_inst15|stack|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \inst|b2v_fetch|fetched_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst7|out [0]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[0] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[0]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[0]~feeder_combout  = \inst|b2v_fetch|fetched_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [0]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \inst|b2v_decode|stored_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[0] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[1]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[1]~feeder_combout  = \inst|b2v_inst7|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [1]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \inst|b2v_fetch|fetched_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[1] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[1]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[1]~feeder_combout  = \inst|b2v_fetch|fetched_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [1]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \inst|b2v_decode|stored_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[1] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[2]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[2]~feeder_combout  = \inst|b2v_inst7|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [2]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \inst|b2v_fetch|fetched_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[2] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[2]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[2]~feeder_combout  = \inst|b2v_fetch|fetched_addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [2]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \inst|b2v_decode|stored_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[2] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \inst|b2v_fetch|fetched_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst7|out [3]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[3] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[3]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[3]~feeder_combout  = \inst|b2v_fetch|fetched_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [3]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \inst|b2v_decode|stored_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[3] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \inst|b2v_fetch|fetched_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst7|out [4]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[4] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[4]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[4]~feeder_combout  = \inst|b2v_fetch|fetched_addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [4]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \inst|b2v_decode|stored_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[4] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[5]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[5]~feeder_combout  = \inst|b2v_inst7|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [5]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \inst|b2v_fetch|fetched_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[5] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \inst|b2v_decode|stored_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_addr [5]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[5] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \inst|b2v_fetch|fetched_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst7|out [6]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[6] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[6]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[6]~feeder_combout  = \inst|b2v_fetch|fetched_addr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [6]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \inst|b2v_decode|stored_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[6] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[7]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[7]~feeder_combout  = \inst|b2v_inst7|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [7]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \inst|b2v_fetch|fetched_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[7] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[7]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[7]~feeder_combout  = \inst|b2v_fetch|fetched_addr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [7]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \inst|b2v_decode|stored_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[7] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \inst|b2v_fetch|fetched_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst7|out [8]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[8] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[8]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[8]~feeder_combout  = \inst|b2v_fetch|fetched_addr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [8]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \inst|b2v_decode|stored_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[8] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[9]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[9]~feeder_combout  = \inst|b2v_inst7|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [9]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \inst|b2v_fetch|fetched_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[9] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \inst|b2v_decode|stored_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_addr [9]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[9] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \inst|b2v_fetch|fetched_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst7|out [10]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[10] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \inst|b2v_decode|stored_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_addr [10]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[10] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[11]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[11]~feeder_combout  = \inst|b2v_inst7|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [11]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \inst|b2v_fetch|fetched_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[11] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[11]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[11]~feeder_combout  = \inst|b2v_fetch|fetched_addr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [11]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \inst|b2v_decode|stored_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[11] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[12]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[12]~feeder_combout  = \inst|b2v_inst7|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [12]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \inst|b2v_fetch|fetched_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[12] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \inst|b2v_decode|stored_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_addr [12]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[12] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[13]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[13]~feeder_combout  = \inst|b2v_inst7|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_fetch|fetched_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \inst|b2v_fetch|fetched_addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[13] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[13]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[13]~feeder_combout  = \inst|b2v_fetch|fetched_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [13]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \inst|b2v_decode|stored_addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[13] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \inst|b2v_fetch|fetched_addr[14]~feeder (
// Equation(s):
// \inst|b2v_fetch|fetched_addr[14]~feeder_combout  = \inst|b2v_inst7|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst7|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_fetch|fetched_addr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[14]~feeder .lut_mask = 16'hF0F0;
defparam \inst|b2v_fetch|fetched_addr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \inst|b2v_fetch|fetched_addr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_fetch|fetched_addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_addr[14] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \inst|b2v_decode|stored_addr[14]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_addr[14]~feeder_combout  = \inst|b2v_fetch|fetched_addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_addr [14]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_addr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_addr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \inst|b2v_decode|stored_addr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_addr[14] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_addr[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst|b2v_inst15|stack|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\inst|b2v_inst15|stack|comb~0_combout ),
	.ena1(\inst|b2v_inst15|stack|data_out[0]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|b2v_decode|stored_addr [14],\inst|b2v_decode|stored_addr [13],\inst|b2v_decode|stored_addr [12],\inst|b2v_decode|stored_addr [11],\inst|b2v_decode|stored_addr [10],\inst|b2v_decode|stored_addr [9],
\inst|b2v_decode|stored_addr [8],\inst|b2v_decode|stored_addr [7],\inst|b2v_decode|stored_addr [6],\inst|b2v_decode|stored_addr [5],\inst|b2v_decode|stored_addr [4],\inst|b2v_decode|stored_addr [3],\inst|b2v_decode|stored_addr [2],\inst|b2v_decode|stored_addr [1],
\inst|b2v_decode|stored_addr [0]}),
	.portaaddr({\inst|b2v_inst15|stack|pointer [4],\inst|b2v_inst15|stack|pointer [3],\inst|b2v_inst15|stack|pointer [2],\inst|b2v_inst15|stack|pointer [1],\inst|b2v_inst15|stack|pointer [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|b2v_inst15|stack|Add1~8_combout ,\inst|b2v_inst15|stack|Add1~6_combout ,\inst|b2v_inst15|stack|Add1~4_combout ,\inst|b2v_inst15|stack|Add1~2_combout ,\inst|b2v_inst15|stack|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:inst|branch_controller:b2v_inst15|stack:stack|altsyncram:lifo_rtl_0|altsyncram_6pd1:auto_generated|ALTSYNCRAM";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 15;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 15;
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[3]~43 (
// Equation(s):
// \inst|b2v_inst14|r_abs[3]~43_combout  = (\inst|b2v_decode|stored_inst [27] & (((!\inst|b2v_decode|stored_inst [29] & \inst|b2v_decode|stored_inst [30])) # (!\inst|b2v_decode|stored_inst [31]))) # (!\inst|b2v_decode|stored_inst [27] & 
// (((!\inst|b2v_decode|stored_inst [30]) # (!\inst|b2v_decode|stored_inst [29]))))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_decode|stored_inst [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst14|r_abs[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[3]~43 .lut_mask = 16'h735F;
defparam \inst|b2v_inst14|r_abs[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[3]~44 (
// Equation(s):
// \inst|b2v_inst14|r_abs[3]~44_combout  = (\inst|b2v_inst14|r_abs[3]~43_combout ) # ((\inst|b2v_decode|stored_inst [28] & (\inst|b2v_decode|stored_inst [31])) # (!\inst|b2v_decode|stored_inst [28] & ((\inst|b2v_decode|stored_inst [29]))))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_decode|stored_inst [28]),
	.datad(\inst|b2v_inst14|r_abs[3]~43_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[3]~44 .lut_mask = 16'hFFAC;
defparam \inst|b2v_inst14|r_abs[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \inst|b2v_inst14|r_abs[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[0]~15_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[0]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \inst|b2v_inst7|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[0]~15_combout ),
	.asdata(\inst|b2v_inst14|r_abs[0]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[0] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst7|out[1]~17 (
// Equation(s):
// \inst|b2v_inst7|out[1]~17_combout  = (\inst|b2v_inst7|out [1] & (!\inst|b2v_inst7|out[0]~16 )) # (!\inst|b2v_inst7|out [1] & ((\inst|b2v_inst7|out[0]~16 ) # (GND)))
// \inst|b2v_inst7|out[1]~18  = CARRY((!\inst|b2v_inst7|out[0]~16 ) # (!\inst|b2v_inst7|out [1]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[0]~16 ),
	.combout(\inst|b2v_inst7|out[1]~17_combout ),
	.cout(\inst|b2v_inst7|out[1]~18 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[1]~17 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst7|out[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[1]~17 (
// Equation(s):
// \inst|b2v_inst14|r_abs[1]~17_combout  = (\inst|b2v_decode|stored_immed [1] & (!\inst|b2v_inst14|r_abs[0]~16 )) # (!\inst|b2v_decode|stored_immed [1] & ((\inst|b2v_inst14|r_abs[0]~16 ) # (GND)))
// \inst|b2v_inst14|r_abs[1]~18  = CARRY((!\inst|b2v_inst14|r_abs[0]~16 ) # (!\inst|b2v_decode|stored_immed [1]))

	.dataa(\inst|b2v_decode|stored_immed [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[0]~16 ),
	.combout(\inst|b2v_inst14|r_abs[1]~17_combout ),
	.cout(\inst|b2v_inst14|r_abs[1]~18 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[1]~17 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst14|r_abs[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \inst|b2v_inst14|r_abs[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[1]~17_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[1]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \inst|b2v_inst7|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[1]~17_combout ),
	.asdata(\inst|b2v_inst14|r_abs[1]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[1] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst7|out[2]~19 (
// Equation(s):
// \inst|b2v_inst7|out[2]~19_combout  = (\inst|b2v_inst7|out [2] & (\inst|b2v_inst7|out[1]~18  $ (GND))) # (!\inst|b2v_inst7|out [2] & (!\inst|b2v_inst7|out[1]~18  & VCC))
// \inst|b2v_inst7|out[2]~20  = CARRY((\inst|b2v_inst7|out [2] & !\inst|b2v_inst7|out[1]~18 ))

	.dataa(\inst|b2v_inst7|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[1]~18 ),
	.combout(\inst|b2v_inst7|out[2]~19_combout ),
	.cout(\inst|b2v_inst7|out[2]~20 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[2]~19 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst7|out[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[2]~19 (
// Equation(s):
// \inst|b2v_inst14|r_abs[2]~19_combout  = (\inst|b2v_decode|stored_immed [2] & (\inst|b2v_inst14|r_abs[1]~18  $ (GND))) # (!\inst|b2v_decode|stored_immed [2] & (!\inst|b2v_inst14|r_abs[1]~18  & VCC))
// \inst|b2v_inst14|r_abs[2]~20  = CARRY((\inst|b2v_decode|stored_immed [2] & !\inst|b2v_inst14|r_abs[1]~18 ))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[1]~18 ),
	.combout(\inst|b2v_inst14|r_abs[2]~19_combout ),
	.cout(\inst|b2v_inst14|r_abs[2]~20 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[2]~19 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst14|r_abs[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \inst|b2v_inst14|r_abs[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[2]~19_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[2]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \inst|b2v_inst7|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[2]~19_combout ),
	.asdata(\inst|b2v_inst14|r_abs[2]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[2] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \inst|b2v_inst7|out[3]~21 (
// Equation(s):
// \inst|b2v_inst7|out[3]~21_combout  = (\inst|b2v_inst7|out [3] & (!\inst|b2v_inst7|out[2]~20 )) # (!\inst|b2v_inst7|out [3] & ((\inst|b2v_inst7|out[2]~20 ) # (GND)))
// \inst|b2v_inst7|out[3]~22  = CARRY((!\inst|b2v_inst7|out[2]~20 ) # (!\inst|b2v_inst7|out [3]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[2]~20 ),
	.combout(\inst|b2v_inst7|out[3]~21_combout ),
	.cout(\inst|b2v_inst7|out[3]~22 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[3]~21 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst7|out[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[3]~21 (
// Equation(s):
// \inst|b2v_inst14|r_abs[3]~21_combout  = (\inst|b2v_decode|stored_immed [3] & (!\inst|b2v_inst14|r_abs[2]~20 )) # (!\inst|b2v_decode|stored_immed [3] & ((\inst|b2v_inst14|r_abs[2]~20 ) # (GND)))
// \inst|b2v_inst14|r_abs[3]~22  = CARRY((!\inst|b2v_inst14|r_abs[2]~20 ) # (!\inst|b2v_decode|stored_immed [3]))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[2]~20 ),
	.combout(\inst|b2v_inst14|r_abs[3]~21_combout ),
	.cout(\inst|b2v_inst14|r_abs[3]~22 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[3]~21 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst14|r_abs[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \inst|b2v_inst14|r_abs[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[3]~21_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[3]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \inst|b2v_inst7|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[3]~21_combout ),
	.asdata(\inst|b2v_inst14|r_abs[3]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[3] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst7|out[4]~23 (
// Equation(s):
// \inst|b2v_inst7|out[4]~23_combout  = (\inst|b2v_inst7|out [4] & (\inst|b2v_inst7|out[3]~22  $ (GND))) # (!\inst|b2v_inst7|out [4] & (!\inst|b2v_inst7|out[3]~22  & VCC))
// \inst|b2v_inst7|out[4]~24  = CARRY((\inst|b2v_inst7|out [4] & !\inst|b2v_inst7|out[3]~22 ))

	.dataa(\inst|b2v_inst7|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[3]~22 ),
	.combout(\inst|b2v_inst7|out[4]~23_combout ),
	.cout(\inst|b2v_inst7|out[4]~24 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[4]~23 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst7|out[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[4]~23 (
// Equation(s):
// \inst|b2v_inst14|r_abs[4]~23_combout  = (\inst|b2v_decode|stored_immed [4] & (\inst|b2v_inst14|r_abs[3]~22  $ (GND))) # (!\inst|b2v_decode|stored_immed [4] & (!\inst|b2v_inst14|r_abs[3]~22  & VCC))
// \inst|b2v_inst14|r_abs[4]~24  = CARRY((\inst|b2v_decode|stored_immed [4] & !\inst|b2v_inst14|r_abs[3]~22 ))

	.dataa(\inst|b2v_decode|stored_immed [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[3]~22 ),
	.combout(\inst|b2v_inst14|r_abs[4]~23_combout ),
	.cout(\inst|b2v_inst14|r_abs[4]~24 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[4]~23 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst14|r_abs[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \inst|b2v_inst14|r_abs[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[4]~23_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[4]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \inst|b2v_inst7|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[4]~23_combout ),
	.asdata(\inst|b2v_inst14|r_abs[4]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[4] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \inst|b2v_inst7|out[5]~25 (
// Equation(s):
// \inst|b2v_inst7|out[5]~25_combout  = (\inst|b2v_inst7|out [5] & (!\inst|b2v_inst7|out[4]~24 )) # (!\inst|b2v_inst7|out [5] & ((\inst|b2v_inst7|out[4]~24 ) # (GND)))
// \inst|b2v_inst7|out[5]~26  = CARRY((!\inst|b2v_inst7|out[4]~24 ) # (!\inst|b2v_inst7|out [5]))

	.dataa(\inst|b2v_inst7|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[4]~24 ),
	.combout(\inst|b2v_inst7|out[5]~25_combout ),
	.cout(\inst|b2v_inst7|out[5]~26 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[5]~25 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst7|out[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[5]~25 (
// Equation(s):
// \inst|b2v_inst14|r_abs[5]~25_combout  = (\inst|b2v_decode|stored_immed [5] & (!\inst|b2v_inst14|r_abs[4]~24 )) # (!\inst|b2v_decode|stored_immed [5] & ((\inst|b2v_inst14|r_abs[4]~24 ) # (GND)))
// \inst|b2v_inst14|r_abs[5]~26  = CARRY((!\inst|b2v_inst14|r_abs[4]~24 ) # (!\inst|b2v_decode|stored_immed [5]))

	.dataa(\inst|b2v_decode|stored_immed [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[4]~24 ),
	.combout(\inst|b2v_inst14|r_abs[5]~25_combout ),
	.cout(\inst|b2v_inst14|r_abs[5]~26 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[5]~25 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst14|r_abs[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \inst|b2v_inst14|r_abs[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[5]~25_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[5]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \inst|b2v_inst7|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[5]~25_combout ),
	.asdata(\inst|b2v_inst14|r_abs[5]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[5] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \inst|b2v_inst7|out[6]~27 (
// Equation(s):
// \inst|b2v_inst7|out[6]~27_combout  = (\inst|b2v_inst7|out [6] & (\inst|b2v_inst7|out[5]~26  $ (GND))) # (!\inst|b2v_inst7|out [6] & (!\inst|b2v_inst7|out[5]~26  & VCC))
// \inst|b2v_inst7|out[6]~28  = CARRY((\inst|b2v_inst7|out [6] & !\inst|b2v_inst7|out[5]~26 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[5]~26 ),
	.combout(\inst|b2v_inst7|out[6]~27_combout ),
	.cout(\inst|b2v_inst7|out[6]~28 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[6]~27 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst7|out[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[6]~27 (
// Equation(s):
// \inst|b2v_inst14|r_abs[6]~27_combout  = (\inst|b2v_decode|stored_immed [6] & (\inst|b2v_inst14|r_abs[5]~26  $ (GND))) # (!\inst|b2v_decode|stored_immed [6] & (!\inst|b2v_inst14|r_abs[5]~26  & VCC))
// \inst|b2v_inst14|r_abs[6]~28  = CARRY((\inst|b2v_decode|stored_immed [6] & !\inst|b2v_inst14|r_abs[5]~26 ))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[5]~26 ),
	.combout(\inst|b2v_inst14|r_abs[6]~27_combout ),
	.cout(\inst|b2v_inst14|r_abs[6]~28 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[6]~27 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst14|r_abs[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \inst|b2v_inst14|r_abs[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[6]~27_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[6]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \inst|b2v_inst7|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[6]~27_combout ),
	.asdata(\inst|b2v_inst14|r_abs[6]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[6] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \inst|b2v_inst7|out[7]~29 (
// Equation(s):
// \inst|b2v_inst7|out[7]~29_combout  = (\inst|b2v_inst7|out [7] & (!\inst|b2v_inst7|out[6]~28 )) # (!\inst|b2v_inst7|out [7] & ((\inst|b2v_inst7|out[6]~28 ) # (GND)))
// \inst|b2v_inst7|out[7]~30  = CARRY((!\inst|b2v_inst7|out[6]~28 ) # (!\inst|b2v_inst7|out [7]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[6]~28 ),
	.combout(\inst|b2v_inst7|out[7]~29_combout ),
	.cout(\inst|b2v_inst7|out[7]~30 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[7]~29 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst7|out[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[7]~29 (
// Equation(s):
// \inst|b2v_inst14|r_abs[7]~29_combout  = (\inst|b2v_decode|stored_immed [7] & (!\inst|b2v_inst14|r_abs[6]~28 )) # (!\inst|b2v_decode|stored_immed [7] & ((\inst|b2v_inst14|r_abs[6]~28 ) # (GND)))
// \inst|b2v_inst14|r_abs[7]~30  = CARRY((!\inst|b2v_inst14|r_abs[6]~28 ) # (!\inst|b2v_decode|stored_immed [7]))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[6]~28 ),
	.combout(\inst|b2v_inst14|r_abs[7]~29_combout ),
	.cout(\inst|b2v_inst14|r_abs[7]~30 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[7]~29 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst14|r_abs[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \inst|b2v_inst14|r_abs[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[7]~29_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[7]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \inst|b2v_inst7|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[7]~29_combout ),
	.asdata(\inst|b2v_inst14|r_abs[7]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[7] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \inst|b2v_inst7|out[8]~31 (
// Equation(s):
// \inst|b2v_inst7|out[8]~31_combout  = (\inst|b2v_inst7|out [8] & (\inst|b2v_inst7|out[7]~30  $ (GND))) # (!\inst|b2v_inst7|out [8] & (!\inst|b2v_inst7|out[7]~30  & VCC))
// \inst|b2v_inst7|out[8]~32  = CARRY((\inst|b2v_inst7|out [8] & !\inst|b2v_inst7|out[7]~30 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[7]~30 ),
	.combout(\inst|b2v_inst7|out[8]~31_combout ),
	.cout(\inst|b2v_inst7|out[8]~32 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[8]~31 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst7|out[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[8]~31 (
// Equation(s):
// \inst|b2v_inst14|r_abs[8]~31_combout  = (\inst|b2v_decode|stored_immed [8] & (\inst|b2v_inst14|r_abs[7]~30  $ (GND))) # (!\inst|b2v_decode|stored_immed [8] & (!\inst|b2v_inst14|r_abs[7]~30  & VCC))
// \inst|b2v_inst14|r_abs[8]~32  = CARRY((\inst|b2v_decode|stored_immed [8] & !\inst|b2v_inst14|r_abs[7]~30 ))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[7]~30 ),
	.combout(\inst|b2v_inst14|r_abs[8]~31_combout ),
	.cout(\inst|b2v_inst14|r_abs[8]~32 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[8]~31 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst14|r_abs[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \inst|b2v_inst14|r_abs[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[8]~31_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[8]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \inst|b2v_inst7|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[8]~31_combout ),
	.asdata(\inst|b2v_inst14|r_abs[8]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[8] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \inst|b2v_inst7|out[9]~33 (
// Equation(s):
// \inst|b2v_inst7|out[9]~33_combout  = (\inst|b2v_inst7|out [9] & (!\inst|b2v_inst7|out[8]~32 )) # (!\inst|b2v_inst7|out [9] & ((\inst|b2v_inst7|out[8]~32 ) # (GND)))
// \inst|b2v_inst7|out[9]~34  = CARRY((!\inst|b2v_inst7|out[8]~32 ) # (!\inst|b2v_inst7|out [9]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[8]~32 ),
	.combout(\inst|b2v_inst7|out[9]~33_combout ),
	.cout(\inst|b2v_inst7|out[9]~34 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[9]~33 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst7|out[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[9]~33 (
// Equation(s):
// \inst|b2v_inst14|r_abs[9]~33_combout  = (\inst|b2v_decode|stored_immed [9] & (!\inst|b2v_inst14|r_abs[8]~32 )) # (!\inst|b2v_decode|stored_immed [9] & ((\inst|b2v_inst14|r_abs[8]~32 ) # (GND)))
// \inst|b2v_inst14|r_abs[9]~34  = CARRY((!\inst|b2v_inst14|r_abs[8]~32 ) # (!\inst|b2v_decode|stored_immed [9]))

	.dataa(\inst|b2v_decode|stored_immed [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[8]~32 ),
	.combout(\inst|b2v_inst14|r_abs[9]~33_combout ),
	.cout(\inst|b2v_inst14|r_abs[9]~34 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[9]~33 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst14|r_abs[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \inst|b2v_inst14|r_abs[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[9]~33_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[9]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \inst|b2v_inst7|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[9]~33_combout ),
	.asdata(\inst|b2v_inst14|r_abs[9]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[9] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \inst|b2v_inst7|out[10]~35 (
// Equation(s):
// \inst|b2v_inst7|out[10]~35_combout  = (\inst|b2v_inst7|out [10] & (\inst|b2v_inst7|out[9]~34  $ (GND))) # (!\inst|b2v_inst7|out [10] & (!\inst|b2v_inst7|out[9]~34  & VCC))
// \inst|b2v_inst7|out[10]~36  = CARRY((\inst|b2v_inst7|out [10] & !\inst|b2v_inst7|out[9]~34 ))

	.dataa(\inst|b2v_inst7|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[9]~34 ),
	.combout(\inst|b2v_inst7|out[10]~35_combout ),
	.cout(\inst|b2v_inst7|out[10]~36 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[10]~35 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst7|out[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[10]~35 (
// Equation(s):
// \inst|b2v_inst14|r_abs[10]~35_combout  = (\inst|b2v_decode|stored_immed [10] & (\inst|b2v_inst14|r_abs[9]~34  $ (GND))) # (!\inst|b2v_decode|stored_immed [10] & (!\inst|b2v_inst14|r_abs[9]~34  & VCC))
// \inst|b2v_inst14|r_abs[10]~36  = CARRY((\inst|b2v_decode|stored_immed [10] & !\inst|b2v_inst14|r_abs[9]~34 ))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[9]~34 ),
	.combout(\inst|b2v_inst14|r_abs[10]~35_combout ),
	.cout(\inst|b2v_inst14|r_abs[10]~36 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[10]~35 .lut_mask = 16'hC30C;
defparam \inst|b2v_inst14|r_abs[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \inst|b2v_inst14|r_abs[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[10]~35_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[10]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \inst|b2v_inst7|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[10]~35_combout ),
	.asdata(\inst|b2v_inst14|r_abs[10]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[10] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst7|out[11]~37 (
// Equation(s):
// \inst|b2v_inst7|out[11]~37_combout  = (\inst|b2v_inst7|out [11] & (!\inst|b2v_inst7|out[10]~36 )) # (!\inst|b2v_inst7|out [11] & ((\inst|b2v_inst7|out[10]~36 ) # (GND)))
// \inst|b2v_inst7|out[11]~38  = CARRY((!\inst|b2v_inst7|out[10]~36 ) # (!\inst|b2v_inst7|out [11]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[10]~36 ),
	.combout(\inst|b2v_inst7|out[11]~37_combout ),
	.cout(\inst|b2v_inst7|out[11]~38 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[11]~37 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst7|out[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[11]~37 (
// Equation(s):
// \inst|b2v_inst14|r_abs[11]~37_combout  = (\inst|b2v_decode|stored_immed [11] & (!\inst|b2v_inst14|r_abs[10]~36 )) # (!\inst|b2v_decode|stored_immed [11] & ((\inst|b2v_inst14|r_abs[10]~36 ) # (GND)))
// \inst|b2v_inst14|r_abs[11]~38  = CARRY((!\inst|b2v_inst14|r_abs[10]~36 ) # (!\inst|b2v_decode|stored_immed [11]))

	.dataa(\inst|b2v_decode|stored_immed [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[10]~36 ),
	.combout(\inst|b2v_inst14|r_abs[11]~37_combout ),
	.cout(\inst|b2v_inst14|r_abs[11]~38 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[11]~37 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst14|r_abs[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \inst|b2v_inst14|r_abs[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[11]~37_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[11]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \inst|b2v_inst7|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[11]~37_combout ),
	.asdata(\inst|b2v_inst14|r_abs[11]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[11] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \inst|b2v_inst7|out[12]~39 (
// Equation(s):
// \inst|b2v_inst7|out[12]~39_combout  = (\inst|b2v_inst7|out [12] & (\inst|b2v_inst7|out[11]~38  $ (GND))) # (!\inst|b2v_inst7|out [12] & (!\inst|b2v_inst7|out[11]~38  & VCC))
// \inst|b2v_inst7|out[12]~40  = CARRY((\inst|b2v_inst7|out [12] & !\inst|b2v_inst7|out[11]~38 ))

	.dataa(\inst|b2v_inst7|out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[11]~38 ),
	.combout(\inst|b2v_inst7|out[12]~39_combout ),
	.cout(\inst|b2v_inst7|out[12]~40 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[12]~39 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst7|out[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[12]~39 (
// Equation(s):
// \inst|b2v_inst14|r_abs[12]~39_combout  = (\inst|b2v_decode|stored_immed [12] & (\inst|b2v_inst14|r_abs[11]~38  $ (GND))) # (!\inst|b2v_decode|stored_immed [12] & (!\inst|b2v_inst14|r_abs[11]~38  & VCC))
// \inst|b2v_inst14|r_abs[12]~40  = CARRY((\inst|b2v_decode|stored_immed [12] & !\inst|b2v_inst14|r_abs[11]~38 ))

	.dataa(\inst|b2v_decode|stored_immed [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[11]~38 ),
	.combout(\inst|b2v_inst14|r_abs[12]~39_combout ),
	.cout(\inst|b2v_inst14|r_abs[12]~40 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[12]~39 .lut_mask = 16'hA50A;
defparam \inst|b2v_inst14|r_abs[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \inst|b2v_inst14|r_abs[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[12]~39_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[12]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \inst|b2v_inst7|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[12]~39_combout ),
	.asdata(\inst|b2v_inst14|r_abs[12]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[12] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \inst|b2v_inst7|out[13]~41 (
// Equation(s):
// \inst|b2v_inst7|out[13]~41_combout  = (\inst|b2v_inst7|out [13] & (!\inst|b2v_inst7|out[12]~40 )) # (!\inst|b2v_inst7|out [13] & ((\inst|b2v_inst7|out[12]~40 ) # (GND)))
// \inst|b2v_inst7|out[13]~42  = CARRY((!\inst|b2v_inst7|out[12]~40 ) # (!\inst|b2v_inst7|out [13]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst7|out[12]~40 ),
	.combout(\inst|b2v_inst7|out[13]~41_combout ),
	.cout(\inst|b2v_inst7|out[13]~42 ));
// synopsys translate_off
defparam \inst|b2v_inst7|out[13]~41 .lut_mask = 16'h3C3F;
defparam \inst|b2v_inst7|out[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[13]~41 (
// Equation(s):
// \inst|b2v_inst14|r_abs[13]~41_combout  = (\inst|b2v_decode|stored_immed [13] & (!\inst|b2v_inst14|r_abs[12]~40 )) # (!\inst|b2v_decode|stored_immed [13] & ((\inst|b2v_inst14|r_abs[12]~40 ) # (GND)))
// \inst|b2v_inst14|r_abs[13]~42  = CARRY((!\inst|b2v_inst14|r_abs[12]~40 ) # (!\inst|b2v_decode|stored_immed [13]))

	.dataa(\inst|b2v_decode|stored_immed [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst14|r_abs[12]~40 ),
	.combout(\inst|b2v_inst14|r_abs[13]~41_combout ),
	.cout(\inst|b2v_inst14|r_abs[13]~42 ));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[13]~41 .lut_mask = 16'h5A5F;
defparam \inst|b2v_inst14|r_abs[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \inst|b2v_inst14|r_abs[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[13]~41_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[13]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \inst|b2v_inst7|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[13]~41_combout ),
	.asdata(\inst|b2v_inst14|r_abs[13]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[13] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \inst|b2v_inst7|out[14]~43 (
// Equation(s):
// \inst|b2v_inst7|out[14]~43_combout  = \inst|b2v_inst7|out [14] $ (!\inst|b2v_inst7|out[13]~42 )

	.dataa(\inst|b2v_inst7|out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst7|out[13]~42 ),
	.combout(\inst|b2v_inst7|out[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst7|out[14]~43 .lut_mask = 16'hA5A5;
defparam \inst|b2v_inst7|out[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \inst|b2v_inst14|r_abs[14]~45 (
// Equation(s):
// \inst|b2v_inst14|r_abs[14]~45_combout  = \inst|b2v_decode|stored_immed [14] $ (!\inst|b2v_inst14|r_abs[13]~42 )

	.dataa(\inst|b2v_decode|stored_immed [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst14|r_abs[13]~42 ),
	.combout(\inst|b2v_inst14|r_abs[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[14]~45 .lut_mask = 16'hA5A5;
defparam \inst|b2v_inst14|r_abs[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \inst|b2v_inst14|r_abs[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|r_abs[14]~45_combout ),
	.asdata(\inst|b2v_inst15|stack|lifo_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|b2v_inst14|r_abs[3]~44_combout ),
	.sload(\inst|b2v_decode|stored_inst [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|r_abs[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|r_abs[14]~reg0 .is_wysiwyg = "true";
defparam \inst|b2v_inst14|r_abs[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N31
dffeas \inst|b2v_inst7|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst7|out[14]~43_combout ),
	.asdata(\inst|b2v_inst14|r_abs[14]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\inst|b2v_inst14|reset_regs~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst7|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst7|out[14] .is_wysiwyg = "true";
defparam \inst|b2v_inst7|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2] = (\inst|b2v_inst3|Equal0~0_combout  & (\inst|b2v_inst7|out [14] & (\inst|b2v_inst14|stored_instr [27] & \inst|b2v_inst7|out [13])))

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst|b2v_inst14|stored_instr [27]),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w[2] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout  = (\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0 .lut_mask = 16'hCC00;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2] = (\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2] = (\inst|b2v_inst7|out [14] & (\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \inst|b2v_inst7|out [13]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w[2] .lut_mask = 16'hC000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector4~0 (
// Equation(s):
// \inst|b2v_inst3|Selector4~0_combout  = (\inst|b2v_inst14|stored_data [0] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(\inst|b2v_inst14|stored_data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector4~0 .lut_mask = 16'h00AA;
defparam \inst|b2v_inst3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector4~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N9
dffeas \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2] = (\inst|b2v_inst14|stored_instr [27] & (!\inst|b2v_inst7|out [14] & (\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst7|out [13])))

	.dataa(\inst|b2v_inst14|stored_instr [27]),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w[2] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout  = (\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0 .lut_mask = 16'h00CC;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2] = (!\inst|b2v_inst7|out [14] & (\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \inst|b2v_inst7|out [13]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w[2] .lut_mask = 16'h3000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector4~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2] = (\inst|b2v_inst14|stored_instr [27] & (\inst|b2v_inst7|out [14] & (\inst|b2v_inst3|Equal0~0_combout  & !\inst|b2v_inst7|out [13])))

	.dataa(\inst|b2v_inst14|stored_instr [27]),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w[2] .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout  = (!\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0 .lut_mask = 16'h3300;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2] = (\inst|b2v_inst7|out [14] & (\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\inst|b2v_inst7|out [13]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w[2] .lut_mask = 16'h00C0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector4~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N19
dffeas \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2] = (\inst|b2v_inst14|stored_instr [27] & (!\inst|b2v_inst7|out [14] & (\inst|b2v_inst3|Equal0~0_combout  & !\inst|b2v_inst7|out [13])))

	.dataa(\inst|b2v_inst14|stored_instr [27]),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w[2] .lut_mask = 16'h0020;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout  = (!\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0 .lut_mask = 16'h0033;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2] = (\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2] = (!\inst|b2v_inst7|out [14] & (\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\inst|b2v_inst7|out [13]))

	.dataa(gnd),
	.datab(\inst|b2v_inst7|out [14]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\inst|b2v_inst7|out [13]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w[2] .lut_mask = 16'h0030;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector4~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .lut_mask = 16'hE3E0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .lut_mask = 16'hBBC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N0
cycloneive_lcell_comb \inst|b2v_inst3|Selector3~0 (
// Equation(s):
// \inst|b2v_inst3|Selector3~0_combout  = (\inst|b2v_inst14|stored_data [1] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [1]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector3~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector3~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector3~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector3~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector3~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .lut_mask = 16'hADA8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .lut_mask = 16'hAFC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst3|Selector2~0 (
// Equation(s):
// \inst|b2v_inst3|Selector2~0_combout  = (\inst|b2v_inst14|stored_data [2] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [2]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector2~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector2~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector2~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector2~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .lut_mask = 16'hE5E0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector2~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .lut_mask = 16'hDAD0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst3|Selector0~0 (
// Equation(s):
// \inst|b2v_inst3|Selector0~0_combout  = (\inst|b2v_inst14|stored_data [4] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(\inst|b2v_inst14|stored_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector0~0 .lut_mask = 16'h00AA;
defparam \inst|b2v_inst3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector0~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector0~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 .lut_mask = 16'hF4A4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector0~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector0~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 .lut_mask = 16'hEA4A;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst3|Selector6~0 (
// Equation(s):
// \inst|b2v_inst3|Selector6~0_combout  = (\inst|b2v_inst14|stored_data [6] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [6]),
	.datac(gnd),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector6~0 .lut_mask = 16'h00CC;
defparam \inst|b2v_inst3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector6~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector6~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector6~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector6~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12 .lut_mask = 16'hE3E0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13 .lut_mask = 16'hDDA0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst3|Selector11~0 (
// Equation(s):
// \inst|b2v_inst3|Selector11~0_combout  = (\inst|b2v_inst14|stored_data [11] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [11]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector11~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector11~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector11~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector11~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector11~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 .lut_mask = 16'hE3E0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 .lut_mask = 16'hAFC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector12~0 (
// Equation(s):
// \inst|b2v_inst3|Selector12~0_combout  = (\inst|b2v_inst14|stored_data [12] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [12]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector12~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y57_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector12~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector12~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24 .lut_mask = 16'hE3E0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector12~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y52_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector12~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25 .lut_mask = 16'hE6A2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst3|Selector13~0 (
// Equation(s):
// \inst|b2v_inst3|Selector13~0_combout  = (\inst|b2v_inst14|stored_data [13] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [13]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector13~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector13~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y55_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector13~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y60_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector13~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26 .lut_mask = 16'hCBC8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y56_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector13~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ) # ((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout  & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~26_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27 .lut_mask = 16'hBC8C;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56 .lut_mask = 16'hFA0C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~56_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57 .lut_mask = 16'hEC2C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \inst|b2v_fetch|fetched_instr[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[23]~57_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[23] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~52_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \inst|b2v_fetch|fetched_instr[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[21]~53_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[21] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \inst|b2v_extensor|Selector5~0 (
// Equation(s):
// \inst|b2v_extensor|Selector5~0_combout  = (\inst|b2v_fetch|fetched_instr [31] & (\inst|b2v_fetch|fetched_instr [21])) # (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_fetch|fetched_instr [11])))

	.dataa(gnd),
	.datab(\inst|b2v_fetch|fetched_instr [21]),
	.datac(\inst|b2v_fetch|fetched_instr [31]),
	.datad(\inst|b2v_fetch|fetched_instr [11]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector5~0 .lut_mask = 16'hCFC0;
defparam \inst|b2v_extensor|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[20]~13 (
// Equation(s):
// \inst|b2v_decode|stored_immed[20]~13_combout  = (\inst|b2v_fetch|fetched_instr [30] & (\inst|b2v_fetch|fetched_instr [29] & ((\inst|b2v_fetch|fetched_instr [27]) # (\inst|b2v_fetch|fetched_instr [28])))) # (!\inst|b2v_fetch|fetched_instr [30] & 
// (!\inst|b2v_fetch|fetched_instr [29] & ((!\inst|b2v_fetch|fetched_instr [28]) # (!\inst|b2v_fetch|fetched_instr [27]))))

	.dataa(\inst|b2v_fetch|fetched_instr [27]),
	.datab(\inst|b2v_fetch|fetched_instr [30]),
	.datac(\inst|b2v_fetch|fetched_instr [29]),
	.datad(\inst|b2v_fetch|fetched_instr [28]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[20]~13 .lut_mask = 16'hC183;
defparam \inst|b2v_decode|stored_immed[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[23]~3 (
// Equation(s):
// \inst|b2v_decode|stored_immed[23]~3_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [23])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [23]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[23]~3 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[20]~14 (
// Equation(s):
// \inst|b2v_decode|stored_immed[20]~14_combout  = \inst|b2v_fetch|fetched_instr [31] $ (((\inst|b2v_fetch|fetched_instr [29]) # ((\inst|b2v_fetch|fetched_instr [27] & \inst|b2v_fetch|fetched_instr [28]))))

	.dataa(\inst|b2v_fetch|fetched_instr [27]),
	.datab(\inst|b2v_fetch|fetched_instr [28]),
	.datac(\inst|b2v_fetch|fetched_instr [29]),
	.datad(\inst|b2v_fetch|fetched_instr [31]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[20]~14 .lut_mask = 16'h07F8;
defparam \inst|b2v_decode|stored_immed[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[20]~15 (
// Equation(s):
// \inst|b2v_decode|stored_immed[20]~15_combout  = (!\inst|b2v_decode|stored_immed[20]~14_combout  & \inst|b2v_decode|stored_immed[20]~13_combout )

	.dataa(\inst|b2v_decode|stored_immed[20]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[20]~15 .lut_mask = 16'h5500;
defparam \inst|b2v_decode|stored_immed[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \inst|b2v_decode|stored_immed[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[23]~3_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[23] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~54_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55 .lut_mask = 16'hACF0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N9
dffeas \inst|b2v_fetch|fetched_instr[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[22]~55_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[22] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[22]~4 (
// Equation(s):
// \inst|b2v_decode|stored_immed[22]~4_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [22])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [22]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[22]~4 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \inst|b2v_decode|stored_immed[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[22]~4_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[22] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \inst|b2v_extensor|WideOr1~0 (
// Equation(s):
// \inst|b2v_extensor|WideOr1~0_combout  = (\inst|b2v_fetch|fetched_instr [30] & (((!\inst|b2v_fetch|fetched_instr [27] & !\inst|b2v_fetch|fetched_instr [28])) # (!\inst|b2v_fetch|fetched_instr [29]))) # (!\inst|b2v_fetch|fetched_instr [30] & 
// ((\inst|b2v_fetch|fetched_instr [29]) # ((\inst|b2v_fetch|fetched_instr [27] & \inst|b2v_fetch|fetched_instr [28]))))

	.dataa(\inst|b2v_fetch|fetched_instr [27]),
	.datab(\inst|b2v_fetch|fetched_instr [30]),
	.datac(\inst|b2v_fetch|fetched_instr [29]),
	.datad(\inst|b2v_fetch|fetched_instr [28]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|WideOr1~0 .lut_mask = 16'h3E7C;
defparam \inst|b2v_extensor|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \inst|b2v_extensor|Selector10~0 (
// Equation(s):
// \inst|b2v_extensor|Selector10~0_combout  = (\inst|b2v_fetch|fetched_instr [31] & (((\inst|b2v_fetch|fetched_instr [21])))) # (!\inst|b2v_fetch|fetched_instr [31] & ((\inst|b2v_extensor|WideOr1~0_combout  & (\inst|b2v_fetch|fetched_instr [11])) # 
// (!\inst|b2v_extensor|WideOr1~0_combout  & ((\inst|b2v_fetch|fetched_instr [21])))))

	.dataa(\inst|b2v_fetch|fetched_instr [11]),
	.datab(\inst|b2v_fetch|fetched_instr [31]),
	.datac(\inst|b2v_fetch|fetched_instr [21]),
	.datad(\inst|b2v_extensor|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector10~0 .lut_mask = 16'hE2F0;
defparam \inst|b2v_extensor|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \inst|b2v_decode|stored_immed[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[21] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ) 
// # ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50 .lut_mask = 16'hCBC8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~50_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51 .lut_mask = 16'hCFA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N3
dffeas \inst|b2v_fetch|fetched_instr[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[20]~51_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[20] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[20]~5 (
// Equation(s):
// \inst|b2v_decode|stored_immed[20]~5_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [20])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [20]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[20]~5 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \inst|b2v_decode|stored_immed[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[20]~5_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[20] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[19]~6 (
// Equation(s):
// \inst|b2v_decode|stored_immed[19]~6_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [19])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [19]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[19]~6 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \inst|b2v_decode|stored_immed[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[19]~6_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[19] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[18]~7 (
// Equation(s):
// \inst|b2v_decode|stored_immed[18]~7_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [18])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [18]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[18]~7 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \inst|b2v_decode|stored_immed[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[18]~7_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[18] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[17]~8 (
// Equation(s):
// \inst|b2v_decode|stored_immed[17]~8_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [17])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [17]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[17]~8 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \inst|b2v_decode|stored_immed[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[17]~8_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[17] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[16]~9 (
// Equation(s):
// \inst|b2v_decode|stored_immed[16]~9_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [16])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [16]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[16]~9 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \inst|b2v_decode|stored_immed[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[16]~9_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[16] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[15]~10 (
// Equation(s):
// \inst|b2v_decode|stored_immed[15]~10_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [15])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [15]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[15]~10 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \inst|b2v_decode|stored_immed[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[15]~10_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[15] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \inst|b2v_inst11|Add1~26 (
// Equation(s):
// \inst|b2v_inst11|Add1~26_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [13] & ((\inst|b2v_inst11|Add1~25 ) # (GND))) # (!\inst|b2v_decode|stored_immed [13] & (!\inst|b2v_inst11|Add1~25 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~25 ))))
// \inst|b2v_inst11|Add1~27  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [13])) # (!\inst|b2v_inst11|Add1~25 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~25 ),
	.combout(\inst|b2v_inst11|Add1~26_combout ),
	.cout(\inst|b2v_inst11|Add1~27 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~26 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \inst|b2v_inst11|Add1~28 (
// Equation(s):
// \inst|b2v_inst11|Add1~28_combout  = (\inst|b2v_inst11|Add1~27  & (((!\inst|b2v_decode|stored_immed [14]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~27  & ((((!\inst|b2v_decode|stored_immed [14]) # 
// (!\inst|b2v_inst|operand_b~1_combout )))))
// \inst|b2v_inst11|Add1~29  = CARRY((!\inst|b2v_inst11|Add1~27  & ((!\inst|b2v_decode|stored_immed [14]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~27 ),
	.combout(\inst|b2v_inst11|Add1~28_combout ),
	.cout(\inst|b2v_inst11|Add1~29 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~28 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \inst|b2v_inst11|Add1~30 (
// Equation(s):
// \inst|b2v_inst11|Add1~30_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [15] & ((\inst|b2v_inst11|Add1~29 ) # (GND))) # (!\inst|b2v_decode|stored_immed [15] & (!\inst|b2v_inst11|Add1~29 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~29 ))))
// \inst|b2v_inst11|Add1~31  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [15])) # (!\inst|b2v_inst11|Add1~29 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~29 ),
	.combout(\inst|b2v_inst11|Add1~30_combout ),
	.cout(\inst|b2v_inst11|Add1~31 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~30 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \inst|b2v_inst11|Add1~32 (
// Equation(s):
// \inst|b2v_inst11|Add1~32_combout  = (\inst|b2v_inst11|Add1~31  & (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [16])))) # (!\inst|b2v_inst11|Add1~31  & ((((!\inst|b2v_inst|operand_b~1_combout ) # 
// (!\inst|b2v_decode|stored_immed [16])))))
// \inst|b2v_inst11|Add1~33  = CARRY((!\inst|b2v_inst11|Add1~31  & ((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [16]))))

	.dataa(\inst|b2v_decode|stored_immed [16]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~31 ),
	.combout(\inst|b2v_inst11|Add1~32_combout ),
	.cout(\inst|b2v_inst11|Add1~33 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~32 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \inst|b2v_inst11|Add1~34 (
// Equation(s):
// \inst|b2v_inst11|Add1~34_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [17] & ((\inst|b2v_inst11|Add1~33 ) # (GND))) # (!\inst|b2v_decode|stored_immed [17] & (!\inst|b2v_inst11|Add1~33 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~33 ))))
// \inst|b2v_inst11|Add1~35  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [17])) # (!\inst|b2v_inst11|Add1~33 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~33 ),
	.combout(\inst|b2v_inst11|Add1~34_combout ),
	.cout(\inst|b2v_inst11|Add1~35 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~34 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \inst|b2v_inst11|Add1~36 (
// Equation(s):
// \inst|b2v_inst11|Add1~36_combout  = (\inst|b2v_inst11|Add1~35  & (((!\inst|b2v_decode|stored_immed [18]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~35  & ((((!\inst|b2v_decode|stored_immed [18]) # 
// (!\inst|b2v_inst|operand_b~1_combout )))))
// \inst|b2v_inst11|Add1~37  = CARRY((!\inst|b2v_inst11|Add1~35  & ((!\inst|b2v_decode|stored_immed [18]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~35 ),
	.combout(\inst|b2v_inst11|Add1~36_combout ),
	.cout(\inst|b2v_inst11|Add1~37 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~36 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \inst|b2v_inst11|Add1~38 (
// Equation(s):
// \inst|b2v_inst11|Add1~38_combout  = (\inst|b2v_decode|stored_immed [19] & ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Add1~37 ) # (GND))) # (!\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst11|Add1~37 )))) # 
// (!\inst|b2v_decode|stored_immed [19] & (((!\inst|b2v_inst11|Add1~37 ))))
// \inst|b2v_inst11|Add1~39  = CARRY(((\inst|b2v_decode|stored_immed [19] & \inst|b2v_inst|operand_b~1_combout )) # (!\inst|b2v_inst11|Add1~37 ))

	.dataa(\inst|b2v_decode|stored_immed [19]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~37 ),
	.combout(\inst|b2v_inst11|Add1~38_combout ),
	.cout(\inst|b2v_inst11|Add1~39 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~38 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \inst|b2v_inst11|Add1~40 (
// Equation(s):
// \inst|b2v_inst11|Add1~40_combout  = (\inst|b2v_inst11|Add1~39  & (((!\inst|b2v_decode|stored_immed [20]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~39  & ((((!\inst|b2v_decode|stored_immed [20]) # 
// (!\inst|b2v_inst|operand_b~1_combout )))))
// \inst|b2v_inst11|Add1~41  = CARRY((!\inst|b2v_inst11|Add1~39  & ((!\inst|b2v_decode|stored_immed [20]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~39 ),
	.combout(\inst|b2v_inst11|Add1~40_combout ),
	.cout(\inst|b2v_inst11|Add1~41 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~40 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \inst|b2v_inst11|Add1~42 (
// Equation(s):
// \inst|b2v_inst11|Add1~42_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [21] & ((\inst|b2v_inst11|Add1~41 ) # (GND))) # (!\inst|b2v_decode|stored_immed [21] & (!\inst|b2v_inst11|Add1~41 )))) # 
// (!\inst|b2v_inst|operand_b~1_combout  & (((!\inst|b2v_inst11|Add1~41 ))))
// \inst|b2v_inst11|Add1~43  = CARRY(((\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [21])) # (!\inst|b2v_inst11|Add1~41 ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~41 ),
	.combout(\inst|b2v_inst11|Add1~42_combout ),
	.cout(\inst|b2v_inst11|Add1~43 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~42 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \inst|b2v_inst11|Add1~44 (
// Equation(s):
// \inst|b2v_inst11|Add1~44_combout  = (\inst|b2v_inst11|Add1~43  & (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [22])))) # (!\inst|b2v_inst11|Add1~43  & ((((!\inst|b2v_inst|operand_b~1_combout ) # 
// (!\inst|b2v_decode|stored_immed [22])))))
// \inst|b2v_inst11|Add1~45  = CARRY((!\inst|b2v_inst11|Add1~43  & ((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [22]))))

	.dataa(\inst|b2v_decode|stored_immed [22]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~43 ),
	.combout(\inst|b2v_inst11|Add1~44_combout ),
	.cout(\inst|b2v_inst11|Add1~45 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~44 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \inst|b2v_inst11|Add1~46 (
// Equation(s):
// \inst|b2v_inst11|Add1~46_combout  = (\inst|b2v_decode|stored_immed [23] & ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Add1~45 ) # (GND))) # (!\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst11|Add1~45 )))) # 
// (!\inst|b2v_decode|stored_immed [23] & (((!\inst|b2v_inst11|Add1~45 ))))
// \inst|b2v_inst11|Add1~47  = CARRY(((\inst|b2v_decode|stored_immed [23] & \inst|b2v_inst|operand_b~1_combout )) # (!\inst|b2v_inst11|Add1~45 ))

	.dataa(\inst|b2v_decode|stored_immed [23]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~45 ),
	.combout(\inst|b2v_inst11|Add1~46_combout ),
	.cout(\inst|b2v_inst11|Add1~47 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~46 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \inst|b2v_inst11|Mux8~0 (
// Equation(s):
// \inst|b2v_inst11|Mux8~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~46_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~46_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux8~0 .lut_mask = 16'h3320;
defparam \inst|b2v_inst11|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \inst|b2v_inst11|Mux8~1 (
// Equation(s):
// \inst|b2v_inst11|Mux8~1_combout  = (\inst|b2v_inst11|Mux8~0_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [23])))

	.dataa(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datab(\inst|b2v_inst11|Mux8~0_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_decode|stored_immed [23]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux8~1 .lut_mask = 16'hDCCC;
defparam \inst|b2v_inst11|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \inst|b2v_inst14|stored_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[23] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector23~0 (
// Equation(s):
// \inst|b2v_inst3|Selector23~0_combout  = (\inst|b2v_inst14|stored_data [23] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(\inst|b2v_inst14|stored_data [23]),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector23~0 .lut_mask = 16'h0A0A;
defparam \inst|b2v_inst3|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector23~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector23~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector23~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector23~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  & 
// !\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46 .lut_mask = 16'hAAD8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~46_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47 .lut_mask = 16'hCAF0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ) 
// # ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & 
// !\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60 .lut_mask = 16'hAAD8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~60_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \inst|b2v_fetch|fetched_instr[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[25]~61_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[25] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[25]~1 (
// Equation(s):
// \inst|b2v_decode|stored_immed[25]~1_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [25])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [25]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[25]~1 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \inst|b2v_decode|stored_immed[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[25]~1_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[25] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58 .lut_mask = 16'hEE50;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~58_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N3
dffeas \inst|b2v_fetch|fetched_instr[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[24]~59_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[24] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[24]~2 (
// Equation(s):
// \inst|b2v_decode|stored_immed[24]~2_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [24])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [24]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[24]~2 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \inst|b2v_decode|stored_immed[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[24]~2_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[24] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \inst|b2v_inst11|Add1~48 (
// Equation(s):
// \inst|b2v_inst11|Add1~48_combout  = (\inst|b2v_inst11|Add1~47  & (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [24])))) # (!\inst|b2v_inst11|Add1~47  & ((((!\inst|b2v_inst|operand_b~1_combout ) # 
// (!\inst|b2v_decode|stored_immed [24])))))
// \inst|b2v_inst11|Add1~49  = CARRY((!\inst|b2v_inst11|Add1~47  & ((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [24]))))

	.dataa(\inst|b2v_decode|stored_immed [24]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~47 ),
	.combout(\inst|b2v_inst11|Add1~48_combout ),
	.cout(\inst|b2v_inst11|Add1~49 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~48 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \inst|b2v_inst11|Add1~50 (
// Equation(s):
// \inst|b2v_inst11|Add1~50_combout  = (\inst|b2v_decode|stored_immed [25] & ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Add1~49 ) # (GND))) # (!\inst|b2v_inst|operand_b~1_combout  & (!\inst|b2v_inst11|Add1~49 )))) # 
// (!\inst|b2v_decode|stored_immed [25] & (((!\inst|b2v_inst11|Add1~49 ))))
// \inst|b2v_inst11|Add1~51  = CARRY(((\inst|b2v_decode|stored_immed [25] & \inst|b2v_inst|operand_b~1_combout )) # (!\inst|b2v_inst11|Add1~49 ))

	.dataa(\inst|b2v_decode|stored_immed [25]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~49 ),
	.combout(\inst|b2v_inst11|Add1~50_combout ),
	.cout(\inst|b2v_inst11|Add1~51 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~50 .lut_mask = 16'h878F;
defparam \inst|b2v_inst11|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \inst|b2v_inst11|Mux6~0 (
// Equation(s):
// \inst|b2v_inst11|Mux6~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~50_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Add1~50_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux6~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \inst|b2v_inst11|Mux6~1 (
// Equation(s):
// \inst|b2v_inst11|Mux6~1_combout  = (\inst|b2v_inst11|Mux6~0_combout ) # ((\inst|b2v_decode|stored_immed [25] & (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_decode|stored_immed [25]),
	.datab(\inst|b2v_inst11|Mux6~0_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux6~1 .lut_mask = 16'hCCEC;
defparam \inst|b2v_inst11|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \inst|b2v_inst14|stored_data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[25] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector25~0 (
// Equation(s):
// \inst|b2v_inst3|Selector25~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [25])

	.dataa(gnd),
	.datab(\inst|b2v_inst3|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_inst14|stored_data [25]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector25~0 .lut_mask = 16'h3300;
defparam \inst|b2v_inst3|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector25~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector25~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50 .lut_mask = 16'hB9A8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector25~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector25~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 )))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~50_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51 .lut_mask = 16'hEA62;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \inst|b2v_inst|Decoder0~1 (
// Equation(s):
// \inst|b2v_inst|Decoder0~1_combout  = (\inst|b2v_decode|stored_inst [29] & !\inst|b2v_decode|stored_inst [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_inst [29]),
	.datad(\inst|b2v_decode|stored_inst [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Decoder0~1 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3_combout  = (\inst|b2v_decode|stored_immed [24]) # ((\inst|b2v_decode|stored_immed [23]) # ((\inst|b2v_decode|stored_immed [22]) # (\inst|b2v_decode|stored_immed [20])))

	.dataa(\inst|b2v_decode|stored_immed [24]),
	.datab(\inst|b2v_decode|stored_immed [23]),
	.datac(\inst|b2v_decode|stored_immed [22]),
	.datad(\inst|b2v_decode|stored_immed [20]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ) 
// # ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62 .lut_mask = 16'hADA8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~62_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \inst|b2v_fetch|fetched_instr[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[26]~63_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[26] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[26]~0 (
// Equation(s):
// \inst|b2v_decode|stored_immed[26]~0_combout  = (\inst|b2v_decode|stored_immed[20]~13_combout  & (\inst|b2v_fetch|fetched_instr [26])) # (!\inst|b2v_decode|stored_immed[20]~13_combout  & ((\inst|b2v_extensor|Selector5~0_combout )))

	.dataa(\inst|b2v_fetch|fetched_instr [26]),
	.datab(\inst|b2v_extensor|Selector5~0_combout ),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_immed[20]~13_combout ),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[26]~0 .lut_mask = 16'hAACC;
defparam \inst|b2v_decode|stored_immed[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \inst|b2v_decode|stored_immed[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_immed[26]~0_combout ),
	.asdata(\inst|b2v_fetch|fetched_instr [21]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|b2v_decode|stored_immed[20]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[26] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2_combout  = (\inst|b2v_decode|stored_immed [26]) # ((\inst|b2v_decode|stored_immed [7]) # ((\inst|b2v_decode|stored_immed [6]) # (\inst|b2v_decode|stored_immed [25])))

	.dataa(\inst|b2v_decode|stored_immed [26]),
	.datab(\inst|b2v_decode|stored_immed [7]),
	.datac(\inst|b2v_decode|stored_immed [6]),
	.datad(\inst|b2v_decode|stored_immed [25]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1_combout  = (\inst|b2v_decode|stored_immed [11]) # ((\inst|b2v_decode|stored_immed [8]) # ((\inst|b2v_decode|stored_immed [9]) # (\inst|b2v_decode|stored_immed [10])))

	.dataa(\inst|b2v_decode|stored_immed [11]),
	.datab(\inst|b2v_decode|stored_immed [8]),
	.datac(\inst|b2v_decode|stored_immed [9]),
	.datad(\inst|b2v_decode|stored_immed [10]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0_combout  = (\inst|b2v_decode|stored_immed [13]) # ((\inst|b2v_decode|stored_immed [12]) # ((\inst|b2v_decode|stored_immed [14]) # (\inst|b2v_decode|stored_immed [21])))

	.dataa(\inst|b2v_decode|stored_immed [13]),
	.datab(\inst|b2v_decode|stored_immed [12]),
	.datac(\inst|b2v_decode|stored_immed [14]),
	.datad(\inst|b2v_decode|stored_immed [21]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3_combout ) # ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2_combout ) # 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1_combout ) # (\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0_combout )))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~3_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~2_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~1_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout  = (\inst|b2v_decode|stored_immed [19]) # ((\inst|b2v_decode|stored_immed [18]) # ((\inst|b2v_decode|stored_immed [17]) # (\inst|b2v_decode|stored_immed [16])))

	.dataa(\inst|b2v_decode|stored_immed [19]),
	.datab(\inst|b2v_decode|stored_immed [18]),
	.datac(\inst|b2v_decode|stored_immed [17]),
	.datad(\inst|b2v_decode|stored_immed [16]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \inst|b2v_inst11|Mux5~1 (
// Equation(s):
// \inst|b2v_inst11|Mux5~1_combout  = ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout  & !\inst|b2v_decode|stored_immed [15]))) # 
// (!\inst|b2v_inst|operand_b~1_combout )

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout ),
	.datac(\inst|b2v_decode|stored_immed [15]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux5~1 .lut_mask = 16'h01FF;
defparam \inst|b2v_inst11|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst14|stored_data[26]~1 (
// Equation(s):
// \inst|b2v_inst14|stored_data[26]~1_combout  = (\inst|b2v_decode|stored_inst [30]) # ((\inst|b2v_decode|stored_inst [29] & \inst|b2v_decode|stored_inst [28]))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_inst [30]),
	.datac(\inst|b2v_decode|stored_inst [29]),
	.datad(\inst|b2v_decode|stored_inst [28]),
	.cin(gnd),
	.combout(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[26]~1 .lut_mask = 16'hFCCC;
defparam \inst|b2v_inst14|stored_data[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \inst|b2v_inst11|Add1~52 (
// Equation(s):
// \inst|b2v_inst11|Add1~52_combout  = (\inst|b2v_inst11|Add1~51  & (((!\inst|b2v_decode|stored_immed [26]) # (!\inst|b2v_inst|operand_b~1_combout )))) # (!\inst|b2v_inst11|Add1~51  & ((((!\inst|b2v_decode|stored_immed [26]) # 
// (!\inst|b2v_inst|operand_b~1_combout )))))
// \inst|b2v_inst11|Add1~53  = CARRY((!\inst|b2v_inst11|Add1~51  & ((!\inst|b2v_decode|stored_immed [26]) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Add1~51 ),
	.combout(\inst|b2v_inst11|Add1~52_combout ),
	.cout(\inst|b2v_inst11|Add1~53 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~52 .lut_mask = 16'h7807;
defparam \inst|b2v_inst11|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \inst|b2v_inst|Selector32~0 (
// Equation(s):
// \inst|b2v_inst|Selector32~0_combout  = (\inst|b2v_decode|stored_immed [26] & \inst|b2v_inst|operand_b~1_combout )

	.dataa(\inst|b2v_decode|stored_immed [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Selector32~0 .lut_mask = 16'hAA00;
defparam \inst|b2v_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \inst|b2v_inst11|Mux5~0 (
// Equation(s):
// \inst|b2v_inst11|Mux5~0_combout  = (\inst|b2v_decode|stored_inst [29] & (((\inst|b2v_inst14|stored_data[26]~1_combout )))) # (!\inst|b2v_decode|stored_inst [29] & (\inst|b2v_inst|Selector32~0_combout  & ((!\inst|b2v_inst14|stored_data[26]~1_combout ) # 
// (!\inst|b2v_decode|stored_inst [27]))))

	.dataa(\inst|b2v_inst|Selector32~0_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_decode|stored_inst [29]),
	.datad(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux5~0 .lut_mask = 16'hF20A;
defparam \inst|b2v_inst11|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst11|Mux5~2 (
// Equation(s):
// \inst|b2v_inst11|Mux5~2_combout  = (!\inst|b2v_inst14|stored_data[26]~1_combout  & (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Add1~52_combout ) # (\inst|b2v_inst11|Mux5~0_combout ))))

	.dataa(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.datab(\inst|b2v_inst11|Add1~52_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux5~2 .lut_mask = 16'h0504;
defparam \inst|b2v_inst11|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \inst|b2v_inst11|Mux5~3 (
// Equation(s):
// \inst|b2v_inst11|Mux5~3_combout  = (\inst|b2v_inst11|Mux5~2_combout  & ((\inst|b2v_inst11|Mux5~1_combout ) # (!\inst|b2v_inst11|Mux5~0_combout )))

	.dataa(\inst|b2v_inst11|Mux5~1_combout ),
	.datab(\inst|b2v_inst11|Mux5~2_combout ),
	.datac(gnd),
	.datad(\inst|b2v_inst11|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux5~3 .lut_mask = 16'h88CC;
defparam \inst|b2v_inst11|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \inst|b2v_inst|Selector58~0 (
// Equation(s):
// \inst|b2v_inst|Selector58~0_combout  = (\inst|b2v_decode|stored_immed [5] & \inst|b2v_inst|operand_b~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [5]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Selector58~0 .lut_mask = 16'hF000;
defparam \inst|b2v_inst|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout  = (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout  & 
// (!\inst|b2v_decode|stored_immed [15] & !\inst|b2v_decode|stored_immed [5])))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout ),
	.datac(\inst|b2v_decode|stored_immed [15]),
	.datad(\inst|b2v_decode|stored_immed [5]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6 .lut_mask = 16'h0001;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  = (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \inst|b2v_inst|Selector61~0 (
// Equation(s):
// \inst|b2v_inst|Selector61~0_combout  = (\inst|b2v_decode|stored_immed [2] & \inst|b2v_inst|operand_b~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [2]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Selector61~0 .lut_mask = 16'hF000;
defparam \inst|b2v_inst|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \inst|b2v_inst|Selector62~0 (
// Equation(s):
// \inst|b2v_inst|Selector62~0_combout  = (\inst|b2v_decode|stored_immed [1] & \inst|b2v_inst|operand_b~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [1]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Selector62~0 .lut_mask = 16'hF000;
defparam \inst|b2v_inst|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0_combout  = (((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout )))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1  = CARRY((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0 .lut_mask = 16'h8877;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2_combout  = (\inst|b2v_inst|Selector62~0_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1 ) # (GND))) # (!\inst|b2v_inst|Selector62~0_combout  & 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1 ))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3  = CARRY((\inst|b2v_inst|Selector62~0_combout ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1 ))

	.dataa(\inst|b2v_inst|Selector62~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~1 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2 .lut_mask = 16'hA5AF;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4_combout  = (\inst|b2v_inst|Selector61~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3  & VCC)) # (!\inst|b2v_inst|Selector61~0_combout  & 
// (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3  $ (GND)))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~5  = CARRY((!\inst|b2v_inst|Selector61~0_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3 ))

	.dataa(gnd),
	.datab(\inst|b2v_inst|Selector61~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~3 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~5 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4 .lut_mask = 16'h3C03;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout  = (!\inst|b2v_decode|stored_immed [3] & (!\inst|b2v_decode|stored_immed [4] & \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ))

	.dataa(\inst|b2v_decode|stored_immed [3]),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [4]),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6 .lut_mask = 16'h0500;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout  = !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~5 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6 .lut_mask = 16'h0F0F;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~4_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0 .lut_mask = 16'h080A;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst|Selector60~0 (
// Equation(s):
// \inst|b2v_inst|Selector60~0_combout  = (\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [3])

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Selector60~0 .lut_mask = 16'hA0A0;
defparam \inst|b2v_inst|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout  = (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~2_combout ),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1 .lut_mask = 16'h4050;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2 .lut_mask = 16'h080A;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0_combout  = (((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout )))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1  = CARRY((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0 .lut_mask = 16'h8877;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2_combout  = (\inst|b2v_inst|Selector62~0_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 
// )) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 ) # (GND))))) # (!\inst|b2v_inst|Selector62~0_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1  & VCC)) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout  & 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 ))))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3  = CARRY((\inst|b2v_inst|Selector62~0_combout  & ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout 
// ))) # (!\inst|b2v_inst|Selector62~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 )))

	.dataa(\inst|b2v_inst|Selector62~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~1 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2 .lut_mask = 16'h692B;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4_combout  = ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout  $ (\inst|b2v_inst|Selector61~0_combout  $ (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3 
// )))) # (GND)
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout  & ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3 ) # (!\inst|b2v_inst|Selector61~0_combout 
// ))) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout  & (!\inst|b2v_inst|Selector61~0_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3 )))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout ),
	.datab(\inst|b2v_inst|Selector61~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~3 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4 .lut_mask = 16'h962B;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout  & ((\inst|b2v_inst|Selector60~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 
// )) # (!\inst|b2v_inst|Selector60~0_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5  & VCC)))) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout  & ((\inst|b2v_inst|Selector60~0_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 ) # (GND))) # (!\inst|b2v_inst|Selector60~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 ))))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~7  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout  & (\inst|b2v_inst|Selector60~0_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 )) 
// # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout  & ((\inst|b2v_inst|Selector60~0_combout ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout ),
	.datab(\inst|b2v_inst|Selector60~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~5 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~7 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6 .lut_mask = 16'h694D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  = \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~7 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8 .lut_mask = 16'hF0F0;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [4]) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout )))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [4]),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7 .lut_mask = 16'hA0AA;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6_combout )))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[66]~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~6_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3 .lut_mask = 16'hAAAC;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \inst|b2v_inst|Selector59~0 (
// Equation(s):
// \inst|b2v_inst|Selector59~0_combout  = (\inst|b2v_decode|stored_immed [4] & \inst|b2v_inst|operand_b~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_immed [4]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Selector59~0 .lut_mask = 16'hF000;
defparam \inst|b2v_inst|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4_combout )))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[65]~1_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~4_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4 .lut_mask = 16'hAAAC;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2_combout )))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[64]~2_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~2_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5 .lut_mask = 16'hCDC8;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout  = (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0_combout  & 
// !\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ),
	.datab(gnd),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~0_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~7_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6 .lut_mask = 16'h0050;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0_combout  = (((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout )))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1  = CARRY((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0 .lut_mask = 16'h8877;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout  & ((\inst|b2v_inst|Selector62~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 
// )) # (!\inst|b2v_inst|Selector62~0_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1  & VCC)))) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout  & ((\inst|b2v_inst|Selector62~0_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 ) # (GND))) # (!\inst|b2v_inst|Selector62~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 ))))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout  & (\inst|b2v_inst|Selector62~0_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 )) 
// # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout  & ((\inst|b2v_inst|Selector62~0_combout ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout ),
	.datab(\inst|b2v_inst|Selector62~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~1 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2 .lut_mask = 16'h694D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4_combout  = ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout  $ (\inst|b2v_inst|Selector61~0_combout  $ (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3 
// )))) # (GND)
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout  & ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3 ) # (!\inst|b2v_inst|Selector61~0_combout 
// ))) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout  & (!\inst|b2v_inst|Selector61~0_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3 )))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout ),
	.datab(\inst|b2v_inst|Selector61~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~3 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4 .lut_mask = 16'h962B;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout  & ((\inst|b2v_inst|Selector60~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 
// )) # (!\inst|b2v_inst|Selector60~0_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5  & VCC)))) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout  & ((\inst|b2v_inst|Selector60~0_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 ) # (GND))) # (!\inst|b2v_inst|Selector60~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 ))))
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout  & (\inst|b2v_inst|Selector60~0_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 )) 
// # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout  & ((\inst|b2v_inst|Selector60~0_combout ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout ),
	.datab(\inst|b2v_inst|Selector60~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~5 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6 .lut_mask = 16'h694D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8_combout  = ((\inst|b2v_inst|Selector59~0_combout  $ (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout  $ (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7 
// )))) # (GND)
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~9  = CARRY((\inst|b2v_inst|Selector59~0_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout  & !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7 )) 
// # (!\inst|b2v_inst|Selector59~0_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7 ))))

	.dataa(\inst|b2v_inst|Selector59~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~7 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8_combout ),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~9 ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8 .lut_mask = 16'h964D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  = !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~9 ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10 .lut_mask = 16'h0F0F;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8_combout )))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[99]~3_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~8_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7 .lut_mask = 16'hCCD8;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & (((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout )))) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout ))) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6_combout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~6_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[98]~4_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8 .lut_mask = 16'hF0E4;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4_combout )))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[97]~5_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~4_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9 .lut_mask = 16'hAAB8;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout )) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2_combout )))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~8_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[96]~6_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~2_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10 .lut_mask = 16'hCCD8;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11_combout  = (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0_combout  & 
// ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ) # (!\inst|b2v_inst|operand_b~1_combout ))))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~0_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11 .lut_mask = 16'h3010;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1_cout  = CARRY((!\inst|b2v_decode|stored_immed [0]) # (!\inst|b2v_inst|operand_b~1_combout ))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_decode|stored_immed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1_cout ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1 .lut_mask = 16'h0077;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3_cout  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11_combout  & (\inst|b2v_inst|Selector62~0_combout  & 
// !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1_cout )) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11_combout  & ((\inst|b2v_inst|Selector62~0_combout ) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1_cout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[128]~11_combout ),
	.datab(\inst|b2v_inst|Selector62~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~1_cout ),
	.combout(),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3_cout ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3 .lut_mask = 16'h004D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5_cout  = CARRY((\inst|b2v_inst|Selector61~0_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10_combout  & 
// !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3_cout )) # (!\inst|b2v_inst|Selector61~0_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10_combout ) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3_cout ))))

	.dataa(\inst|b2v_inst|Selector61~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[129]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~3_cout ),
	.combout(),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5_cout ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5 .lut_mask = 16'h004D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7_cout  = CARRY((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9_combout  & (\inst|b2v_inst|Selector60~0_combout  & 
// !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5_cout )) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9_combout  & ((\inst|b2v_inst|Selector60~0_combout ) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5_cout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[130]~9_combout ),
	.datab(\inst|b2v_inst|Selector60~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~5_cout ),
	.combout(),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7_cout ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7 .lut_mask = 16'h004D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9_cout  = CARRY((\inst|b2v_inst|Selector59~0_combout  & (\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8_combout  & 
// !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7_cout )) # (!\inst|b2v_inst|Selector59~0_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8_combout ) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7_cout ))))

	.dataa(\inst|b2v_inst|Selector59~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[131]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~7_cout ),
	.combout(),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9_cout ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9 .lut_mask = 16'h004D;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11_cout  = CARRY((\inst|b2v_inst|Selector58~0_combout  & ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9_cout ) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7_combout ))) # (!\inst|b2v_inst|Selector58~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7_combout  & 
// !\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9_cout )))

	.dataa(\inst|b2v_inst|Selector58~0_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|StageOut[132]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~9_cout ),
	.combout(),
	.cout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11_cout ));
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11 .lut_mask = 16'h002B;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12_combout  = \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~11_cout ),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12 .lut_mask = 16'hF0F0;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \inst|b2v_inst11|Mux5~4 (
// Equation(s):
// \inst|b2v_inst11|Mux5~4_combout  = (\inst|b2v_inst|Decoder0~1_combout  & (\inst|b2v_inst11|Mux5~3_combout  & ((!\inst|b2v_inst11|Mux5~0_combout ) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12_combout )))) # 
// (!\inst|b2v_inst|Decoder0~1_combout  & (((\inst|b2v_inst11|Mux5~0_combout ))))

	.dataa(\inst|b2v_inst|Decoder0~1_combout ),
	.datab(\inst|b2v_inst11|Mux5~3_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_26~12_combout ),
	.datad(\inst|b2v_inst11|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux5~4 .lut_mask = 16'h5D88;
defparam \inst|b2v_inst11|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \inst|b2v_inst14|stored_data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[26] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst3|Selector26~0 (
// Equation(s):
// \inst|b2v_inst3|Selector26~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [26]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector26~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector26~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector26~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector26~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ) # 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  & 
// ((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52 .lut_mask = 16'hCCE2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector26~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout  
// & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~52_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53 .lut_mask = 16'hF838;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7_combout  = (\inst|b2v_decode|stored_immed [15]) # ((\inst|b2v_decode|stored_immed [5]) # ((\inst|b2v_decode|stored_immed [2]) # (\inst|b2v_decode|stored_immed [3])))

	.dataa(\inst|b2v_decode|stored_immed [15]),
	.datab(\inst|b2v_decode|stored_immed [5]),
	.datac(\inst|b2v_decode|stored_immed [2]),
	.datad(\inst|b2v_decode|stored_immed [3]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7 .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1] (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel [1] = (\inst|b2v_decode|stored_immed [4]) # ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout ) # ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout ) 
// # (\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7_combout )))

	.dataa(\inst|b2v_decode|stored_immed [4]),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~5_combout ),
	.datac(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[165]~4_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~7_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel [1]),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1] .lut_mask = 16'hFFFE;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10_combout  = (\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel [1]) # ((\inst|b2v_decode|stored_immed [0]) # (\inst|b2v_decode|stored_immed 
// [1]))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel [1]),
	.datab(\inst|b2v_decode|stored_immed [0]),
	.datac(\inst|b2v_decode|stored_immed [1]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10 .lut_mask = 16'hFE00;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \inst|b2v_inst11|Add1~54 (
// Equation(s):
// \inst|b2v_inst11|Add1~54_combout  = \inst|b2v_inst11|Add1~53  $ (((!\inst|b2v_inst|operand_b~1_combout ) # (!\inst|b2v_decode|stored_immed [26])))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed [26]),
	.datac(gnd),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(\inst|b2v_inst11|Add1~53 ),
	.combout(\inst|b2v_inst11|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Add1~54 .lut_mask = 16'hC30F;
defparam \inst|b2v_inst11|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \inst|b2v_inst11|Mux0~0 (
// Equation(s):
// \inst|b2v_inst11|Mux0~0_combout  = (\inst|b2v_inst|Decoder0~1_combout  & ((\inst|b2v_inst11|Mux5~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10_combout )) # (!\inst|b2v_inst11|Mux5~0_combout  & 
// ((\inst|b2v_inst11|Add1~54_combout ))))) # (!\inst|b2v_inst|Decoder0~1_combout  & (((\inst|b2v_inst11|Mux5~0_combout ))))

	.dataa(\inst|b2v_inst|Decoder0~1_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[0]~10_combout ),
	.datac(\inst|b2v_inst11|Add1~54_combout ),
	.datad(\inst|b2v_inst11|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux0~0 .lut_mask = 16'h77A0;
defparam \inst|b2v_inst11|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst11|Mux0~1 (
// Equation(s):
// \inst|b2v_inst11|Mux0~1_combout  = (\inst|b2v_inst11|Mux0~0_combout  & (((!\inst|b2v_inst14|stored_data[26]~1_combout  & !\inst|b2v_decode|stored_inst [27])) # (!\inst|b2v_inst|Decoder0~1_combout )))

	.dataa(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux0~0_combout ),
	.datad(\inst|b2v_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux0~1 .lut_mask = 16'h10F0;
defparam \inst|b2v_inst11|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \inst|b2v_inst14|stored_data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[31] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \inst|b2v_inst3|Selector31~0 (
// Equation(s):
// \inst|b2v_inst3|Selector31~0_combout  = (\inst|b2v_inst14|stored_data [31] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(\inst|b2v_inst14|stored_data [31]),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector31~0 .lut_mask = 16'h0A0A;
defparam \inst|b2v_inst3|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector31~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector31~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector31~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector31~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  & 
// !\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62 .lut_mask = 16'hF0AC;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~62_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63 .lut_mask = 16'hAFC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[31]~63_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hFA0A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1 .lut_mask = 16'hFFCC;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N9
dffeas \inst|b2v_inst14|stored_data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst11|Mux0~1_combout ),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[30] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \inst|b2v_inst3|Selector30~0 (
// Equation(s):
// \inst|b2v_inst3|Selector30~0_combout  = (\inst|b2v_inst14|stored_data [30] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [30]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector30~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector30~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector30~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector30~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector30~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60 .lut_mask = 16'hF2C2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~60_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61 .lut_mask = 16'hBBC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[30]~61_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hFA0A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ) # ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout  & 
// \inst|b2v_inst|operand_b~1_combout ))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|sel[1]~6_combout ),
	.datac(gnd),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9 .lut_mask = 16'hBBAA;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \inst|b2v_inst11|Mux2~0 (
// Equation(s):
// \inst|b2v_inst11|Mux2~0_combout  = (\inst|b2v_inst11|Mux5~0_combout  & (((!\inst|b2v_inst|Decoder0~1_combout )) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9_combout ))) # (!\inst|b2v_inst11|Mux5~0_combout  & 
// (((\inst|b2v_inst11|Add1~54_combout  & \inst|b2v_inst|Decoder0~1_combout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.datab(\inst|b2v_inst11|Mux5~0_combout ),
	.datac(\inst|b2v_inst11|Add1~54_combout ),
	.datad(\inst|b2v_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux2~0 .lut_mask = 16'h74CC;
defparam \inst|b2v_inst11|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \inst|b2v_inst11|Mux2~1 (
// Equation(s):
// \inst|b2v_inst11|Mux2~1_combout  = (\inst|b2v_inst11|Mux2~0_combout  & (((!\inst|b2v_inst14|stored_data[26]~1_combout  & !\inst|b2v_decode|stored_inst [27])) # (!\inst|b2v_inst|Decoder0~1_combout )))

	.dataa(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.datab(\inst|b2v_inst11|Mux2~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux2~1 .lut_mask = 16'h04CC;
defparam \inst|b2v_inst11|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \inst|b2v_inst14|stored_data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[29] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \inst|b2v_inst3|Selector29~0 (
// Equation(s):
// \inst|b2v_inst3|Selector29~0_combout  = (\inst|b2v_inst14|stored_data [29] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [29]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector29~0 .lut_mask = 16'h0C0C;
defparam \inst|b2v_inst3|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector29~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector29~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector29~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector29~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58 .lut_mask = 16'hFC0A;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~58_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59 .lut_mask = 16'hAFC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[29]~59_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hEE22;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & ((\inst|b2v_decode|stored_immed [4]) # 
// (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ))))

	.dataa(\inst|b2v_decode|stored_immed [4]),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_22~8_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12 .lut_mask = 16'hECFC;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \inst|b2v_inst11|Mux3~0 (
// Equation(s):
// \inst|b2v_inst11|Mux3~0_combout  = (\inst|b2v_inst11|Mux5~0_combout  & (((!\inst|b2v_inst|Decoder0~1_combout )) # (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12_combout ))) # (!\inst|b2v_inst11|Mux5~0_combout  & 
// (((\inst|b2v_inst11|Add1~54_combout  & \inst|b2v_inst|Decoder0~1_combout ))))

	.dataa(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[99]~12_combout ),
	.datab(\inst|b2v_inst11|Mux5~0_combout ),
	.datac(\inst|b2v_inst11|Add1~54_combout ),
	.datad(\inst|b2v_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux3~0 .lut_mask = 16'h74CC;
defparam \inst|b2v_inst11|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst11|Mux3~1 (
// Equation(s):
// \inst|b2v_inst11|Mux3~1_combout  = (\inst|b2v_inst11|Mux3~0_combout  & (((!\inst|b2v_inst14|stored_data[26]~1_combout  & !\inst|b2v_decode|stored_inst [27])) # (!\inst|b2v_inst|Decoder0~1_combout )))

	.dataa(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.datab(\inst|b2v_inst11|Mux3~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux3~1 .lut_mask = 16'h04CC;
defparam \inst|b2v_inst11|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \inst|b2v_inst14|stored_data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[28] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \inst|b2v_inst3|Selector28~0 (
// Equation(s):
// \inst|b2v_inst3|Selector28~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [28]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector28~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector28~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector28~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56 .lut_mask = 16'hD9C8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector28~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector28~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~56_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57 .lut_mask = 16'hE6A2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[28]~57_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hFC30;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N11
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11 (
// Equation(s):
// \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11_combout  = (\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ) # ((!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout  & 
// \inst|b2v_inst|operand_b~1_combout ))

	.dataa(gnd),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~6_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst11|Div0|auto_generated|divider|divider|op_25~10_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11 .lut_mask = 16'hFF30;
defparam \inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \inst|b2v_inst11|Mux4~0 (
// Equation(s):
// \inst|b2v_inst11|Mux4~0_combout  = (\inst|b2v_inst|Decoder0~1_combout  & ((\inst|b2v_inst11|Mux5~0_combout  & (!\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11_combout )) # (!\inst|b2v_inst11|Mux5~0_combout  & 
// ((\inst|b2v_inst11|Add1~54_combout ))))) # (!\inst|b2v_inst|Decoder0~1_combout  & (((\inst|b2v_inst11|Mux5~0_combout ))))

	.dataa(\inst|b2v_inst|Decoder0~1_combout ),
	.datab(\inst|b2v_inst11|Div0|auto_generated|divider|divider|selnose[132]~11_combout ),
	.datac(\inst|b2v_inst11|Add1~54_combout ),
	.datad(\inst|b2v_inst11|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux4~0 .lut_mask = 16'h77A0;
defparam \inst|b2v_inst11|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst11|Mux4~1 (
// Equation(s):
// \inst|b2v_inst11|Mux4~1_combout  = (\inst|b2v_inst11|Mux4~0_combout  & (((!\inst|b2v_decode|stored_inst [27] & !\inst|b2v_inst14|stored_data[26]~1_combout )) # (!\inst|b2v_inst|Decoder0~1_combout )))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst|Decoder0~1_combout ),
	.datac(\inst|b2v_inst11|Mux4~0_combout ),
	.datad(\inst|b2v_inst14|stored_data[26]~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux4~1 .lut_mask = 16'h3070;
defparam \inst|b2v_inst11|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \inst|b2v_inst14|stored_data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[27] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \inst|b2v_inst3|Selector27~0 (
// Equation(s):
// \inst|b2v_inst3|Selector27~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [27]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector27~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector27~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector27~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector27~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector27~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  & 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54 .lut_mask = 16'hAEA4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout  
// & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~54_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55 .lut_mask = 16'hF588;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[27]~55_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hEE22;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N31
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[26]~53_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hB8B8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[25]~51_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hD8D8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N1
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \inst|b2v_inst11|Mux7~0 (
// Equation(s):
// \inst|b2v_inst11|Mux7~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~48_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst11|Add1~48_combout ),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux7~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \inst|b2v_inst11|Mux7~1 (
// Equation(s):
// \inst|b2v_inst11|Mux7~1_combout  = (\inst|b2v_inst11|Mux7~0_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [24] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Mux7~0_combout ),
	.datac(\inst|b2v_decode|stored_immed [24]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux7~1 .lut_mask = 16'hCCEC;
defparam \inst|b2v_inst11|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \inst|b2v_inst14|stored_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[24] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \inst|b2v_inst3|Selector24~0 (
// Equation(s):
// \inst|b2v_inst3|Selector24~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [24])

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst14|stored_data [24]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector24~0 .lut_mask = 16'h5500;
defparam \inst|b2v_inst3|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector24~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector24~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48 .lut_mask = 16'hD9C8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector24~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector24~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~48_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49 .lut_mask = 16'hE6C4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[24]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hE4E4;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[23]~47_combout ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hDD88;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N21
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \inst|b2v_inst11|Mux9~0 (
// Equation(s):
// \inst|b2v_inst11|Mux9~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_inst11|Add1~44_combout ))))

	.dataa(\inst|b2v_decode|stored_inst [27]),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_inst11|Add1~44_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux9~0 .lut_mask = 16'h5540;
defparam \inst|b2v_inst11|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \inst|b2v_inst11|Mux9~1 (
// Equation(s):
// \inst|b2v_inst11|Mux9~1_combout  = (\inst|b2v_inst11|Mux9~0_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [22] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst|operand_b~1_combout ),
	.datab(\inst|b2v_inst11|Mux9~0_combout ),
	.datac(\inst|b2v_decode|stored_immed [22]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux9~1 .lut_mask = 16'hCCEC;
defparam \inst|b2v_inst11|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \inst|b2v_inst14|stored_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[22] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneive_lcell_comb \inst|b2v_inst3|Selector22~0 (
// Equation(s):
// \inst|b2v_inst3|Selector22~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [22]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector22~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector22~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector22~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44 .lut_mask = 16'hDC98;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector22~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector22~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~44_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45 .lut_mask = 16'hE6C4;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[22]~45_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hEE44;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \inst|b2v_inst11|Mux10~0 (
// Equation(s):
// \inst|b2v_inst11|Mux10~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~42_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~42_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst|operand_b~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux10~0 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \inst|b2v_inst11|Mux10~1 (
// Equation(s):
// \inst|b2v_inst11|Mux10~1_combout  = (\inst|b2v_inst11|Mux10~0_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [21])))

	.dataa(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_inst11|Mux10~0_combout ),
	.datad(\inst|b2v_decode|stored_immed [21]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux10~1 .lut_mask = 16'hF4F0;
defparam \inst|b2v_inst11|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \inst|b2v_inst14|stored_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[21] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneive_lcell_comb \inst|b2v_inst3|Selector21~0 (
// Equation(s):
// \inst|b2v_inst3|Selector21~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [21])

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector21~0 .lut_mask = 16'h5050;
defparam \inst|b2v_inst3|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector21~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector21~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector21~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector21~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42 .lut_mask = 16'hB9A8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~42_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43 .lut_mask = 16'hBBC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[21]~43_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hFA50;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N9
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \inst|b2v_inst11|Mux11~0 (
// Equation(s):
// \inst|b2v_inst11|Mux11~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~40_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~40_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux11~0 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \inst|b2v_inst11|Mux11~1 (
// Equation(s):
// \inst|b2v_inst11|Mux11~1_combout  = (\inst|b2v_inst11|Mux11~0_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_decode|stored_immed [20] & \inst|b2v_inst|operand_b~1_combout )))

	.dataa(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datab(\inst|b2v_inst11|Mux11~0_combout ),
	.datac(\inst|b2v_decode|stored_immed [20]),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux11~1 .lut_mask = 16'hDCCC;
defparam \inst|b2v_inst11|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \inst|b2v_inst14|stored_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[20] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \inst|b2v_inst3|Selector20~0 (
// Equation(s):
// \inst|b2v_inst3|Selector20~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [20]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector20~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector20~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector20~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector20~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector20~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40 .lut_mask = 16'hCBC8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout  
// & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~40_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41 .lut_mask = 16'hCFA0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[20]~41_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hFC0C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \inst|b2v_inst11|Mux12~0 (
// Equation(s):
// \inst|b2v_inst11|Mux12~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~38_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~38_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux12~0 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \inst|b2v_inst11|Mux12~1 (
// Equation(s):
// \inst|b2v_inst11|Mux12~1_combout  = (\inst|b2v_inst11|Mux12~0_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_inst|operand_b~1_combout  & \inst|b2v_decode|stored_immed [19])))

	.dataa(\inst|b2v_inst11|Mux12~0_combout ),
	.datab(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_decode|stored_immed [19]),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux12~1 .lut_mask = 16'hBAAA;
defparam \inst|b2v_inst11|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \inst|b2v_inst14|stored_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[19] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector19~0 (
// Equation(s):
// \inst|b2v_inst3|Selector19~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [19])

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst14|stored_data [19]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector19~0 .lut_mask = 16'h5500;
defparam \inst|b2v_inst3|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector19~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector19~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector19~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ) # 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  & 
// ((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38 .lut_mask = 16'hCCE2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector19~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout  
// & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~38_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39 .lut_mask = 16'hBCB0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[19]~39_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hFC0C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N5
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \inst|b2v_inst11|Mux13~0 (
// Equation(s):
// \inst|b2v_inst11|Mux13~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~36_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~36_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux13~0 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \inst|b2v_inst11|Mux13~1 (
// Equation(s):
// \inst|b2v_inst11|Mux13~1_combout  = (\inst|b2v_inst11|Mux13~0_combout ) # ((!\inst|b2v_inst14|stored_data[1]~0_combout  & (\inst|b2v_decode|stored_immed [18] & \inst|b2v_inst|operand_b~1_combout )))

	.dataa(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datab(\inst|b2v_decode|stored_immed [18]),
	.datac(\inst|b2v_inst11|Mux13~0_combout ),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux13~1 .lut_mask = 16'hF4F0;
defparam \inst|b2v_inst11|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \inst|b2v_inst14|stored_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[18] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector18~0 (
// Equation(s):
// \inst|b2v_inst3|Selector18~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [18]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector18~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector18~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector18~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector18~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36 .lut_mask = 16'hEE30;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector18~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~36_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37 .lut_mask = 16'hEC2C;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[18]~37_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hFC0C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N15
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \inst|b2v_inst11|Mux14~0 (
// Equation(s):
// \inst|b2v_inst11|Mux14~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~34_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~34_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst|operand_b~0_combout ),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux14~0 .lut_mask = 16'h3320;
defparam \inst|b2v_inst11|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \inst|b2v_inst11|Mux14~1 (
// Equation(s):
// \inst|b2v_inst11|Mux14~1_combout  = (\inst|b2v_inst11|Mux14~0_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [17] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst11|Mux14~0_combout ),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_decode|stored_immed [17]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux14~1 .lut_mask = 16'hAAEA;
defparam \inst|b2v_inst11|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \inst|b2v_inst14|stored_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[17] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \inst|b2v_inst3|Selector17~0 (
// Equation(s):
// \inst|b2v_inst3|Selector17~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [17]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector17~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector17~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector17~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector17~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector17~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ) # 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  & 
// ((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34 .lut_mask = 16'hF0CA;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout  
// & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~34_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35 .lut_mask = 16'hF388;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[17]~35_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hFC0C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \inst|b2v_inst11|Mux15~0 (
// Equation(s):
// \inst|b2v_inst11|Mux15~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~32_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~32_combout ),
	.datab(\inst|b2v_inst|operand_b~0_combout ),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst11|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux15~0 .lut_mask = 16'h0F08;
defparam \inst|b2v_inst11|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst11|Mux15~1 (
// Equation(s):
// \inst|b2v_inst11|Mux15~1_combout  = (\inst|b2v_inst11|Mux15~0_combout ) # ((\inst|b2v_inst|operand_b~1_combout  & (\inst|b2v_decode|stored_immed [16] & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst11|Mux15~0_combout ),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_decode|stored_immed [16]),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux15~1 .lut_mask = 16'hAAEA;
defparam \inst|b2v_inst11|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \inst|b2v_inst14|stored_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[16] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \inst|b2v_inst3|Selector16~0 (
// Equation(s):
// \inst|b2v_inst3|Selector16~0_combout  = (!\inst|b2v_inst3|Equal0~0_combout  & \inst|b2v_inst14|stored_data [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(\inst|b2v_inst14|stored_data [16]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector16~0 .lut_mask = 16'h0F00;
defparam \inst|b2v_inst3|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector16~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector16~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector16~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector16~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32 .lut_mask = 16'hF2C2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout  
// & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~32_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33 .lut_mask = 16'hF388;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[16]~33_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hFC0C;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst11|Mux16~0 (
// Equation(s):
// \inst|b2v_inst11|Mux16~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst|operand_b~0_combout  & \inst|b2v_inst11|Add1~30_combout ))))

	.dataa(\inst|b2v_inst|operand_b~0_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst11|Add1~30_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux16~0 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \inst|b2v_inst11|Mux16~1 (
// Equation(s):
// \inst|b2v_inst11|Mux16~1_combout  = (\inst|b2v_inst11|Mux16~0_combout ) # ((\inst|b2v_decode|stored_immed [15] & (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_inst11|Mux16~0_combout ),
	.datab(\inst|b2v_decode|stored_immed [15]),
	.datac(\inst|b2v_inst|operand_b~1_combout ),
	.datad(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux16~1 .lut_mask = 16'hAAEA;
defparam \inst|b2v_inst11|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \inst|b2v_inst14|stored_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[15] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst3|Selector15~0 (
// Equation(s):
// \inst|b2v_inst3|Selector15~0_combout  = (\inst|b2v_inst14|stored_data [15] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(\inst|b2v_inst14|stored_data [15]),
	.datab(gnd),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector15~0 .lut_mask = 16'h0A0A;
defparam \inst|b2v_inst3|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector15~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector15~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ) # 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  & 
// ((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30 .lut_mask = 16'hCCE2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector15~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector15~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 )))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31 .lut_mask = 16'hEA62;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA0A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N9
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N28
cycloneive_lcell_comb \inst|b2v_inst3|Selector14~0 (
// Equation(s):
// \inst|b2v_inst3|Selector14~0_combout  = (\inst|b2v_inst14|stored_data [14] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(gnd),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector14~0 .lut_mask = 16'h00CC;
defparam \inst|b2v_inst3|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y58_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector14~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector14~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 )) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28 .lut_mask = 16'hE3E0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector14~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector14~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 )))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29 .lut_mask = 16'hEA62;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFA0A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N29
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~27_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAFA0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hB8B8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCFC0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N22
cycloneive_lcell_comb \inst|b2v_inst3|Selector10~0 (
// Equation(s):
// \inst|b2v_inst3|Selector10~0_combout  = (\inst|b2v_inst14|stored_data [10] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [10]),
	.datac(gnd),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector10~0 .lut_mask = 16'h00CC;
defparam \inst|b2v_inst3|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector10~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector10~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20 .lut_mask = 16'hF2C2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector10~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector10~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21 .lut_mask = 16'hE6A2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFA50;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N20
cycloneive_lcell_comb \inst|b2v_inst3|Selector9~0 (
// Equation(s):
// \inst|b2v_inst3|Selector9~0_combout  = (\inst|b2v_inst14|stored_data [9] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [9]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector9~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector9~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector9~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector9~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  & 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18 .lut_mask = 16'hCEC2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector9~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19 .lut_mask = 16'hEC2C;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hE4E4;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneive_lcell_comb \inst|b2v_inst3|Selector8~0 (
// Equation(s):
// \inst|b2v_inst3|Selector8~0_combout  = (\inst|b2v_inst14|stored_data [8] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [8]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector8~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector8~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector8~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16 .lut_mask = 16'hF2C2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector8~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector8~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17 .lut_mask = 16'hE6A2;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hEE44;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N21
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneive_lcell_comb \inst|b2v_inst3|Selector7~0 (
// Equation(s):
// \inst|b2v_inst3|Selector7~0_combout  = (\inst|b2v_inst14|stored_data [7] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_inst14|stored_data [7]),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector7~0 .lut_mask = 16'h00F0;
defparam \inst|b2v_inst3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector7~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector7~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector7~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector7~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14 .lut_mask = 16'hCBC8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout  & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 )) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ))))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15 .lut_mask = 16'hAFC0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hEE44;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N31
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hD8D8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N9
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N16
cycloneive_lcell_comb \inst|b2v_inst3|Selector5~0 (
// Equation(s):
// \inst|b2v_inst3|Selector5~0_combout  = (\inst|b2v_inst14|stored_data [5] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|b2v_inst14|stored_data [5]),
	.datac(\inst|b2v_inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector5~0 .lut_mask = 16'h0C0C;
defparam \inst|b2v_inst3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector5~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector5~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10 .lut_mask = 16'hCBC8;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector5~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector5~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout  & 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ) # ((!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout  & (((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11 .lut_mask = 16'hDA8A;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0AA;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N19
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hDD88;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N5
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneive_lcell_comb \inst|b2v_inst3|Selector1~0 (
// Equation(s):
// \inst|b2v_inst3|Selector1~0_combout  = (\inst|b2v_inst14|stored_data [3] & !\inst|b2v_inst3|Equal0~0_combout )

	.dataa(\inst|b2v_inst14|stored_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Selector1~0 .lut_mask = 16'h00AA;
defparam \inst|b2v_inst3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1669w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1669w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector1~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1648w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1648w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector1~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1661w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1661w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1661w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector1~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 )))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 )))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .lut_mask = 16'hBA98;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.portare(\inst|b2v_inst3|Equal0~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1677w [2]),
	.ena1(\inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1677w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|b2v_inst3|Selector1~0_combout }),
	.portaaddr({\inst|b2v_inst7|out [12],\inst|b2v_inst7|out [11],\inst|b2v_inst7|out [10],\inst|b2v_inst7|out [9],\inst|b2v_inst7|out [8],\inst|b2v_inst7|out [7],\inst|b2v_inst7|out [6],\inst|b2v_inst7|out [5],\inst|b2v_inst7|out [4],\inst|b2v_inst7|out [3],\inst|b2v_inst7|out [2],\inst|b2v_inst7|out [1],
\inst|b2v_inst7|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "mem_data:inst1|altsyncram:altsyncram_component|altsyncram_m3s3:auto_generated|altsyncram_vkp2:altsyncram1|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 32768;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout  = (\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// (((\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & (\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  & (\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .lut_mask = 16'hEC2C;
defparam \inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFA50;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N15
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hD8D8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N25
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF5A0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N3
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF5A0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h7430;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h0FFF;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h2120;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .lut_mask = 16'h3200;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hD5C0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4 .lut_mask = 16'hFF7F;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h020A;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~4_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h1200;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h5522;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h00D8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0001;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00D8;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11 .lut_mask = 16'hFF88;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h7077;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h88C0;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00EA;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N11
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00AC;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hEE22;
defparam \inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hECCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hF808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'hF222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h1FE1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 .lut_mask = 16'hEEEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h3222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0E0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h2A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0021;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'hC8DC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'hEEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hF0CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .lut_mask = 16'hF111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0054;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h70F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'hF0CF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h0051;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hC0F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h88AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hC0F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hF55A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0CF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h4004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h0C08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\inst3|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2] .lut_mask = 16'h8000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1669w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8 .lut_mask = 16'hF4A4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [1] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~8_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9 .lut_mask = 16'hCFA0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \inst|b2v_fetch|fetched_instr[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[30]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[30] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \inst|b2v_decode|stored_inst[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_instr [30]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_inst [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[30] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_inst[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \inst|b2v_inst14|reset_regs~2 (
// Equation(s):
// \inst|b2v_inst14|reset_regs~2_combout  = (\inst|b2v_decode|stored_inst [28] & (((!\inst|b2v_decode|stored_inst [29])))) # (!\inst|b2v_decode|stored_inst [28] & (!\inst|b2v_decode|stored_inst [31] & ((!\inst|b2v_decode|stored_inst [27]) # 
// (!\inst|b2v_decode|stored_inst [29]))))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_decode|stored_inst [28]),
	.cin(gnd),
	.combout(\inst|b2v_inst14|reset_regs~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|reset_regs~2 .lut_mask = 16'h3315;
defparam \inst|b2v_inst14|reset_regs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \inst|b2v_inst14|reset_regs~3 (
// Equation(s):
// \inst|b2v_inst14|reset_regs~3_combout  = (!\inst|b2v_inst14|reset_regs~2_combout  & ((\inst|b2v_decode|stored_inst [30] & (!\inst|b2v_decode|stored_inst [31])) # (!\inst|b2v_decode|stored_inst [30] & ((!\inst|b2v_decode|stored_inst [29])))))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [30]),
	.datac(\inst|b2v_decode|stored_inst [29]),
	.datad(\inst|b2v_inst14|reset_regs~2_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst14|reset_regs~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|reset_regs~3 .lut_mask = 16'h0047;
defparam \inst|b2v_inst14|reset_regs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \inst|b2v_inst14|reset_regs (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|reset_regs~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|reset_regs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|reset_regs .is_wysiwyg = "true";
defparam \inst|b2v_inst14|reset_regs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \inst|SYNTHESIZED_WIRE_50 (
// Equation(s):
// \inst|SYNTHESIZED_WIRE_50~combout  = (\inst|b2v_inst14|reset_regs~q ) # (\rst~input_o )

	.dataa(\inst|b2v_inst14|reset_regs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst|SYNTHESIZED_WIRE_50~combout ),
	.cout());
// synopsys translate_off
defparam \inst|SYNTHESIZED_WIRE_50 .lut_mask = 16'hFFAA;
defparam \inst|SYNTHESIZED_WIRE_50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \inst|SYNTHESIZED_WIRE_50~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|SYNTHESIZED_WIRE_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|SYNTHESIZED_WIRE_50~clkctrl .clock_type = "global clock";
defparam \inst|SYNTHESIZED_WIRE_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \inst|b2v_decode|stored_inst[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_instr [27]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_inst [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[27] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_inst[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \inst|b2v_inst14|stored_instr[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_decode|stored_inst [27]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_instr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[27] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_instr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2] = (\inst|b2v_inst3|Equal0~0_combout  & (!\inst|b2v_inst14|stored_data [14] & (\inst|b2v_inst14|stored_instr [27] & !\inst|b2v_inst14|stored_data [13])))

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_instr [27]),
	.datad(\inst|b2v_inst14|stored_data [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w[2] .lut_mask = 16'h0020;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1648w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2 .lut_mask = 16'hF4A4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3 .lut_mask = 16'hEA4A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \inst|b2v_fetch|fetched_instr[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[27]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[27] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[14]~11 (
// Equation(s):
// \inst|b2v_decode|stored_immed[14]~11_combout  = (\inst|b2v_fetch|fetched_instr [30] & (((!\inst|b2v_fetch|fetched_instr [27] & !\inst|b2v_fetch|fetched_instr [28])) # (!\inst|b2v_fetch|fetched_instr [29]))) # (!\inst|b2v_fetch|fetched_instr [30] & 
// ((\inst|b2v_fetch|fetched_instr [29]) # ((\inst|b2v_fetch|fetched_instr [27] & \inst|b2v_fetch|fetched_instr [28]))))

	.dataa(\inst|b2v_fetch|fetched_instr [27]),
	.datab(\inst|b2v_fetch|fetched_instr [30]),
	.datac(\inst|b2v_fetch|fetched_instr [29]),
	.datad(\inst|b2v_fetch|fetched_instr [28]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[14]~11 .lut_mask = 16'h3E7C;
defparam \inst|b2v_decode|stored_immed[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \inst|b2v_decode|stored_immed[14]~12 (
// Equation(s):
// \inst|b2v_decode|stored_immed[14]~12_combout  = \inst|b2v_fetch|fetched_instr [31] $ (((!\inst|b2v_decode|stored_immed[14]~11_combout  & !\inst|b2v_fetch|fetched_instr [30])))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed[14]~11_combout ),
	.datac(\inst|b2v_fetch|fetched_instr [31]),
	.datad(\inst|b2v_fetch|fetched_instr [30]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_immed[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[14]~12 .lut_mask = 16'hF0C3;
defparam \inst|b2v_decode|stored_immed[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \inst|b2v_extensor|Selector17~0 (
// Equation(s):
// \inst|b2v_extensor|Selector17~0_combout  = (\inst|b2v_decode|stored_immed[14]~11_combout  & (\inst|b2v_fetch|fetched_instr [11])) # (!\inst|b2v_decode|stored_immed[14]~11_combout  & ((\inst|b2v_fetch|fetched_instr [14])))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed[14]~11_combout ),
	.datac(\inst|b2v_fetch|fetched_instr [11]),
	.datad(\inst|b2v_fetch|fetched_instr [14]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector17~0 .lut_mask = 16'hF3C0;
defparam \inst|b2v_extensor|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \inst|b2v_extensor|Selector17~1 (
// Equation(s):
// \inst|b2v_extensor|Selector17~1_combout  = (\inst|b2v_decode|stored_immed[14]~12_combout  & (\inst|b2v_fetch|fetched_instr [20])) # (!\inst|b2v_decode|stored_immed[14]~12_combout  & ((\inst|b2v_extensor|Selector17~0_combout )))

	.dataa(gnd),
	.datab(\inst|b2v_decode|stored_immed[14]~12_combout ),
	.datac(\inst|b2v_fetch|fetched_instr [20]),
	.datad(\inst|b2v_extensor|Selector17~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector17~1 .lut_mask = 16'hF3C0;
defparam \inst|b2v_extensor|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N19
dffeas \inst|b2v_decode|stored_immed[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[14] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \inst|b2v_inst11|Mux17~1 (
// Equation(s):
// \inst|b2v_inst11|Mux17~1_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~28_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~28_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst|operand_b~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux17~1 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst11|Mux17~2 (
// Equation(s):
// \inst|b2v_inst11|Mux17~2_combout  = (\inst|b2v_inst11|Mux17~1_combout ) # ((\inst|b2v_decode|stored_immed [14] & (!\inst|b2v_inst14|stored_data[1]~0_combout  & \inst|b2v_inst|operand_b~1_combout )))

	.dataa(\inst|b2v_decode|stored_immed [14]),
	.datab(\inst|b2v_inst11|Mux17~1_combout ),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_inst|operand_b~1_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux17~2 .lut_mask = 16'hCECC;
defparam \inst|b2v_inst11|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \inst|b2v_inst14|stored_data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux17~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[14] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst14|stored_data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|b2v_inst3|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10_combout  & 
// (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [1])))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~10_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11 .lut_mask = 16'hEA4A;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N29
dffeas \inst|b2v_fetch|fetched_instr[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[19]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[19] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \inst|b2v_extensor|Selector18~0 (
// Equation(s):
// \inst|b2v_extensor|Selector18~0_combout  = (\inst|b2v_decode|stored_immed[14]~11_combout  & (\inst|b2v_fetch|fetched_instr [11])) # (!\inst|b2v_decode|stored_immed[14]~11_combout  & ((\inst|b2v_fetch|fetched_instr [13])))

	.dataa(\inst|b2v_decode|stored_immed[14]~11_combout ),
	.datab(\inst|b2v_fetch|fetched_instr [11]),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_instr [13]),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector18~0 .lut_mask = 16'hDD88;
defparam \inst|b2v_extensor|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \inst|b2v_extensor|Selector18~1 (
// Equation(s):
// \inst|b2v_extensor|Selector18~1_combout  = (\inst|b2v_decode|stored_immed[14]~12_combout  & (\inst|b2v_fetch|fetched_instr [19])) # (!\inst|b2v_decode|stored_immed[14]~12_combout  & ((\inst|b2v_extensor|Selector18~0_combout )))

	.dataa(gnd),
	.datab(\inst|b2v_fetch|fetched_instr [19]),
	.datac(\inst|b2v_extensor|Selector18~0_combout ),
	.datad(\inst|b2v_decode|stored_immed[14]~12_combout ),
	.cin(gnd),
	.combout(\inst|b2v_extensor|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_extensor|Selector18~1 .lut_mask = 16'hCCF0;
defparam \inst|b2v_extensor|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \inst|b2v_decode|stored_immed[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_extensor|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_immed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_immed[13] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_immed[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \inst|b2v_inst11|Mux18~0 (
// Equation(s):
// \inst|b2v_inst11|Mux18~0_combout  = (!\inst|b2v_decode|stored_inst [27] & ((\inst|b2v_inst11|Mux17~0_combout ) # ((\inst|b2v_inst11|Add1~26_combout  & \inst|b2v_inst|operand_b~0_combout ))))

	.dataa(\inst|b2v_inst11|Add1~26_combout ),
	.datab(\inst|b2v_decode|stored_inst [27]),
	.datac(\inst|b2v_inst11|Mux17~0_combout ),
	.datad(\inst|b2v_inst|operand_b~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux18~0 .lut_mask = 16'h3230;
defparam \inst|b2v_inst11|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \inst|b2v_inst11|Mux18~1 (
// Equation(s):
// \inst|b2v_inst11|Mux18~1_combout  = (\inst|b2v_inst11|Mux18~0_combout ) # ((\inst|b2v_decode|stored_immed [13] & (\inst|b2v_inst|operand_b~1_combout  & !\inst|b2v_inst14|stored_data[1]~0_combout )))

	.dataa(\inst|b2v_decode|stored_immed [13]),
	.datab(\inst|b2v_inst|operand_b~1_combout ),
	.datac(\inst|b2v_inst14|stored_data[1]~0_combout ),
	.datad(\inst|b2v_inst11|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst11|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst11|Mux18~1 .lut_mask = 16'hFF08;
defparam \inst|b2v_inst11|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \inst|b2v_inst14|stored_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst11|Mux18~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_data[13] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_inst14|stored_data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|b2v_inst3|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout  = \inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0 .lut_mask = 16'hE5E0;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout  & ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout  & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a 
// [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \inst|b2v_fetch|fetched_instr[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[31] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \inst|b2v_decode|stored_inst[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_fetch|fetched_instr [31]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_inst [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[31] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_inst[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \inst|b2v_inst14|stored_instr[31]~feeder (
// Equation(s):
// \inst|b2v_inst14|stored_instr[31]~feeder_combout  = \inst|b2v_decode|stored_inst [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_inst [31]),
	.cin(gnd),
	.combout(\inst|b2v_inst14|stored_instr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_inst14|stored_instr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \inst|b2v_inst14|stored_instr[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|stored_instr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_instr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[31] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_instr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \inst|b2v_inst14|stored_instr[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_decode|stored_inst [29]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_instr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[29] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_instr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \inst|b2v_inst14|stored_instr[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b2v_decode|stored_inst [28]),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_instr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[28] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_instr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \inst|b2v_inst14|stored_instr[30]~feeder (
// Equation(s):
// \inst|b2v_inst14|stored_instr[30]~feeder_combout  = \inst|b2v_decode|stored_inst [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_inst [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst14|stored_instr[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[30]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_inst14|stored_instr[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \inst|b2v_inst14|stored_instr[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|stored_instr[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|stored_instr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|stored_instr[30] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|stored_instr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \inst|b2v_inst3|Equal0~0 (
// Equation(s):
// \inst|b2v_inst3|Equal0~0_combout  = (!\inst|b2v_inst14|stored_instr [31] & (!\inst|b2v_inst14|stored_instr [29] & (!\inst|b2v_inst14|stored_instr [28] & !\inst|b2v_inst14|stored_instr [30])))

	.dataa(\inst|b2v_inst14|stored_instr [31]),
	.datab(\inst|b2v_inst14|stored_instr [29]),
	.datac(\inst|b2v_inst14|stored_instr [28]),
	.datad(\inst|b2v_inst14|stored_instr [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst3|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|b2v_inst3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2] = (\inst|b2v_inst3|Equal0~0_combout  & (\inst|b2v_inst14|stored_data [14] & (\inst|b2v_inst14|stored_instr [27] & \inst|b2v_inst14|stored_data [13])))

	.dataa(\inst|b2v_inst3|Equal0~0_combout ),
	.datab(\inst|b2v_inst14|stored_data [14]),
	.datac(\inst|b2v_inst14|stored_instr [27]),
	.datad(\inst|b2v_inst14|stored_data [13]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w[2] .lut_mask = 16'h8000;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1677w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ) 
// # (\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4 .lut_mask = 16'hAAE4;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5_combout  = (\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4_combout  & 
// ((\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ) # ((!\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4_combout  & (((\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & \inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout 
// ))))

	.dataa(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~4_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5 .lut_mask = 16'hBC8C;
defparam \inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \inst|b2v_fetch|fetched_instr[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[28]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_fetch|fetched_instr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_fetch|fetched_instr[28] .is_wysiwyg = "true";
defparam \inst|b2v_fetch|fetched_instr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \inst|b2v_decode|stored_inst[28]~feeder (
// Equation(s):
// \inst|b2v_decode|stored_inst[28]~feeder_combout  = \inst|b2v_fetch|fetched_instr [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_fetch|fetched_instr [28]),
	.cin(gnd),
	.combout(\inst|b2v_decode|stored_inst[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[28]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_decode|stored_inst[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \inst|b2v_decode|stored_inst[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_decode|stored_inst[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_decode|stored_inst [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_decode|stored_inst[28] .is_wysiwyg = "true";
defparam \inst|b2v_decode|stored_inst[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \inst|b2v_inst|Decoder0~0 (
// Equation(s):
// \inst|b2v_inst|Decoder0~0_combout  = (!\inst|b2v_decode|stored_inst [31] & !\inst|b2v_decode|stored_inst [27])

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_decode|stored_inst [27]),
	.cin(gnd),
	.combout(\inst|b2v_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Decoder0~0 .lut_mask = 16'h0055;
defparam \inst|b2v_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal1~0 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal1~0_combout  = (\inst|b2v_inst15|stack|Equal0~9_combout  & !\inst|b2v_inst15|stack|pointer [5])

	.dataa(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.datab(gnd),
	.datac(\inst|b2v_inst15|stack|pointer [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal1~0 .lut_mask = 16'h0A0A;
defparam \inst|b2v_inst15|stack|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \inst|b2v_inst15|stack|empty~1 (
// Equation(s):
// \inst|b2v_inst15|stack|empty~1_combout  = (\inst|b2v_inst15|stack|empty~q  & (((\inst|b2v_inst15|stack|empty~0_combout )))) # (!\inst|b2v_inst15|stack|empty~q  & (\inst|b2v_inst15|stack|always0~0_combout  & ((\inst|b2v_inst15|stack|Equal1~0_combout ))))

	.dataa(\inst|b2v_inst15|stack|always0~0_combout ),
	.datab(\inst|b2v_inst15|stack|empty~0_combout ),
	.datac(\inst|b2v_inst15|stack|empty~q ),
	.datad(\inst|b2v_inst15|stack|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|empty~1 .lut_mask = 16'hCAC0;
defparam \inst|b2v_inst15|stack|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \inst|b2v_inst15|stack|empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|empty~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|empty .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst14|RFlags~0 (
// Equation(s):
// \inst|b2v_inst14|RFlags~0_combout  = (\inst|b2v_inst15|stack|empty~q ) # ((\inst|b2v_decode|stored_inst [28] & (\inst|b2v_inst|Decoder0~1_combout  & \inst|b2v_inst|Decoder0~0_combout )))

	.dataa(\inst|b2v_decode|stored_inst [28]),
	.datab(\inst|b2v_inst|Decoder0~1_combout ),
	.datac(\inst|b2v_inst|Decoder0~0_combout ),
	.datad(\inst|b2v_inst15|stack|empty~q ),
	.cin(gnd),
	.combout(\inst|b2v_inst14|RFlags~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|RFlags~0 .lut_mask = 16'hFF80;
defparam \inst|b2v_inst14|RFlags~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \inst|b2v_inst14|RFlags[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|RFlags~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|RFlags [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|RFlags[4] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|RFlags[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \inst|b2v_inst|Decoder0~2 (
// Equation(s):
// \inst|b2v_inst|Decoder0~2_combout  = (!\inst|b2v_decode|stored_inst [31] & (!\inst|b2v_decode|stored_inst [29] & (\inst|b2v_decode|stored_inst [28] & \inst|b2v_decode|stored_inst [30])))

	.dataa(\inst|b2v_decode|stored_inst [31]),
	.datab(\inst|b2v_decode|stored_inst [29]),
	.datac(\inst|b2v_decode|stored_inst [28]),
	.datad(\inst|b2v_decode|stored_inst [30]),
	.cin(gnd),
	.combout(\inst|b2v_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Decoder0~2 .lut_mask = 16'h1000;
defparam \inst|b2v_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \inst|b2v_inst|Decoder0~3 (
// Equation(s):
// \inst|b2v_inst|Decoder0~3_combout  = (\inst|b2v_decode|stored_inst [27] & \inst|b2v_inst|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|b2v_decode|stored_inst [27]),
	.datad(\inst|b2v_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst|Decoder0~3 .lut_mask = 16'hF000;
defparam \inst|b2v_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \inst|b2v_inst14|RFlags[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|RFlags [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|RFlags[2] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|RFlags[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \inst|b2v_inst15|stack|Equal0~10 (
// Equation(s):
// \inst|b2v_inst15|stack|Equal0~10_combout  = (\inst|b2v_inst15|stack|Equal0~9_combout  & \inst|b2v_inst15|stack|pointer [5])

	.dataa(\inst|b2v_inst15|stack|Equal0~9_combout ),
	.datab(gnd),
	.datac(\inst|b2v_inst15|stack|pointer [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|Equal0~10 .lut_mask = 16'hA0A0;
defparam \inst|b2v_inst15|stack|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \inst|b2v_inst15|stack|full~1 (
// Equation(s):
// \inst|b2v_inst15|stack|full~1_combout  = (\inst|b2v_inst15|stack|full~q  & (((\inst|b2v_inst15|stack|full~0_combout )) # (!\inst|b2v_inst15|stack|always0~1_combout ))) # (!\inst|b2v_inst15|stack|full~q  & (((\inst|b2v_inst15|stack|Equal0~10_combout  & 
// \inst|b2v_inst15|stack|full~0_combout ))))

	.dataa(\inst|b2v_inst15|stack|always0~1_combout ),
	.datab(\inst|b2v_inst15|stack|Equal0~10_combout ),
	.datac(\inst|b2v_inst15|stack|full~q ),
	.datad(\inst|b2v_inst15|stack|full~0_combout ),
	.cin(gnd),
	.combout(\inst|b2v_inst15|stack|full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst15|stack|full~1 .lut_mask = 16'hFC50;
defparam \inst|b2v_inst15|stack|full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \inst|b2v_inst15|stack|full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst15|stack|full~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst15|stack|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst15|stack|full .is_wysiwyg = "true";
defparam \inst|b2v_inst15|stack|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \inst|b2v_inst14|RFlags[0]~feeder (
// Equation(s):
// \inst|b2v_inst14|RFlags[0]~feeder_combout  = \inst|b2v_inst15|stack|full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|b2v_inst15|stack|full~q ),
	.cin(gnd),
	.combout(\inst|b2v_inst14|RFlags[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b2v_inst14|RFlags[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|b2v_inst14|RFlags[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \inst|b2v_inst14|RFlags[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|b2v_inst14|RFlags[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|SYNTHESIZED_WIRE_50~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b2v_inst14|RFlags [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b2v_inst14|RFlags[0] .is_wysiwyg = "true";
defparam \inst|b2v_inst14|RFlags[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
