0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sim_1/new/Half_adderTB.v,1722114472,verilog,,,,Half_adderTB,,,,,,,,
D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.v,1722113025,verilog,,D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.srcs/sim_1/new/Half_adderTB.v,,Half_adder,,,,,,,,
