   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB112:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 6 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->OMR = 0U<< 6;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle0
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD6_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle0
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle0
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 1B6C     		ldr	r3, [r3, #64]
  54 002a 23F0E063 		bic	r3, r3, #117440512
  55 002e 1364     		str	r3, [r2, #64]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((0UL << PORT1_PDR0_PD6_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle0
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle0
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle0
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 1B6C     		ldr	r3, [r3, #64]
  64 0046 1364     		str	r3, [r2, #64]
 139:../Dave/Generated/src/IO004/IO004.c ****                                           PORT1_PDR0_PD6_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->IOCR4 |= (8U << 19);   
  65              		.loc 1 140 0
  66 0048 40F20003 		movw	r3, #:lower16:IO004_Handle0
  67 004c C0F20003 		movt	r3, #:upper16:IO004_Handle0
  68 0050 5A68     		ldr	r2, [r3, #4]
  69 0052 40F20003 		movw	r3, #:lower16:IO004_Handle0
  70 0056 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  71 005a 5B68     		ldr	r3, [r3, #4]
  72 005c 5B69     		ldr	r3, [r3, #20]
  73 005e 43F48003 		orr	r3, r3, #4194304
  74 0062 5361     		str	r3, [r2, #20]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 8 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 8;
  75              		.loc 1 143 0
  76 0064 40F20003 		movw	r3, #:lower16:IO004_Handle1
  77 0068 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  78 006c 5B68     		ldr	r3, [r3, #4]
  79 006e 4FF00002 		mov	r2, #0
  80 0072 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD8_Msk));
  81              		.loc 1 145 0
  82 0074 40F20003 		movw	r3, #:lower16:IO004_Handle1
  83 0078 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  84 007c 5A68     		ldr	r2, [r3, #4]
  85 007e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  86 0082 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  87 0086 5B68     		ldr	r3, [r3, #4]
  88 0088 5B6C     		ldr	r3, [r3, #68]
  89 008a 23F00703 		bic	r3, r3, #7
  90 008e 5364     		str	r3, [r2, #68]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((0UL << PORT1_PDR1_PD8_Pos) & \
  91              		.loc 1 146 0
  92 0090 40F20003 		movw	r3, #:lower16:IO004_Handle1
  93 0094 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  94 0098 5A68     		ldr	r2, [r3, #4]
  95 009a 40F20003 		movw	r3, #:lower16:IO004_Handle1
  96 009e C0F20003 		movt	r3, #:upper16:IO004_Handle1
  97 00a2 5B68     		ldr	r3, [r3, #4]
  98 00a4 5B6C     		ldr	r3, [r3, #68]
  99 00a6 5364     		str	r3, [r2, #68]
 147:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD8_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR8 |= (8U << 3);
 100              		.loc 1 148 0
 101 00a8 40F20003 		movw	r3, #:lower16:IO004_Handle1
 102 00ac C0F20003 		movt	r3, #:upper16:IO004_Handle1
 103 00b0 5A68     		ldr	r2, [r3, #4]
 104 00b2 40F20003 		movw	r3, #:lower16:IO004_Handle1
 105 00b6 C0F20003 		movt	r3, #:upper16:IO004_Handle1
 106 00ba 5B68     		ldr	r3, [r3, #4]
 107 00bc 9B69     		ldr	r3, [r3, #24]
 108 00be 43F04003 		orr	r3, r3, #64
 109 00c2 9361     		str	r3, [r2, #24]
 149:../Dave/Generated/src/IO004/IO004.c **** }
 110              		.loc 1 149 0
 111 00c4 BD46     		mov	sp, r7
 112 00c6 80BC     		pop	{r7}
 113 00c8 7047     		bx	lr
 114              		.cfi_endproc
 115              	.LFE112:
 117 00ca 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 118              		.align	2
 119              		.global	IO004_DisableOutputDriver
 120              		.thumb
 121              		.thumb_func
 123              	IO004_DisableOutputDriver:
 124              	.LFB113:
 150:../Dave/Generated/src/IO004/IO004.c **** 
 151:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 152:../Dave/Generated/src/IO004/IO004.c **** {
 125              		.loc 1 152 0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 16
 128              		@ frame_needed = 1, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130 0000 80B4     		push	{r7}
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 4
 133              		.cfi_offset 7, -4
 134 0002 85B0     		sub	sp, sp, #20
 135              	.LCFI3:
 136              		.cfi_def_cfa_offset 24
 137 0004 00AF     		add	r7, sp, #0
 138              	.LCFI4:
 139              		.cfi_def_cfa_register 7
 140 0006 7860     		str	r0, [r7, #4]
 141 0008 0B46     		mov	r3, r1
 142 000a FB70     		strb	r3, [r7, #3]
 153:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 143              		.loc 1 153 0
 144 000c 7B68     		ldr	r3, [r7, #4]
 145 000e 5B78     		ldrb	r3, [r3, #1]
 146 0010 FB73     		strb	r3, [r7, #15]
 154:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 155:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 147              		.loc 1 155 0
 148 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 149 0014 032B     		cmp	r3, #3
 150 0016 23D8     		bhi	.L3
 156:../Dave/Generated/src/IO004/IO004.c ****   {
 157:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 151              		.loc 1 157 0
 152 0018 7B68     		ldr	r3, [r7, #4]
 153 001a 5B68     		ldr	r3, [r3, #4]
 154 001c 7A68     		ldr	r2, [r7, #4]
 155 001e 5268     		ldr	r2, [r2, #4]
 156 0020 1169     		ldr	r1, [r2, #16]
 157 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 158 0024 4FEAC202 		lsl	r2, r2, #3
 159 0028 02F10302 		add	r2, r2, #3
 160 002c 4FF01F00 		mov	r0, #31
 161 0030 00FA02F2 		lsl	r2, r0, r2
 162 0034 6FEA0202 		mvn	r2, r2
 163 0038 0A40     		ands	r2, r2, r1
 164 003a 1A61     		str	r2, [r3, #16]
 158:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 165              		.loc 1 158 0
 166 003c 7B68     		ldr	r3, [r7, #4]
 167 003e 5B68     		ldr	r3, [r3, #4]
 168 0040 7A68     		ldr	r2, [r7, #4]
 169 0042 5268     		ldr	r2, [r2, #4]
 170 0044 1169     		ldr	r1, [r2, #16]
 171 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 172 0048 02F01F00 		and	r0, r2, #31
 173 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 174 004e 4FEAC202 		lsl	r2, r2, #3
 175 0052 02F10302 		add	r2, r2, #3
 176 0056 00FA02F2 		lsl	r2, r0, r2
 177 005a 0A43     		orrs	r2, r2, r1
 178 005c 1A61     		str	r2, [r3, #16]
 179 005e 88E0     		b	.L2
 180              	.L3:
 159:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 181              		.loc 1 159 0
 182 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 183 0062 032B     		cmp	r3, #3
 184 0064 2AD9     		bls	.L5
 185              		.loc 1 159 0 is_stmt 0 discriminator 1
 186 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 187 0068 072B     		cmp	r3, #7
 188 006a 27D8     		bhi	.L5
 160:../Dave/Generated/src/IO004/IO004.c ****   {
 161:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 189              		.loc 1 161 0 is_stmt 1
 190 006c FB7B     		ldrb	r3, [r7, #15]
 191 006e A3F10403 		sub	r3, r3, #4
 192 0072 FB73     		strb	r3, [r7, #15]
 162:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 193              		.loc 1 162 0
 194 0074 7B68     		ldr	r3, [r7, #4]
 195 0076 5B68     		ldr	r3, [r3, #4]
 196 0078 7A68     		ldr	r2, [r7, #4]
 197 007a 5268     		ldr	r2, [r2, #4]
 198 007c 5169     		ldr	r1, [r2, #20]
 199 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 200 0080 4FEAC202 		lsl	r2, r2, #3
 201 0084 02F10302 		add	r2, r2, #3
 202 0088 4FF01F00 		mov	r0, #31
 203 008c 00FA02F2 		lsl	r2, r0, r2
 204 0090 6FEA0202 		mvn	r2, r2
 205 0094 0A40     		ands	r2, r2, r1
 206 0096 5A61     		str	r2, [r3, #20]
 163:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 207              		.loc 1 163 0
 208 0098 7B68     		ldr	r3, [r7, #4]
 209 009a 5B68     		ldr	r3, [r3, #4]
 210 009c 7A68     		ldr	r2, [r7, #4]
 211 009e 5268     		ldr	r2, [r2, #4]
 212 00a0 5169     		ldr	r1, [r2, #20]
 213 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 214 00a4 02F01F00 		and	r0, r2, #31
 215 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 216 00aa 4FEAC202 		lsl	r2, r2, #3
 217 00ae 02F10302 		add	r2, r2, #3
 218 00b2 00FA02F2 		lsl	r2, r0, r2
 219 00b6 0A43     		orrs	r2, r2, r1
 220 00b8 5A61     		str	r2, [r3, #20]
 221 00ba 5AE0     		b	.L2
 222              	.L5:
 164:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 223              		.loc 1 164 0
 224 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 225 00be 072B     		cmp	r3, #7
 226 00c0 2AD9     		bls	.L6
 227              		.loc 1 164 0 is_stmt 0 discriminator 1
 228 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 229 00c4 0B2B     		cmp	r3, #11
 230 00c6 27D8     		bhi	.L6
 165:../Dave/Generated/src/IO004/IO004.c ****   {
 166:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 231              		.loc 1 166 0 is_stmt 1
 232 00c8 FB7B     		ldrb	r3, [r7, #15]
 233 00ca A3F10803 		sub	r3, r3, #8
 234 00ce FB73     		strb	r3, [r7, #15]
 167:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 235              		.loc 1 167 0
 236 00d0 7B68     		ldr	r3, [r7, #4]
 237 00d2 5B68     		ldr	r3, [r3, #4]
 238 00d4 7A68     		ldr	r2, [r7, #4]
 239 00d6 5268     		ldr	r2, [r2, #4]
 240 00d8 9169     		ldr	r1, [r2, #24]
 241 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 242 00dc 4FEAC202 		lsl	r2, r2, #3
 243 00e0 02F10302 		add	r2, r2, #3
 244 00e4 4FF01F00 		mov	r0, #31
 245 00e8 00FA02F2 		lsl	r2, r0, r2
 246 00ec 6FEA0202 		mvn	r2, r2
 247 00f0 0A40     		ands	r2, r2, r1
 248 00f2 9A61     		str	r2, [r3, #24]
 168:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 249              		.loc 1 168 0
 250 00f4 7B68     		ldr	r3, [r7, #4]
 251 00f6 5B68     		ldr	r3, [r3, #4]
 252 00f8 7A68     		ldr	r2, [r7, #4]
 253 00fa 5268     		ldr	r2, [r2, #4]
 254 00fc 9169     		ldr	r1, [r2, #24]
 255 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 256 0100 02F01F00 		and	r0, r2, #31
 257 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 258 0106 4FEAC202 		lsl	r2, r2, #3
 259 010a 02F10302 		add	r2, r2, #3
 260 010e 00FA02F2 		lsl	r2, r0, r2
 261 0112 0A43     		orrs	r2, r2, r1
 262 0114 9A61     		str	r2, [r3, #24]
 263 0116 2CE0     		b	.L2
 264              	.L6:
 169:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 265              		.loc 1 169 0
 266 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 267 011a 0B2B     		cmp	r3, #11
 268 011c 29D9     		bls	.L2
 269              		.loc 1 169 0 is_stmt 0 discriminator 1
 270 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 271 0120 0F2B     		cmp	r3, #15
 272 0122 26D8     		bhi	.L2
 170:../Dave/Generated/src/IO004/IO004.c ****   {
 171:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 273              		.loc 1 171 0 is_stmt 1
 274 0124 FB7B     		ldrb	r3, [r7, #15]
 275 0126 A3F10C03 		sub	r3, r3, #12
 276 012a FB73     		strb	r3, [r7, #15]
 172:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 277              		.loc 1 172 0
 278 012c 7B68     		ldr	r3, [r7, #4]
 279 012e 5B68     		ldr	r3, [r3, #4]
 280 0130 7A68     		ldr	r2, [r7, #4]
 281 0132 5268     		ldr	r2, [r2, #4]
 282 0134 D169     		ldr	r1, [r2, #28]
 283 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 284 0138 4FEAC202 		lsl	r2, r2, #3
 285 013c 02F10302 		add	r2, r2, #3
 286 0140 4FF01F00 		mov	r0, #31
 287 0144 00FA02F2 		lsl	r2, r0, r2
 288 0148 6FEA0202 		mvn	r2, r2
 289 014c 0A40     		ands	r2, r2, r1
 290 014e DA61     		str	r2, [r3, #28]
 173:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 291              		.loc 1 173 0
 292 0150 7B68     		ldr	r3, [r7, #4]
 293 0152 5B68     		ldr	r3, [r3, #4]
 294 0154 7A68     		ldr	r2, [r7, #4]
 295 0156 5268     		ldr	r2, [r2, #4]
 296 0158 D169     		ldr	r1, [r2, #28]
 297 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 298 015c 02F01F00 		and	r0, r2, #31
 299 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 300 0162 4FEAC202 		lsl	r2, r2, #3
 301 0166 02F10302 		add	r2, r2, #3
 302 016a 00FA02F2 		lsl	r2, r0, r2
 303 016e 0A43     		orrs	r2, r2, r1
 304 0170 DA61     		str	r2, [r3, #28]
 305              	.L2:
 174:../Dave/Generated/src/IO004/IO004.c ****   }
 175:../Dave/Generated/src/IO004/IO004.c ****   else
 176:../Dave/Generated/src/IO004/IO004.c ****   {
 177:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 178:../Dave/Generated/src/IO004/IO004.c ****   }
 179:../Dave/Generated/src/IO004/IO004.c **** 
 180:../Dave/Generated/src/IO004/IO004.c **** }
 306              		.loc 1 180 0
 307 0172 07F11407 		add	r7, r7, #20
 308 0176 BD46     		mov	sp, r7
 309 0178 80BC     		pop	{r7}
 310 017a 7047     		bx	lr
 311              		.cfi_endproc
 312              	.LFE113:
 314              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 315              		.align	2
 316              		.global	IO004_EnableOutputDriver
 317              		.thumb
 318              		.thumb_func
 320              	IO004_EnableOutputDriver:
 321              	.LFB114:
 181:../Dave/Generated/src/IO004/IO004.c **** 
 182:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 183:../Dave/Generated/src/IO004/IO004.c **** {
 322              		.loc 1 183 0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 16
 325              		@ frame_needed = 1, uses_anonymous_args = 0
 326              		@ link register save eliminated.
 327 0000 80B4     		push	{r7}
 328              	.LCFI5:
 329              		.cfi_def_cfa_offset 4
 330              		.cfi_offset 7, -4
 331 0002 85B0     		sub	sp, sp, #20
 332              	.LCFI6:
 333              		.cfi_def_cfa_offset 24
 334 0004 00AF     		add	r7, sp, #0
 335              	.LCFI7:
 336              		.cfi_def_cfa_register 7
 337 0006 7860     		str	r0, [r7, #4]
 338 0008 0B46     		mov	r3, r1
 339 000a FB70     		strb	r3, [r7, #3]
 184:../Dave/Generated/src/IO004/IO004.c **** 
 185:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 340              		.loc 1 185 0
 341 000c 7B68     		ldr	r3, [r7, #4]
 342 000e 5B78     		ldrb	r3, [r3, #1]
 343 0010 FB73     		strb	r3, [r7, #15]
 186:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 187:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 344              		.loc 1 187 0
 345 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 346 0014 032B     		cmp	r3, #3
 347 0016 23D8     		bhi	.L8
 188:../Dave/Generated/src/IO004/IO004.c ****   {
 189:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 348              		.loc 1 189 0
 349 0018 7B68     		ldr	r3, [r7, #4]
 350 001a 5B68     		ldr	r3, [r3, #4]
 351 001c 7A68     		ldr	r2, [r7, #4]
 352 001e 5268     		ldr	r2, [r2, #4]
 353 0020 1169     		ldr	r1, [r2, #16]
 354 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 355 0024 4FEAC202 		lsl	r2, r2, #3
 356 0028 02F10302 		add	r2, r2, #3
 357 002c 4FF01F00 		mov	r0, #31
 358 0030 00FA02F2 		lsl	r2, r0, r2
 359 0034 6FEA0202 		mvn	r2, r2
 360 0038 0A40     		ands	r2, r2, r1
 361 003a 1A61     		str	r2, [r3, #16]
 190:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 362              		.loc 1 190 0
 363 003c 7B68     		ldr	r3, [r7, #4]
 364 003e 5B68     		ldr	r3, [r3, #4]
 365 0040 7A68     		ldr	r2, [r7, #4]
 366 0042 5268     		ldr	r2, [r2, #4]
 367 0044 1169     		ldr	r1, [r2, #16]
 368 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 369 0048 02F01F00 		and	r0, r2, #31
 370 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 371 004e 4FEAC202 		lsl	r2, r2, #3
 372 0052 02F10302 		add	r2, r2, #3
 373 0056 00FA02F2 		lsl	r2, r0, r2
 374 005a 0A43     		orrs	r2, r2, r1
 375 005c 1A61     		str	r2, [r3, #16]
 376 005e 88E0     		b	.L7
 377              	.L8:
 191:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 378              		.loc 1 191 0
 379 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 380 0062 032B     		cmp	r3, #3
 381 0064 2AD9     		bls	.L10
 382              		.loc 1 191 0 is_stmt 0 discriminator 1
 383 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 384 0068 072B     		cmp	r3, #7
 385 006a 27D8     		bhi	.L10
 192:../Dave/Generated/src/IO004/IO004.c ****   {
 193:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 386              		.loc 1 193 0 is_stmt 1
 387 006c FB7B     		ldrb	r3, [r7, #15]
 388 006e A3F10403 		sub	r3, r3, #4
 389 0072 FB73     		strb	r3, [r7, #15]
 194:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 390              		.loc 1 194 0
 391 0074 7B68     		ldr	r3, [r7, #4]
 392 0076 5B68     		ldr	r3, [r3, #4]
 393 0078 7A68     		ldr	r2, [r7, #4]
 394 007a 5268     		ldr	r2, [r2, #4]
 395 007c 5169     		ldr	r1, [r2, #20]
 396 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 397 0080 4FEAC202 		lsl	r2, r2, #3
 398 0084 02F10302 		add	r2, r2, #3
 399 0088 4FF01F00 		mov	r0, #31
 400 008c 00FA02F2 		lsl	r2, r0, r2
 401 0090 6FEA0202 		mvn	r2, r2
 402 0094 0A40     		ands	r2, r2, r1
 403 0096 5A61     		str	r2, [r3, #20]
 195:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 404              		.loc 1 195 0
 405 0098 7B68     		ldr	r3, [r7, #4]
 406 009a 5B68     		ldr	r3, [r3, #4]
 407 009c 7A68     		ldr	r2, [r7, #4]
 408 009e 5268     		ldr	r2, [r2, #4]
 409 00a0 5169     		ldr	r1, [r2, #20]
 410 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 411 00a4 02F01F00 		and	r0, r2, #31
 412 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 413 00aa 4FEAC202 		lsl	r2, r2, #3
 414 00ae 02F10302 		add	r2, r2, #3
 415 00b2 00FA02F2 		lsl	r2, r0, r2
 416 00b6 0A43     		orrs	r2, r2, r1
 417 00b8 5A61     		str	r2, [r3, #20]
 418 00ba 5AE0     		b	.L7
 419              	.L10:
 196:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 420              		.loc 1 196 0
 421 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 422 00be 072B     		cmp	r3, #7
 423 00c0 2AD9     		bls	.L11
 424              		.loc 1 196 0 is_stmt 0 discriminator 1
 425 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 426 00c4 0B2B     		cmp	r3, #11
 427 00c6 27D8     		bhi	.L11
 197:../Dave/Generated/src/IO004/IO004.c ****   {
 198:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 428              		.loc 1 198 0 is_stmt 1
 429 00c8 FB7B     		ldrb	r3, [r7, #15]
 430 00ca A3F10803 		sub	r3, r3, #8
 431 00ce FB73     		strb	r3, [r7, #15]
 199:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 432              		.loc 1 199 0
 433 00d0 7B68     		ldr	r3, [r7, #4]
 434 00d2 5B68     		ldr	r3, [r3, #4]
 435 00d4 7A68     		ldr	r2, [r7, #4]
 436 00d6 5268     		ldr	r2, [r2, #4]
 437 00d8 9169     		ldr	r1, [r2, #24]
 438 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 439 00dc 4FEAC202 		lsl	r2, r2, #3
 440 00e0 02F10302 		add	r2, r2, #3
 441 00e4 4FF01F00 		mov	r0, #31
 442 00e8 00FA02F2 		lsl	r2, r0, r2
 443 00ec 6FEA0202 		mvn	r2, r2
 444 00f0 0A40     		ands	r2, r2, r1
 445 00f2 9A61     		str	r2, [r3, #24]
 200:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 446              		.loc 1 200 0
 447 00f4 7B68     		ldr	r3, [r7, #4]
 448 00f6 5B68     		ldr	r3, [r3, #4]
 449 00f8 7A68     		ldr	r2, [r7, #4]
 450 00fa 5268     		ldr	r2, [r2, #4]
 451 00fc 9169     		ldr	r1, [r2, #24]
 452 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 453 0100 02F01F00 		and	r0, r2, #31
 454 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 455 0106 4FEAC202 		lsl	r2, r2, #3
 456 010a 02F10302 		add	r2, r2, #3
 457 010e 00FA02F2 		lsl	r2, r0, r2
 458 0112 0A43     		orrs	r2, r2, r1
 459 0114 9A61     		str	r2, [r3, #24]
 460 0116 2CE0     		b	.L7
 461              	.L11:
 201:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 462              		.loc 1 201 0
 463 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 464 011a 0B2B     		cmp	r3, #11
 465 011c 29D9     		bls	.L7
 466              		.loc 1 201 0 is_stmt 0 discriminator 1
 467 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 468 0120 0F2B     		cmp	r3, #15
 469 0122 26D8     		bhi	.L7
 202:../Dave/Generated/src/IO004/IO004.c ****   {
 203:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 470              		.loc 1 203 0 is_stmt 1
 471 0124 FB7B     		ldrb	r3, [r7, #15]
 472 0126 A3F10C03 		sub	r3, r3, #12
 473 012a FB73     		strb	r3, [r7, #15]
 204:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 474              		.loc 1 204 0
 475 012c 7B68     		ldr	r3, [r7, #4]
 476 012e 5B68     		ldr	r3, [r3, #4]
 477 0130 7A68     		ldr	r2, [r7, #4]
 478 0132 5268     		ldr	r2, [r2, #4]
 479 0134 D169     		ldr	r1, [r2, #28]
 480 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 481 0138 4FEAC202 		lsl	r2, r2, #3
 482 013c 02F10302 		add	r2, r2, #3
 483 0140 4FF01F00 		mov	r0, #31
 484 0144 00FA02F2 		lsl	r2, r0, r2
 485 0148 6FEA0202 		mvn	r2, r2
 486 014c 0A40     		ands	r2, r2, r1
 487 014e DA61     		str	r2, [r3, #28]
 205:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 488              		.loc 1 205 0
 489 0150 7B68     		ldr	r3, [r7, #4]
 490 0152 5B68     		ldr	r3, [r3, #4]
 491 0154 7A68     		ldr	r2, [r7, #4]
 492 0156 5268     		ldr	r2, [r2, #4]
 493 0158 D169     		ldr	r1, [r2, #28]
 494 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 495 015c 02F01F00 		and	r0, r2, #31
 496 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 497 0162 4FEAC202 		lsl	r2, r2, #3
 498 0166 02F10302 		add	r2, r2, #3
 499 016a 00FA02F2 		lsl	r2, r0, r2
 500 016e 0A43     		orrs	r2, r2, r1
 501 0170 DA61     		str	r2, [r3, #28]
 502              	.L7:
 206:../Dave/Generated/src/IO004/IO004.c ****   }
 207:../Dave/Generated/src/IO004/IO004.c ****   else
 208:../Dave/Generated/src/IO004/IO004.c ****   {
 209:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 210:../Dave/Generated/src/IO004/IO004.c ****   }
 211:../Dave/Generated/src/IO004/IO004.c **** }
 503              		.loc 1 211 0
 504 0172 07F11407 		add	r7, r7, #20
 505 0176 BD46     		mov	sp, r7
 506 0178 80BC     		pop	{r7}
 507 017a 7047     		bx	lr
 508              		.cfi_endproc
 509              	.LFE114:
 511              		.text
 512              	.Letext0:
 513              		.file 2 "d:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 514              		.file 3 "E:\\Project_Double_Wheel_Self_Balance_Car\\Merge\\XMC4500_IO_Test\\Dave\\Generated\\inc\\
 515              		.file 4 "D:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 516              		.file 5 "E:\\Project_Double_Wheel_Self_Balance_Car\\Merge\\XMC4500_IO_Test\\Dave\\Generated\\inc\\
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\Mikew\AppData\Local\Temp\ccPoGyEk.s:20     .text.IO004_Init:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccPoGyEk.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\Mikew\AppData\Local\Temp\ccPoGyEk.s:118    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccPoGyEk.s:123    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\Mikew\AppData\Local\Temp\ccPoGyEk.s:315    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccPoGyEk.s:320    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.6730aed6a8e49268c462cbcb73e91a8e
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107

UNDEFINED SYMBOLS
IO004_Handle0
IO004_Handle1
