{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 12:48:57 2011 " "Info: Processing started: Tue Sep 20 12:48:57 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pattern_gen -c pattern_gen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pattern_gen -c pattern_gen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50Mhz " "Info: Assuming node \"clock_50Mhz\" is an undefined clock" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_500Khz " "Info: Detected ripple clock \"clock_500Khz\" as buffer" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_500Khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50Mhz register state.start_gen register led\[0\]~reg0 198.89 MHz 5.028 ns Internal " "Info: Clock \"clock_50Mhz\" has Internal fmax of 198.89 MHz between source register \"state.start_gen\" and destination register \"led\[0\]~reg0\" (period= 5.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.813 ns + Longest register register " "Info: + Longest register to register delay is 4.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.start_gen 1 REG LCFF_X64_Y16_N27 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 26; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.150 ns) 2.159 ns led\[0\]~18 2 COMB LCCOMB_X31_Y18_N6 16 " "Info: 2: + IC(2.009 ns) + CELL(0.150 ns) = 2.159 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 16; COMB Node = 'led\[0\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { state.start_gen led[0]~18 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.660 ns) 4.813 ns led\[0\]~reg0 3 REG LCFF_X36_Y1_N5 1 " "Info: 3: + IC(1.994 ns) + CELL(0.660 ns) = 4.813 ns; Loc. = LCFF_X36_Y1_N5; Fanout = 1; REG Node = 'led\[0\]~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { led[0]~18 led[0]~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.810 ns ( 16.83 % ) " "Info: Total cell delay = 0.810 ns ( 16.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 83.17 % ) " "Info: Total interconnect delay = 4.003 ns ( 83.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { state.start_gen led[0]~18 led[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { state.start_gen {} led[0]~18 {} led[0]~reg0 {} } { 0.000ns 2.009ns 1.994ns } { 0.000ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 4.312 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50Mhz\" to destination register is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_500Khz 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.312 ns led\[0\]~reg0 4 REG LCFF_X36_Y1_N5 1 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X36_Y1_N5; Fanout = 1; REG Node = 'led\[0\]~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_500Khz~clkctrl led[0]~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.87 % ) " "Info: Total cell delay = 2.323 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.989 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl led[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} led[0]~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 4.313 ns - Longest register " "Info: - Longest clock path from clock \"clock_50Mhz\" to source register is 4.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_500Khz 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 4.313 ns state.start_gen 4 REG LCFF_X64_Y16_N27 26 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 4.313 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 26; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.86 % ) " "Info: Total cell delay = 2.323 ns ( 53.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 46.14 % ) " "Info: Total interconnect delay = 1.990 ns ( 46.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.313 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl led[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} led[0]~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.313 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { state.start_gen led[0]~18 led[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { state.start_gen {} led[0]~18 {} led[0]~reg0 {} } { 0.000ns 2.009ns 1.994ns } { 0.000ns 0.150ns 0.660ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl led[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} led[0]~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.313 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.start_gen start_PB clock_50Mhz 2.652 ns register " "Info: tsu for register \"state.start_gen\" (data pin = \"start_PB\", clock pin = \"clock_50Mhz\") is 2.652 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.001 ns + Longest pin register " "Info: + Longest pin to register delay is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns start_PB 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'start_PB'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_PB } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.636 ns) + CELL(0.419 ns) 6.917 ns Selector69~0 2 COMB LCCOMB_X64_Y16_N26 1 " "Info: 2: + IC(5.636 ns) + CELL(0.419 ns) = 6.917 ns; Loc. = LCCOMB_X64_Y16_N26; Fanout = 1; COMB Node = 'Selector69~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.055 ns" { start_PB Selector69~0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.001 ns state.start_gen 3 REG LCFF_X64_Y16_N27 26 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.001 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 26; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector69~0 state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 19.50 % ) " "Info: Total cell delay = 1.365 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.636 ns ( 80.50 % ) " "Info: Total interconnect delay = 5.636 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { start_PB Selector69~0 state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { start_PB {} start_PB~combout {} Selector69~0 {} state.start_gen {} } { 0.000ns 0.000ns 5.636ns 0.000ns } { 0.000ns 0.862ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 4.313 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50Mhz\" to destination register is 4.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_500Khz 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 4.313 ns state.start_gen 4 REG LCFF_X64_Y16_N27 26 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 4.313 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 26; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.86 % ) " "Info: Total cell delay = 2.323 ns ( 53.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 46.14 % ) " "Info: Total interconnect delay = 1.990 ns ( 46.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.313 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { start_PB Selector69~0 state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { start_PB {} start_PB~combout {} Selector69~0 {} state.start_gen {} } { 0.000ns 0.000ns 5.636ns 0.000ns } { 0.000ns 0.862ns 0.419ns 0.084ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.313 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50Mhz led\[2\] led\[2\]~reg0 9.618 ns register " "Info: tco from clock \"clock_50Mhz\" to destination pin \"led\[2\]\" through register \"led\[2\]~reg0\" is 9.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 4.312 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to source register is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_500Khz 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.312 ns led\[2\]~reg0 4 REG LCFF_X36_Y1_N25 1 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X36_Y1_N25; Fanout = 1; REG Node = 'led\[2\]~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_500Khz~clkctrl led[2]~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.87 % ) " "Info: Total cell delay = 2.323 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.989 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl led[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.056 ns + Longest register pin " "Info: + Longest register to pin delay is 5.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led\[2\]~reg0 1 REG LCFF_X36_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N25; Fanout = 1; REG Node = 'led\[2\]~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2]~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(2.788 ns) 5.056 ns led\[2\] 2 PIN PIN_AB21 0 " "Info: 2: + IC(2.268 ns) + CELL(2.788 ns) = 5.056 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'led\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { led[2]~reg0 led[2] } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 55.14 % ) " "Info: Total cell delay = 2.788 ns ( 55.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 44.86 % ) " "Info: Total interconnect delay = 2.268 ns ( 44.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { led[2]~reg0 led[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { led[2]~reg0 {} led[2] {} } { 0.000ns 2.268ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl led[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { led[2]~reg0 led[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { led[2]~reg0 {} led[2] {} } { 0.000ns 2.268ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "write_data~reg0 reset clock_50Mhz 1.582 ns register " "Info: th for register \"write_data~reg0\" (data pin = \"reset\", clock pin = \"clock_50Mhz\") is 1.582 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 4.325 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to destination register is 4.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_500Khz 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 4.325 ns write_data~reg0 4 REG LCFF_X31_Y18_N9 2 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 4.325 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 2; REG Node = 'write_data~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock_500Khz~clkctrl write_data~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.71 % ) " "Info: Total cell delay = 2.323 ns ( 53.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.002 ns ( 46.29 % ) " "Info: Total interconnect delay = 2.002 ns ( 46.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} write_data~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.660 ns) 3.009 ns write_data~reg0 2 REG LCFF_X31_Y18_N9 2 " "Info: 2: + IC(1.350 ns) + CELL(0.660 ns) = 3.009 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 2; REG Node = 'write_data~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { reset write_data~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 55.13 % ) " "Info: Total cell delay = 1.659 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.350 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.350 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { reset write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.009 ns" { reset {} reset~combout {} write_data~reg0 {} } { 0.000ns 0.000ns 1.350ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} write_data~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { reset write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.009 ns" { reset {} reset~combout {} write_data~reg0 {} } { 0.000ns 0.000ns 1.350ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 12:48:58 2011 " "Info: Processing ended: Tue Sep 20 12:48:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
