module ALU
#(parameter N = 8)
(input logic[N-1:0] a, b, input logic[2:0] F, output logic C, output logic[N-1:0] Y);



endmodule
