Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 12 18:32:24 2023
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a50t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1143 |
|    Minimum number of control sets                        |  1072 |
|    Addition due to synthesis replication                 |    71 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2651 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1143 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |   221 |
| >= 6 to < 8        |    79 |
| >= 8 to < 10       |   414 |
| >= 10 to < 12      |    53 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |    28 |
| >= 16              |   259 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2757 |          866 |
| No           | No                    | Yes                    |             237 |           65 |
| No           | Yes                   | No                     |            2246 |          806 |
| Yes          | No                    | No                     |            6854 |         1754 |
| Yes          | No                    | Yes                    |             165 |           44 |
| Yes          | Yes                   | No                     |            5810 |         1757 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                 Clock Signal                                                 |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                                                                             Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_1                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             |                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                |                1 |              1 |
|  design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/data_overwrite_permission_latch_reg_i_2_n_0 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/reset_counter_S0_current_reg_i_2_n_0        |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/reset_counter_S0_inv_current_reg_i_2_n_0    |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/sel                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/reset_in                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                        |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/b.b_pipe/reset                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__4_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                             |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_1                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_1                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/generate_maint_cmds.insert_maint_r_lcl_reg_1                                                                                                            |                1 |              3 |
|  design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/clk_sign                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/state[31]_i_1_n_0                                                                                                                                                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/state[2]_i_1_n_0                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                  |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/wr_enb_1_reg_0[0]                                                                                                                                                                          | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                                                              | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0[0]                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                           |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/rst_mig_7series_0_166M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[40]_0[0]                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RESET_FLOPS[15].RST_FLOPS                                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                3 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             |                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_22/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_22/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_23/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_23/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_24/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_24/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                               | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/clk_sign                                            |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_19/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_19/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_2/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_2/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_14/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_14/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_15/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_15/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_16/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_16/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_17/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_17/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_18/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_18/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_13/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_13/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_0/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_0/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_1/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_1/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_10/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_10/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_11/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_11/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_12/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_12/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_7/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_7/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_8/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_8/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_9/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_9/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_29/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_29/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_31/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_31/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_4/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_4/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_5/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_5/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_6/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_6/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                                           |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                               | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3[4]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                   |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                             |                5 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                     | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]                           |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_20/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_20/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_21/U0/TimeCnt[7]_i_2_n_0                                                                                                                                                                                         | design_1_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_21/U0/TimeCnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                               | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/reset                                                                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[5]_i_1_n_0                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/rst_mig_7series_0_166M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | design_1_i/rst_mig_7series_0_166M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                             |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                          |                5 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                            |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                        |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                               | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                     | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                5 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                    |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/E[0]                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/FSM_onehot_lineconfig[6]_i_1_n_0                                                                                                                                                                               | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                         |                                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                             | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                            |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[10]_i_2_n_0                                                                                                                                                                                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[10]_i_1_n_0                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                4 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[11]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[11]_inv_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                      |                                                                                                                                                                                                                                                                          |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[17]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[17]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[18]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[18]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[1]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[1]_i_1_n_0                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                1 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[20]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[20]_inv_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[14]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[14]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[16]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[16]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[15]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[15]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[12]_i_2_n_0                                                                                                                                                                                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[12]_i_1_n_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[19]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[19]_inv_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[13]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[13]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[9]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[9]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[26]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[26]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[27]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[27]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                          |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                          |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[25]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[25]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[2]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[2]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[29]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[29]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[3]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[3]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                               | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                               | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                                | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[4]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[4]_i_1_n_0                                                                                                                                                                                       |                4 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[6]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[6]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                               | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                     | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[23]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[23]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[8]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[8]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[31]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[31]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[24]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[24]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[7]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[7]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[28]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[28]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[30]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[30]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[21]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[21]_inv_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[5]_i_2_n_0                                                                                                                                                                                                 | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[5]_i_1_n_0                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[22]_inv_i_2_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0[22]_inv_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8][0]                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                                                  |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/RD_PRI_REG.wr_starve_cnt_reg[8][0]                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                6 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                            |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                       |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                             |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |                6 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                       |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                       |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/w_transfer                                                                                                                                                                                 | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/reset                                                                                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/E[0]                                                                                                                                                                                       | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_current                                                                                                                                                                                             | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S00                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_inv_current                                                                                                                                                                                         | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_inv0                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                          |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                             |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                          |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                           |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                           |                3 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                             |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                      |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                             |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/top_rd_enb                                                                                                                                                                                 | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/reset                                                                                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                             |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                      |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                      |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               12 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]                           |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/aw_transfer                                                                                                                                                                                | design_1_i/HDL_DUT_ip_0/U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/reset                                                                                                                                                                            |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                              |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                            |                8 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]                           |                                                                                                                                                                                                                                                                                    | reset_rtl_0_IBUF                                                                                                                                                                                                                                                         |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWM_OUT[15]_i_2_n_0                                                                                                                                                                                                        | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWM_OUT[15]_i_1_n_0                                                                                                                                                                                              |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                       |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                             |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                8 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                          |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                7 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                7 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                           |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                             |               10 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                             |               10 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                            |                4 |             22 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               |                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                                    |                3 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                             |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |               13 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                9 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                8 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                              |                9 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/p_10_in                                                                                                              |               12 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                  |                9 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                             |                9 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                9 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                             |                                                                                                                                                                                                                                                                          |                7 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                          |                8 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                          |                8 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                          |                7 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                          |               12 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                           |                                                                                                                                                                                                                                                                          |                8 |             28 |
|  design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/clk_sign                                            | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/state[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                6 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             30 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/state[31]__0_i_1_n_0                                                                                                                                                                                             |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                8 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                           |                9 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch7_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch15_down                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch2_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch8_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounter[31]_i_1_n_0                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2[0]_i_1_n_0                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_inv[0]_i_1_n_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv[0]_i_1_n_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1[0]_i_1_n_0                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/p_2_out                                                                                                                                                                                                                    | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/i[31]_i_1_n_0                                                                                                                                                                                                    |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_0                        |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounter[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                               | design_1_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                             | design_1_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                     | design_1_i/IP_AXI_INVERTER_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                               | design_1_i/IP_AXI_ADC_1/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch9_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch9_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch8_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch3_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch2_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch1_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch1_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch4_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch15_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch14_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch14_down                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch13_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch12_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch13_down                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch4_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch11_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch12_down                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch11_down                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch10_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch5_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch10_down                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch0_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch0_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                       | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                   |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S1[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S1_inv[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S2[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S2_inv[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch5_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch6_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_inv_current[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch3_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_current[0]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch7_down                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/sel                                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/deadTimeCounterReset_reg_n_0                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/setpoint_ch6_up                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/minTimeCounter_high                                                                                                                                                                                            | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2/U0/minTimeCounter_high[0]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/minTimeCounter_low                                                                                                                                                                                             | design_1_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6/U0/minTimeCounter_low[0]_i_1_n_0                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                             |               11 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/E[0]                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                              |                9 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                6 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                             |               24 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                            |               19 |             36 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               15 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |                5 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |                5 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                               |                                                                                                                                                                                                                                                                          |               10 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                               |                                                                                                                                                                                                                                                                          |                9 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                |               20 |             45 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               11 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[59]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                          |               11 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |                9 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |                9 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[59]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                          |               14 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |                6 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |               10 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                             |               18 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                             |               15 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                             |               20 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               14 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                              |               19 |             61 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                    |                                                                                                                                                                                                                                                                          |               12 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                      |                                                                                                                                                                                                                                                                          |               15 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                              |               13 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                             |                                                                                                                                                                                                                                                                          |               11 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/state_reg[1][0]                                                                            |                                                                                                                                                                                                                                                                          |               24 |             67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                    |                                                                                                                                                                                                                                                                          |               13 |             67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               26 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                    |                                                                                                                                                                                                                                                                          |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                               |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               20 |             80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                          |                                                                                                                                                                                                                                                                          |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               18 |             83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                 |               25 |             84 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                |               30 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                        |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               33 |             93 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/p_49_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               24 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                    |                                                                                                                                                                                                                                                                          |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                    |                                                                                                                                                                                                                                                                          |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                    |                                                                                                                                                                                                                                                                          |               14 |            112 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |               53 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                      |                                                                                                                                                                                                                                                                          |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en                     |                                                                                                                                                                                                                                                                          |               32 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset                                                                                                                                                                                                  |               46 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               61 |            154 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               70 |            221 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/ch1[31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               66 |            256 |
| ~design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg_0_BUFG                                | design_1_i/IP_AXI_ADC_1/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/state_reg[4]__0_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               71 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               92 |            268 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          | design_1_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |              159 |            641 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                          |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |              336 |           1029 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0             |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |              481 |           1602 |
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


