$date
   Sat Mar 15 10:26:03 2025
$end

$version
  2024.2.1
  $dumpfile ("../../../../../../sim/alu.vcd") 
$end

$timescale
  1ps
$end

$scope module alu_tb $end
$var reg 1 ! clk $end
$var reg 6 " alu_op_i [5:0] $end
$var reg 32 # a_i [31:0] $end
$var reg 32 $ b_i [31:0] $end
$var wire 32 % c_o [31:0] $end
$scope module dut $end
$var wire 6 & alu_op_i [5:0] $end
$var wire 32 ' a_i [31:0] $end
$var wire 32 ( b_i [31:0] $end
$var reg 32 ) c_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
b11001 "
b1 #
b1 $
b10 %
b11001 &
b1 '
b1 (
b10 )
$end

#19000
1!

#37000
b11011 "
b0 %
b11011 &
b0 )

#38000
0!

#57000
1!

#74000
b11101 "
b100000001 #
b10000000000000001 $
b1 %
b11101 &
b100000001 '
b10000000000000001 (
b1 )

#76000
0!

#95000
1!

#111000
b11111 "
b10000000100000001 %
b11111 &
b10000000100000001 )

#114000
0!

#133000
1!

#148000
b100001 "
b10000000100000000 %
b100001 &
b10000000100000000 )

#152000
0!

#171000
1!

#185000
b100011 "
b11111111111111111111111111110000 #
b10000 $
b1 %
b100011 &
b11111111111111111111111111110000 '
b10000 (
b1 )

#190000
0!

#209000
1!

#222000
b100101 "
b10000 #
b11111111111111111111111111110000 $
b100101 &
b10000 '
b11111111111111111111111111110000 (

#228000
0!

#247000
1!

#259000
b100111 "
b1 #
b100 $
b10000 %
b100111 &
b1 '
b100 (
b10000 )

#266000
0!

#285000
1!

#296000
b101001 "
b100000000 #
b1 $
b10000000 %
b101001 &
b100000000 '
b1 (
b10000000 )

#304000
0!

#323000
1!

#333000
b101011 "
b11111111111111111111000000000000 #
b100 $
b11111111111111111111111100000000 %
b101011 &
b11111111111111111111000000000000 '
b100 (
b11111111111111111111111100000000 )

#342000
0!

#361000
1!

#370000
b10000000000000000000000000000000 #
b11111 $
b11111111111111111111111111111111 %
b10000000000000000000000000000000 '
b11111 (
b11111111111111111111111111111111 )

#380000
0!
