vendor_name = ModelSim
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/imem.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/imem.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/db/riscv.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/db/altsyncram_gva1.tdf
design_name = riscv
instance = comp, \clock~I , clock, riscv, 1
instance = comp, \clear~I , clear, riscv, 1
