Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 11 13:25:58 2022
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file projectTop_timing_summary_routed.rpt -pb projectTop_timing_summary_routed.pb -rpx projectTop_timing_summary_routed.rpx -warn_on_violation
| Design       : projectTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 179 register/latch pins with no clock driven by root clock pin: div/q_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div/q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ust/cntrl/FSM_onehot_current_state_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 498 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.862        0.000                      0                   30        0.209        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.862        0.000                      0                   30        0.209        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.522ns (37.797%)  route 2.505ns (62.203%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.807 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  div/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.922    div/q_reg[4]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.256 r  div/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.256    div/q_reg[8]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  div/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.489    14.911    div/mclk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  div/q_reg[9]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.062    15.118    div/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.411ns (36.033%)  route 2.505ns (63.967%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.807 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  div/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.922    div/q_reg[4]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.145 r  div/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.145    div/q_reg[8]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  div/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.489    14.911    div/mclk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  div/q_reg[8]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.062    15.118    div/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.408ns (35.991%)  route 2.504ns (64.009%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.807 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.141 r  div/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.141    div/q_reg[4]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  div/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    div/mclk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  div/q_reg[5]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    div/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.387ns (35.645%)  route 2.504ns (64.355%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.807 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.120 r  div/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.120    div/q_reg[4]_i_1_n_4
    SLICE_X52Y99         FDCE                                         r  div/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    div/mclk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  div/q_reg[7]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    div/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.313ns (34.398%)  route 2.504ns (65.602%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.807 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.046 r  div/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.046    div/q_reg[4]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  div/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    div/mclk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  div/q_reg[6]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    div/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.297ns (34.122%)  route 2.504ns (65.878%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.807 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.030 r  div/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.030    div/q_reg[4]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  div/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    div/mclk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  div/q_reg[4]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    div/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.028ns (29.104%)  route 2.504ns (70.896%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.476     8.761 r  div/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.761    div/q_reg[0]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.255    div/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 div/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.924ns (26.954%)  route 2.504ns (73.046%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.229    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  div/q_reg[2]/Q
                         net (fo=1, routed)           0.725     6.409    clk125
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.505 r  clk125_BUFG_inst/O
                         net (fo=180, routed)         1.779     8.285    div/clk125_BUFG
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.657 r  div/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.657    div/q_reg[0]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[2]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.255    div/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 disp/seg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 1.654ns (61.171%)  route 1.050ns (38.829%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.233    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  disp/seg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           1.050     6.739    disp/seg/clkdiv_reg_n_0_[2]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.261 r  disp/seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    disp/seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  disp/seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  disp/seg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    disp/seg/clkdiv_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  disp/seg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.603    disp/seg/clkdiv_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.937 r  disp/seg/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.937    disp/seg/clkdiv_reg[16]_i_1_n_6
    SLICE_X44Y90         FDCE                                         r  disp/seg/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y90         FDCE                                         r  disp/seg/clkdiv_reg[17]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    15.237    disp/seg/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 disp/seg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.633ns (60.867%)  route 1.050ns (39.133%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.233    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  disp/seg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           1.050     6.739    disp/seg/clkdiv_reg_n_0_[2]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.261 r  disp/seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    disp/seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  disp/seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  disp/seg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    disp/seg/clkdiv_reg[8]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  disp/seg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.603    disp/seg/clkdiv_reg[12]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.916 r  disp/seg/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.916    disp/seg/clkdiv_reg[16]_i_1_n_4
    SLICE_X44Y90         FDCE                                         r  disp/seg/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y90         FDCE                                         r  disp/seg/clkdiv_reg[19]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X44Y90         FDCE (Setup_fdce_C_D)        0.062    15.237    disp/seg/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  7.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 div/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  div/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.808    div/q_reg_n_0_[3]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.968    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.007 r  div/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    div/q_reg[4]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.062 r  div/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    div/q_reg[8]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  div/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.994    div/mclk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  div/q_reg[8]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    div/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 div/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  div/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.808    div/q_reg_n_0_[3]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  div/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.968    div/q_reg[0]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.007 r  div/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    div/q_reg[4]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.098 r  div/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.098    div/q_reg[8]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  div/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.994    div/mclk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  div/q_reg[9]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    div/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 disp/seg/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.483    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  disp/seg/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    disp/seg/clkdiv_reg_n_0_[0]
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  disp/seg/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    disp/seg/clkdiv[0]_i_2_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  disp/seg/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    disp/seg/clkdiv_reg[0]_i_1_n_7
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.998    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[0]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.105     1.588    disp/seg/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 div/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  div/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.798    div/q_reg_n_0_[0]
    SLICE_X52Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  div/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.843    div/q[0]_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  div/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    div/q_reg[0]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  div/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    div/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 disp/seg/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  disp/seg/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  disp/seg/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.809    disp/seg/clkdiv_reg_n_0_[11]
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  disp/seg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    disp/seg/clkdiv_reg[8]_i_1_n_4
    SLICE_X44Y88         FDCE                                         r  disp/seg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  disp/seg/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y88         FDCE (Hold_fdce_C_D)         0.105     1.590    disp/seg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 disp/seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.483    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  disp/seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.183     1.807    disp/seg/clkdiv_reg_n_0_[3]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  disp/seg/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    disp/seg/clkdiv_reg[0]_i_1_n_4
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.998    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  disp/seg/clkdiv_reg[3]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.105     1.588    disp/seg/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 div/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  div/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.808    div/q_reg_n_0_[3]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  div/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    div/q_reg[0]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    div/mclk_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  div/q_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    div/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 disp/seg/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  disp/seg/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  disp/seg/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.802    disp/seg/clkdiv_reg_n_0_[4]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  disp/seg/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    disp/seg/clkdiv_reg[4]_i_1_n_7
    SLICE_X44Y87         FDCE                                         r  disp/seg/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  disp/seg/clkdiv_reg[4]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.105     1.589    disp/seg/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 disp/seg/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.249ns (54.919%)  route 0.204ns (45.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  disp/seg/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  disp/seg/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.204     1.831    disp/seg/clkdiv_reg_n_0_[15]
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.939 r  disp/seg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    disp/seg/clkdiv_reg[12]_i_1_n_4
    SLICE_X44Y89         FDCE                                         r  disp/seg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  disp/seg/clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y89         FDCE (Hold_fdce_C_D)         0.105     1.590    disp/seg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 disp/seg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/seg/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  disp/seg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  disp/seg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.209     1.834    disp/seg/clkdiv_reg_n_0_[7]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.942 r  disp/seg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    disp/seg/clkdiv_reg[4]_i_1_n_4
    SLICE_X44Y87         FDCE                                         r  disp/seg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    disp/seg/mclk_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  disp/seg/clkdiv_reg[7]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.105     1.589    disp/seg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y86    disp/seg/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88    disp/seg/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88    disp/seg/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y89    disp/seg/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y89    disp/seg/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y89    disp/seg/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y89    disp/seg/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y90    disp/seg/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y90    disp/seg/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   div/q_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   div/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y86    disp/seg/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88    disp/seg/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88    disp/seg/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y86    disp/seg/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y86    disp/seg/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y86    disp/seg/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y87    disp/seg/clkdiv_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y87    disp/seg/clkdiv_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y86    disp/seg/clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y86    disp/seg/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88    disp/seg/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88    disp/seg/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88    disp/seg/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88    disp/seg/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y89    disp/seg/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y89    disp/seg/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y89    disp/seg/clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y89    disp/seg/clkdiv_reg[13]/C



