// Seed: 2559005877
module module_0;
  bit id_1, id_2, id_3;
  initial id_1 <= id_1 ? "" : id_1;
  assign id_3 = id_3 <-> id_1;
  assign id_3 = id_3;
  assign id_3 = 1;
  wire id_4, id_5;
  logic [7:0][-1 : (  1  )] id_6;
  ;
  wire id_7;
  assign id_6 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(posedge id_7 or id_1 or posedge id_3) 1 ? id_2 : 1'b0) $unsigned(57);
  ;
  module_0 modCall_1 ();
  wire id_8;
  assign id_2 = id_7;
  wire id_9;
  assign id_2 = id_8;
endmodule
