// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_18_val,
        data_20_val,
        data_21_val,
        data_24_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
input  [15:0] data_16_val;
input  [15:0] data_18_val;
input  [15:0] data_20_val;
input  [15:0] data_21_val;
input  [15:0] data_24_val;
input  [15:0] data_27_val;
input  [15:0] data_28_val;
input  [15:0] data_29_val;
input  [15:0] data_30_val;
input  [15:0] data_31_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] add_ln58_1015_fu_7327_p2;
reg   [15:0] add_ln58_1015_reg_7580;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln58_1017_fu_7339_p2;
reg   [15:0] add_ln58_1017_reg_7585;
wire   [15:0] add_ln58_1023_fu_7369_p2;
reg   [15:0] add_ln58_1023_reg_7590;
wire   [15:0] add_ln58_1029_fu_7399_p2;
reg   [15:0] add_ln58_1029_reg_7595;
wire   [15:0] add_ln58_1031_fu_7411_p2;
reg   [15:0] add_ln58_1031_reg_7600;
wire   [15:0] add_ln58_1033_fu_7423_p2;
reg   [15:0] add_ln58_1033_reg_7605;
wire   [15:0] add_ln58_1039_fu_7453_p2;
reg   [15:0] add_ln58_1039_reg_7610;
wire   [15:0] add_ln58_1041_fu_7459_p2;
reg   [15:0] add_ln58_1041_reg_7615;
wire   [15:0] add_ln58_1042_fu_7465_p2;
reg   [15:0] add_ln58_1042_reg_7620;
wire   [15:0] add_ln58_1047_fu_7489_p2;
reg   [15:0] add_ln58_1047_reg_7625;
wire   [15:0] add_ln58_1053_fu_7519_p2;
reg   [15:0] add_ln58_1053_reg_7630;
wire  signed [15:0] mul_ln42_150_fu_324_p0;
wire  signed [25:0] sext_ln73_fu_6731_p1;
wire  signed [11:0] mul_ln42_150_fu_324_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln42_171_fu_325_p0;
wire  signed [25:0] sext_ln73_2_fu_7161_p1;
wire  signed [11:0] mul_ln42_171_fu_325_p1;
wire  signed [15:0] mul_ln42_159_fu_326_p0;
wire  signed [25:0] sext_ln42_490_fu_6913_p1;
wire   [11:0] mul_ln42_159_fu_326_p1;
wire  signed [15:0] mul_ln42_149_fu_327_p0;
wire  signed [11:0] mul_ln42_149_fu_327_p1;
wire  signed [10:0] mul_ln42_178_fu_328_p1;
wire  signed [11:0] mul_ln42_161_fu_329_p1;
wire  signed [15:0] mul_ln73_626_fu_330_p0;
wire  signed [25:0] sext_ln70_340_fu_7254_p1;
wire   [9:0] mul_ln73_626_fu_330_p1;
wire  signed [15:0] mul_ln42_166_fu_331_p0;
wire  signed [25:0] sext_ln73_1_fu_7135_p1;
wire   [10:0] mul_ln42_166_fu_331_p1;
wire  signed [15:0] mul_ln42_165_fu_332_p0;
wire  signed [25:0] sext_ln42_493_fu_7035_p1;
wire   [11:0] mul_ln42_165_fu_332_p1;
wire  signed [15:0] mul_ln42_168_fu_333_p0;
wire  signed [10:0] mul_ln42_168_fu_333_p1;
wire  signed [15:0] mul_ln73_622_fu_334_p0;
wire  signed [25:0] sext_ln70_336_fu_6887_p1;
wire   [9:0] mul_ln73_622_fu_334_p1;
wire   [11:0] mul_ln42_174_fu_335_p1;
wire  signed [15:0] mul_ln73_621_fu_336_p0;
wire  signed [25:0] sext_ln42_489_fu_6861_p1;
wire   [9:0] mul_ln73_621_fu_336_p1;
wire  signed [15:0] mul_ln42_160_fu_337_p0;
wire  signed [10:0] mul_ln42_160_fu_337_p1;
wire   [10:0] mul_ln42_173_fu_338_p1;
wire  signed [10:0] mul_ln42_177_fu_339_p1;
wire   [8:0] mul_ln73_fu_340_p1;
wire  signed [15:0] mul_ln42_175_fu_341_p0;
wire   [10:0] mul_ln42_175_fu_341_p1;
wire   [10:0] mul_ln42_172_fu_342_p1;
wire  signed [11:0] mul_ln42_152_fu_343_p1;
wire  signed [11:0] mul_ln42_154_fu_344_p1;
wire  signed [15:0] mul_ln42_158_fu_345_p0;
wire  signed [10:0] mul_ln42_158_fu_345_p1;
wire  signed [15:0] mul_ln42_163_fu_346_p0;
wire  signed [25:0] sext_ln70_337_fu_6998_p1;
wire  signed [10:0] mul_ln42_163_fu_346_p1;
wire  signed [15:0] mul_ln42_169_fu_347_p0;
wire  signed [10:0] mul_ln42_169_fu_347_p1;
wire  signed [15:0] mul_ln42_176_fu_348_p0;
wire  signed [10:0] mul_ln42_176_fu_348_p1;
wire  signed [15:0] mul_ln42_170_fu_350_p0;
wire   [11:0] mul_ln42_170_fu_350_p1;
wire  signed [15:0] mul_ln42_162_fu_351_p0;
wire   [10:0] mul_ln42_162_fu_351_p1;
wire   [10:0] mul_ln42_fu_352_p1;
wire   [10:0] mul_ln42_155_fu_353_p1;
wire  signed [15:0] mul_ln73_623_fu_354_p0;
wire   [9:0] mul_ln73_623_fu_354_p1;
wire  signed [8:0] mul_ln73_624_fu_355_p1;
wire  signed [15:0] mul_ln42_164_fu_357_p0;
wire  signed [10:0] mul_ln42_164_fu_357_p1;
wire  signed [11:0] mul_ln42_153_fu_358_p1;
wire   [10:0] mul_ln42_151_fu_359_p1;
wire  signed [8:0] mul_ln73_625_fu_360_p1;
wire   [11:0] mul_ln42_156_fu_361_p1;
wire  signed [15:0] mul_ln42_167_fu_362_p0;
wire  signed [10:0] mul_ln42_167_fu_362_p1;
wire  signed [15:0] mul_ln42_157_fu_363_p0;
wire  signed [11:0] mul_ln42_157_fu_363_p1;
wire   [25:0] mul_ln42_fu_352_p2;
wire  signed [15:0] sext_ln73_fu_6731_p0;
wire   [25:0] mul_ln42_149_fu_327_p2;
wire   [25:0] mul_ln42_150_fu_324_p2;
wire   [24:0] mul_ln73_fu_340_p2;
wire   [14:0] trunc_ln42_s_fu_6757_p4;
wire   [25:0] mul_ln42_151_fu_359_p2;
wire   [25:0] mul_ln42_152_fu_343_p2;
wire   [25:0] mul_ln42_153_fu_358_p2;
wire   [25:0] mul_ln42_154_fu_344_p2;
wire   [25:0] mul_ln42_155_fu_353_p2;
wire   [25:0] mul_ln42_156_fu_361_p2;
wire   [25:0] mul_ln73_621_fu_336_p2;
wire   [25:0] mul_ln42_157_fu_363_p2;
wire   [25:0] mul_ln42_158_fu_345_p2;
wire   [25:0] mul_ln73_622_fu_334_p2;
wire   [25:0] mul_ln42_159_fu_326_p2;
wire   [25:0] mul_ln42_160_fu_337_p2;
wire   [25:0] mul_ln42_161_fu_329_p2;
wire  signed [15:0] tmp_fu_6954_p1;
wire   [18:0] tmp_fu_6954_p3;
wire  signed [15:0] tmp_301_fu_6966_p1;
wire   [16:0] tmp_301_fu_6966_p3;
wire  signed [19:0] sext_ln73_316_fu_6974_p1;
wire  signed [19:0] sext_ln73_315_fu_6962_p1;
wire   [19:0] sub_ln73_fu_6978_p2;
wire   [9:0] trunc_ln42_16_fu_6984_p4;
wire   [25:0] mul_ln73_623_fu_354_p2;
wire   [25:0] mul_ln42_162_fu_351_p2;
wire   [25:0] mul_ln42_163_fu_346_p2;
wire   [25:0] mul_ln42_164_fu_357_p2;
wire   [25:0] mul_ln42_165_fu_332_p2;
wire   [24:0] mul_ln73_624_fu_355_p2;
wire   [14:0] trunc_ln42_22_fu_7066_p4;
wire   [24:0] mul_ln73_625_fu_360_p2;
wire   [14:0] trunc_ln42_23_fu_7085_p4;
wire  signed [15:0] p_shl_fu_7099_p1;
wire  signed [15:0] tmp_302_fu_7107_p1;
wire   [22:0] tmp_302_fu_7107_p3;
wire   [25:0] p_shl_fu_7099_p3;
wire  signed [25:0] sext_ln42_496_fu_7115_p1;
wire   [25:0] add_ln42_fu_7119_p2;
wire   [25:0] mul_ln42_166_fu_331_p2;
wire   [25:0] mul_ln42_167_fu_362_p2;
wire   [25:0] mul_ln42_168_fu_333_p2;
wire   [25:0] mul_ln42_169_fu_347_p2;
wire   [25:0] mul_ln42_170_fu_350_p2;
wire   [25:0] mul_ln42_171_fu_325_p2;
wire   [25:0] mul_ln42_172_fu_342_p2;
wire   [25:0] mul_ln42_173_fu_338_p2;
wire   [25:0] mul_ln42_174_fu_335_p2;
wire   [25:0] mul_ln73_626_fu_330_p2;
wire   [25:0] mul_ln42_175_fu_341_p2;
wire   [25:0] mul_ln42_176_fu_348_p2;
wire   [25:0] mul_ln42_177_fu_339_p2;
wire   [25:0] mul_ln42_178_fu_328_p2;
wire   [15:0] trunc_ln42_6_fu_6806_p4;
wire   [15:0] trunc_ln42_10_fu_6877_p4;
wire   [15:0] add_ln58_fu_7321_p2;
wire  signed [15:0] sext_ln42_482_fu_6767_p1;
wire   [15:0] trunc_ln42_14_fu_6929_p4;
wire   [15:0] trunc_ln42_15_fu_6944_p4;
wire   [15:0] add_ln58_1016_fu_7333_p2;
wire   [15:0] trunc_ln42_11_fu_6893_p4;
wire   [15:0] trunc_ln42_20_fu_7041_p4;
wire  signed [15:0] sext_ln42_494_fu_7076_p1;
wire   [15:0] add_ln58_1019_fu_7345_p2;
wire   [15:0] trunc_ln42_18_fu_7015_p4;
wire   [15:0] trunc_ln42_29_fu_7189_p4;
wire   [15:0] add_ln58_1021_fu_7357_p2;
wire   [15:0] trunc_ln42_24_fu_7125_p4;
wire   [15:0] add_ln58_1022_fu_7363_p2;
wire   [15:0] add_ln58_1020_fu_7351_p2;
wire   [15:0] trunc_ln42_7_fu_6821_p4;
wire   [15:0] trunc_ln42_9_fu_6851_p4;
wire   [15:0] add_ln58_1025_fu_7375_p2;
wire   [15:0] trunc_ln42_4_fu_6776_p4;
wire   [15:0] trunc_ln42_35_fu_7271_p4;
wire   [15:0] add_ln58_1027_fu_7387_p2;
wire   [15:0] trunc_ln42_17_fu_7005_p4;
wire   [15:0] add_ln58_1028_fu_7393_p2;
wire   [15:0] add_ln58_1026_fu_7381_p2;
wire   [15:0] trunc_ln42_5_fu_6791_p4;
wire   [15:0] trunc_ln42_12_fu_6903_p4;
wire   [15:0] add_ln58_1030_fu_7405_p2;
wire   [15:0] trunc_ln_fu_6716_p4;
wire   [15:0] trunc_ln42_19_fu_7025_p4;
wire   [15:0] trunc_ln42_21_fu_7051_p4;
wire   [15:0] add_ln58_1032_fu_7417_p2;
wire  signed [15:0] sext_ln42_492_fu_6994_p1;
wire   [15:0] trunc_ln42_30_fu_7199_p4;
wire   [15:0] trunc_ln42_31_fu_7214_p4;
wire   [15:0] add_ln58_1035_fu_7429_p2;
wire   [15:0] trunc_ln42_26_fu_7151_p4;
wire   [15:0] trunc_ln42_36_fu_7281_p4;
wire   [15:0] add_ln58_1037_fu_7441_p2;
wire   [15:0] trunc_ln42_33_fu_7244_p4;
wire   [15:0] add_ln58_1038_fu_7447_p2;
wire   [15:0] add_ln58_1036_fu_7435_p2;
wire   [15:0] trunc_ln42_1_fu_6737_p4;
wire   [15:0] trunc_ln42_8_fu_6836_p4;
wire   [15:0] trunc_ln42_3_fu_6867_p4;
wire   [15:0] trunc_ln42_13_fu_6919_p4;
wire  signed [15:0] sext_ln42_495_fu_7095_p1;
wire   [15:0] trunc_ln42_25_fu_7141_p4;
wire   [15:0] trunc_ln42_37_fu_7296_p4;
wire   [15:0] add_ln58_1045_fu_7477_p2;
wire   [15:0] trunc_ln42_27_fu_7169_p4;
wire   [15:0] add_ln58_1046_fu_7483_p2;
wire   [15:0] add_ln58_1044_fu_7471_p2;
wire   [15:0] trunc_ln42_28_fu_7179_p4;
wire   [15:0] trunc_ln42_32_fu_7229_p4;
wire   [15:0] add_ln58_1049_fu_7495_p2;
wire   [15:0] trunc_ln42_2_fu_6747_p4;
wire   [15:0] trunc_ln42_38_fu_7311_p4;
wire   [15:0] add_ln58_1051_fu_7507_p2;
wire   [15:0] trunc_ln42_34_fu_7261_p4;
wire   [15:0] add_ln58_1052_fu_7513_p2;
wire   [15:0] add_ln58_1050_fu_7501_p2;
wire   [15:0] add_ln58_1018_fu_7525_p2;
wire   [15:0] add_ln58_1034_fu_7534_p2;
wire   [15:0] add_ln58_1043_fu_7543_p2;
wire   [15:0] add_ln58_1048_fu_7547_p2;
wire   [15:0] add_ln58_1024_fu_7529_p2;
wire   [15:0] add_ln58_1040_fu_7538_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U998(
    .din0(mul_ln42_150_fu_324_p0),
    .din1(mul_ln42_150_fu_324_p1),
    .dout(mul_ln42_150_fu_324_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U999(
    .din0(mul_ln42_171_fu_325_p0),
    .din1(mul_ln42_171_fu_325_p1),
    .dout(mul_ln42_171_fu_325_p2)
);

myproject_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U1000(
    .din0(mul_ln42_159_fu_326_p0),
    .din1(mul_ln42_159_fu_326_p1),
    .dout(mul_ln42_159_fu_326_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U1001(
    .din0(mul_ln42_149_fu_327_p0),
    .din1(mul_ln42_149_fu_327_p1),
    .dout(mul_ln42_149_fu_327_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1002(
    .din0(data_31_val),
    .din1(mul_ln42_178_fu_328_p1),
    .dout(mul_ln42_178_fu_328_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U1003(
    .din0(data_13_val),
    .din1(mul_ln42_161_fu_329_p1),
    .dout(mul_ln42_161_fu_329_p2)
);

myproject_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U1004(
    .din0(mul_ln73_626_fu_330_p0),
    .din1(mul_ln73_626_fu_330_p1),
    .dout(mul_ln73_626_fu_330_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1005(
    .din0(mul_ln42_166_fu_331_p0),
    .din1(mul_ln42_166_fu_331_p1),
    .dout(mul_ln42_166_fu_331_p2)
);

myproject_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U1006(
    .din0(mul_ln42_165_fu_332_p0),
    .din1(mul_ln42_165_fu_332_p1),
    .dout(mul_ln42_165_fu_332_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1007(
    .din0(mul_ln42_168_fu_333_p0),
    .din1(mul_ln42_168_fu_333_p1),
    .dout(mul_ln42_168_fu_333_p2)
);

myproject_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U1008(
    .din0(mul_ln73_622_fu_334_p0),
    .din1(mul_ln73_622_fu_334_p1),
    .dout(mul_ln73_622_fu_334_p2)
);

myproject_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U1009(
    .din0(data_28_val),
    .din1(mul_ln42_174_fu_335_p1),
    .dout(mul_ln42_174_fu_335_p2)
);

myproject_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U1010(
    .din0(mul_ln73_621_fu_336_p0),
    .din1(mul_ln73_621_fu_336_p1),
    .dout(mul_ln73_621_fu_336_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1011(
    .din0(mul_ln42_160_fu_337_p0),
    .din1(mul_ln42_160_fu_337_p1),
    .dout(mul_ln42_160_fu_337_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1012(
    .din0(data_27_val),
    .din1(mul_ln42_173_fu_338_p1),
    .dout(mul_ln42_173_fu_338_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1013(
    .din0(data_30_val),
    .din1(mul_ln42_177_fu_339_p1),
    .dout(mul_ln42_177_fu_339_p2)
);

myproject_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U1014(
    .din0(data_1_val),
    .din1(mul_ln73_fu_340_p1),
    .dout(mul_ln73_fu_340_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1015(
    .din0(mul_ln42_175_fu_341_p0),
    .din1(mul_ln42_175_fu_341_p1),
    .dout(mul_ln42_175_fu_341_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1016(
    .din0(data_24_val),
    .din1(mul_ln42_172_fu_342_p1),
    .dout(mul_ln42_172_fu_342_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U1017(
    .din0(data_3_val),
    .din1(mul_ln42_152_fu_343_p1),
    .dout(mul_ln42_152_fu_343_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U1018(
    .din0(data_5_val),
    .din1(mul_ln42_154_fu_344_p1),
    .dout(mul_ln42_154_fu_344_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1019(
    .din0(mul_ln42_158_fu_345_p0),
    .din1(mul_ln42_158_fu_345_p1),
    .dout(mul_ln42_158_fu_345_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1020(
    .din0(mul_ln42_163_fu_346_p0),
    .din1(mul_ln42_163_fu_346_p1),
    .dout(mul_ln42_163_fu_346_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1021(
    .din0(mul_ln42_169_fu_347_p0),
    .din1(mul_ln42_169_fu_347_p1),
    .dout(mul_ln42_169_fu_347_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1022(
    .din0(mul_ln42_176_fu_348_p0),
    .din1(mul_ln42_176_fu_348_p1),
    .dout(mul_ln42_176_fu_348_p2)
);

myproject_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U1023(
    .din0(mul_ln42_170_fu_350_p0),
    .din1(mul_ln42_170_fu_350_p1),
    .dout(mul_ln42_170_fu_350_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1024(
    .din0(mul_ln42_162_fu_351_p0),
    .din1(mul_ln42_162_fu_351_p1),
    .dout(mul_ln42_162_fu_351_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1025(
    .din0(data_0_val),
    .din1(mul_ln42_fu_352_p1),
    .dout(mul_ln42_fu_352_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1026(
    .din0(data_6_val),
    .din1(mul_ln42_155_fu_353_p1),
    .dout(mul_ln42_155_fu_353_p2)
);

myproject_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U1027(
    .din0(mul_ln73_623_fu_354_p0),
    .din1(mul_ln73_623_fu_354_p1),
    .dout(mul_ln73_623_fu_354_p2)
);

myproject_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U1028(
    .din0(data_16_val),
    .din1(mul_ln73_624_fu_355_p1),
    .dout(mul_ln73_624_fu_355_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1029(
    .din0(mul_ln42_164_fu_357_p0),
    .din1(mul_ln42_164_fu_357_p1),
    .dout(mul_ln42_164_fu_357_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U1030(
    .din0(data_4_val),
    .din1(mul_ln42_153_fu_358_p1),
    .dout(mul_ln42_153_fu_358_p2)
);

myproject_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U1031(
    .din0(data_2_val),
    .din1(mul_ln42_151_fu_359_p1),
    .dout(mul_ln42_151_fu_359_p2)
);

myproject_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U1032(
    .din0(data_18_val),
    .din1(mul_ln73_625_fu_360_p1),
    .dout(mul_ln73_625_fu_360_p2)
);

myproject_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U1033(
    .din0(data_9_val),
    .din1(mul_ln42_156_fu_361_p1),
    .dout(mul_ln42_156_fu_361_p2)
);

myproject_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U1034(
    .din0(mul_ln42_167_fu_362_p0),
    .din1(mul_ln42_167_fu_362_p1),
    .dout(mul_ln42_167_fu_362_p2)
);

myproject_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U1035(
    .din0(mul_ln42_157_fu_363_p0),
    .din1(mul_ln42_157_fu_363_p1),
    .dout(mul_ln42_157_fu_363_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_1015_reg_7580 <= add_ln58_1015_fu_7327_p2;
        add_ln58_1017_reg_7585 <= add_ln58_1017_fu_7339_p2;
        add_ln58_1023_reg_7590 <= add_ln58_1023_fu_7369_p2;
        add_ln58_1029_reg_7595 <= add_ln58_1029_fu_7399_p2;
        add_ln58_1031_reg_7600 <= add_ln58_1031_fu_7411_p2;
        add_ln58_1033_reg_7605 <= add_ln58_1033_fu_7423_p2;
        add_ln58_1039_reg_7610 <= add_ln58_1039_fu_7453_p2;
        add_ln58_1041_reg_7615 <= add_ln58_1041_fu_7459_p2;
        add_ln58_1042_reg_7620 <= add_ln58_1042_fu_7465_p2;
        add_ln58_1047_reg_7625 <= add_ln58_1047_fu_7489_p2;
        add_ln58_1053_reg_7630 <= add_ln58_1053_fu_7519_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln42_fu_7119_p2 = ($signed(p_shl_fu_7099_p3) + $signed(sext_ln42_496_fu_7115_p1));

assign add_ln58_1015_fu_7327_p2 = ($signed(add_ln58_fu_7321_p2) + $signed(sext_ln42_482_fu_6767_p1));

assign add_ln58_1016_fu_7333_p2 = (trunc_ln42_14_fu_6929_p4 + trunc_ln42_15_fu_6944_p4);

assign add_ln58_1017_fu_7339_p2 = (add_ln58_1016_fu_7333_p2 + trunc_ln42_11_fu_6893_p4);

assign add_ln58_1018_fu_7525_p2 = (add_ln58_1017_reg_7585 + add_ln58_1015_reg_7580);

assign add_ln58_1019_fu_7345_p2 = ($signed(trunc_ln42_20_fu_7041_p4) + $signed(sext_ln42_494_fu_7076_p1));

assign add_ln58_1020_fu_7351_p2 = (add_ln58_1019_fu_7345_p2 + trunc_ln42_18_fu_7015_p4);

assign add_ln58_1021_fu_7357_p2 = (trunc_ln42_29_fu_7189_p4 + 16'd7);

assign add_ln58_1022_fu_7363_p2 = (add_ln58_1021_fu_7357_p2 + trunc_ln42_24_fu_7125_p4);

assign add_ln58_1023_fu_7369_p2 = (add_ln58_1022_fu_7363_p2 + add_ln58_1020_fu_7351_p2);

assign add_ln58_1024_fu_7529_p2 = (add_ln58_1023_reg_7590 + add_ln58_1018_fu_7525_p2);

assign add_ln58_1025_fu_7375_p2 = (trunc_ln42_7_fu_6821_p4 + trunc_ln42_9_fu_6851_p4);

assign add_ln58_1026_fu_7381_p2 = (add_ln58_1025_fu_7375_p2 + trunc_ln42_4_fu_6776_p4);

assign add_ln58_1027_fu_7387_p2 = ($signed(trunc_ln42_35_fu_7271_p4) + $signed(16'd65402));

assign add_ln58_1028_fu_7393_p2 = (add_ln58_1027_fu_7387_p2 + trunc_ln42_17_fu_7005_p4);

assign add_ln58_1029_fu_7399_p2 = (add_ln58_1028_fu_7393_p2 + add_ln58_1026_fu_7381_p2);

assign add_ln58_1030_fu_7405_p2 = (trunc_ln42_5_fu_6791_p4 + trunc_ln42_12_fu_6903_p4);

assign add_ln58_1031_fu_7411_p2 = (add_ln58_1030_fu_7405_p2 + trunc_ln_fu_6716_p4);

assign add_ln58_1032_fu_7417_p2 = (trunc_ln42_19_fu_7025_p4 + trunc_ln42_21_fu_7051_p4);

assign add_ln58_1033_fu_7423_p2 = ($signed(add_ln58_1032_fu_7417_p2) + $signed(sext_ln42_492_fu_6994_p1));

assign add_ln58_1034_fu_7534_p2 = (add_ln58_1033_reg_7605 + add_ln58_1031_reg_7600);

assign add_ln58_1035_fu_7429_p2 = (trunc_ln42_30_fu_7199_p4 + trunc_ln42_31_fu_7214_p4);

assign add_ln58_1036_fu_7435_p2 = (add_ln58_1035_fu_7429_p2 + trunc_ln42_26_fu_7151_p4);

assign add_ln58_1037_fu_7441_p2 = ($signed(trunc_ln42_36_fu_7281_p4) + $signed(16'd65511));

assign add_ln58_1038_fu_7447_p2 = (add_ln58_1037_fu_7441_p2 + trunc_ln42_33_fu_7244_p4);

assign add_ln58_1039_fu_7453_p2 = (add_ln58_1038_fu_7447_p2 + add_ln58_1036_fu_7435_p2);

assign add_ln58_1040_fu_7538_p2 = (add_ln58_1039_reg_7610 + add_ln58_1034_fu_7534_p2);

assign add_ln58_1041_fu_7459_p2 = (trunc_ln42_1_fu_6737_p4 + trunc_ln42_8_fu_6836_p4);

assign add_ln58_1042_fu_7465_p2 = (trunc_ln42_3_fu_6867_p4 + trunc_ln42_13_fu_6919_p4);

assign add_ln58_1043_fu_7543_p2 = (add_ln58_1042_reg_7620 + add_ln58_1041_reg_7615);

assign add_ln58_1044_fu_7471_p2 = ($signed(sext_ln42_495_fu_7095_p1) + $signed(trunc_ln42_25_fu_7141_p4));

assign add_ln58_1045_fu_7477_p2 = ($signed(trunc_ln42_37_fu_7296_p4) + $signed(16'd65443));

assign add_ln58_1046_fu_7483_p2 = (add_ln58_1045_fu_7477_p2 + trunc_ln42_27_fu_7169_p4);

assign add_ln58_1047_fu_7489_p2 = (add_ln58_1046_fu_7483_p2 + add_ln58_1044_fu_7471_p2);

assign add_ln58_1048_fu_7547_p2 = (add_ln58_1047_reg_7625 + add_ln58_1043_fu_7543_p2);

assign add_ln58_1049_fu_7495_p2 = (trunc_ln42_28_fu_7179_p4 + trunc_ln42_32_fu_7229_p4);

assign add_ln58_1050_fu_7501_p2 = (add_ln58_1049_fu_7495_p2 + trunc_ln42_2_fu_6747_p4);

assign add_ln58_1051_fu_7507_p2 = (trunc_ln42_38_fu_7311_p4 + 16'd197);

assign add_ln58_1052_fu_7513_p2 = (add_ln58_1051_fu_7507_p2 + trunc_ln42_34_fu_7261_p4);

assign add_ln58_1053_fu_7519_p2 = (add_ln58_1052_fu_7513_p2 + add_ln58_1050_fu_7501_p2);

assign add_ln58_fu_7321_p2 = (trunc_ln42_6_fu_6806_p4 + trunc_ln42_10_fu_6877_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = add_ln58_1048_fu_7547_p2;

assign ap_return_1 = add_ln58_1053_reg_7630;

assign ap_return_2 = add_ln58_1029_reg_7595;

assign ap_return_3 = add_ln58_1024_fu_7529_p2;

assign ap_return_4 = add_ln58_1040_fu_7538_p2;

assign mul_ln42_149_fu_327_p0 = sext_ln73_fu_6731_p1;

assign mul_ln42_149_fu_327_p1 = 26'd67107605;

assign mul_ln42_150_fu_324_p0 = sext_ln73_fu_6731_p1;

assign mul_ln42_150_fu_324_p1 = 26'd67107068;

assign mul_ln42_151_fu_359_p1 = 26'd939;

assign mul_ln42_152_fu_343_p1 = 26'd67106874;

assign mul_ln42_153_fu_358_p1 = 26'd67107692;

assign mul_ln42_154_fu_344_p1 = 26'd67107728;

assign mul_ln42_155_fu_353_p1 = 26'd670;

assign mul_ln42_156_fu_361_p1 = 26'd1057;

assign mul_ln42_157_fu_363_p0 = sext_ln42_489_fu_6861_p1;

assign mul_ln42_157_fu_363_p1 = 26'd67107819;

assign mul_ln42_158_fu_345_p0 = sext_ln70_336_fu_6887_p1;

assign mul_ln42_158_fu_345_p1 = 26'd67108088;

assign mul_ln42_159_fu_326_p0 = sext_ln42_490_fu_6913_p1;

assign mul_ln42_159_fu_326_p1 = 26'd1389;

assign mul_ln42_160_fu_337_p0 = sext_ln42_490_fu_6913_p1;

assign mul_ln42_160_fu_337_p1 = 26'd67108183;

assign mul_ln42_161_fu_329_p1 = 26'd67107188;

assign mul_ln42_162_fu_351_p0 = sext_ln70_337_fu_6998_p1;

assign mul_ln42_162_fu_351_p1 = 26'd714;

assign mul_ln42_163_fu_346_p0 = sext_ln70_337_fu_6998_p1;

assign mul_ln42_163_fu_346_p1 = 26'd67108258;

assign mul_ln42_164_fu_357_p0 = sext_ln42_493_fu_7035_p1;

assign mul_ln42_164_fu_357_p1 = 26'd67108113;

assign mul_ln42_165_fu_332_p0 = sext_ln42_493_fu_7035_p1;

assign mul_ln42_165_fu_332_p1 = 26'd1087;

assign mul_ln42_166_fu_331_p0 = sext_ln73_1_fu_7135_p1;

assign mul_ln42_166_fu_331_p1 = 26'd577;

assign mul_ln42_167_fu_362_p0 = sext_ln73_1_fu_7135_p1;

assign mul_ln42_167_fu_362_p1 = 26'd67107861;

assign mul_ln42_168_fu_333_p0 = sext_ln73_2_fu_7161_p1;

assign mul_ln42_168_fu_333_p1 = 26'd67108154;

assign mul_ln42_169_fu_347_p0 = sext_ln73_2_fu_7161_p1;

assign mul_ln42_169_fu_347_p1 = 26'd67108036;

assign mul_ln42_170_fu_350_p0 = sext_ln73_2_fu_7161_p1;

assign mul_ln42_170_fu_350_p1 = 26'd1392;

assign mul_ln42_171_fu_325_p0 = sext_ln73_2_fu_7161_p1;

assign mul_ln42_171_fu_325_p1 = 26'd67107772;

assign mul_ln42_172_fu_342_p1 = 26'd720;

assign mul_ln42_173_fu_338_p1 = 26'd995;

assign mul_ln42_174_fu_335_p1 = 26'd1481;

assign mul_ln42_175_fu_341_p0 = sext_ln70_340_fu_7254_p1;

assign mul_ln42_175_fu_341_p1 = 26'd972;

assign mul_ln42_176_fu_348_p0 = sext_ln70_340_fu_7254_p1;

assign mul_ln42_176_fu_348_p1 = 26'd67107877;

assign mul_ln42_177_fu_339_p1 = 26'd67107965;

assign mul_ln42_178_fu_328_p1 = 26'd67108258;

assign mul_ln42_fu_352_p1 = 26'd572;

assign mul_ln73_621_fu_336_p0 = sext_ln42_489_fu_6861_p1;

assign mul_ln73_621_fu_336_p1 = 26'd427;

assign mul_ln73_622_fu_334_p0 = sext_ln70_336_fu_6887_p1;

assign mul_ln73_622_fu_334_p1 = 26'd368;

assign mul_ln73_623_fu_354_p0 = sext_ln70_337_fu_6998_p1;

assign mul_ln73_623_fu_354_p1 = 26'd292;

assign mul_ln73_624_fu_355_p1 = 25'd33554200;

assign mul_ln73_625_fu_360_p1 = 25'd33554284;

assign mul_ln73_626_fu_330_p0 = sext_ln70_340_fu_7254_p1;

assign mul_ln73_626_fu_330_p1 = 26'd371;

assign mul_ln73_fu_340_p1 = 25'd233;

assign p_shl_fu_7099_p1 = data_18_val;

assign p_shl_fu_7099_p3 = {{p_shl_fu_7099_p1}, {10'd0}};

assign sext_ln42_482_fu_6767_p1 = $signed(trunc_ln42_s_fu_6757_p4);

assign sext_ln42_489_fu_6861_p1 = $signed(data_10_val);

assign sext_ln42_490_fu_6913_p1 = $signed(data_12_val);

assign sext_ln42_492_fu_6994_p1 = $signed(trunc_ln42_16_fu_6984_p4);

assign sext_ln42_493_fu_7035_p1 = $signed(data_15_val);

assign sext_ln42_494_fu_7076_p1 = $signed(trunc_ln42_22_fu_7066_p4);

assign sext_ln42_495_fu_7095_p1 = $signed(trunc_ln42_23_fu_7085_p4);

assign sext_ln42_496_fu_7115_p1 = $signed(tmp_302_fu_7107_p3);

assign sext_ln70_336_fu_6887_p1 = $signed(data_11_val);

assign sext_ln70_337_fu_6998_p1 = $signed(data_14_val);

assign sext_ln70_340_fu_7254_p1 = $signed(data_29_val);

assign sext_ln73_1_fu_7135_p1 = $signed(data_20_val);

assign sext_ln73_2_fu_7161_p1 = $signed(data_21_val);

assign sext_ln73_315_fu_6962_p1 = $signed(tmp_fu_6954_p3);

assign sext_ln73_316_fu_6974_p1 = $signed(tmp_301_fu_6966_p3);

assign sext_ln73_fu_6731_p0 = data_1_val;

assign sext_ln73_fu_6731_p1 = sext_ln73_fu_6731_p0;

assign sub_ln73_fu_6978_p2 = ($signed(sext_ln73_316_fu_6974_p1) - $signed(sext_ln73_315_fu_6962_p1));

assign tmp_301_fu_6966_p1 = data_13_val;

assign tmp_301_fu_6966_p3 = {{tmp_301_fu_6966_p1}, {1'd0}};

assign tmp_302_fu_7107_p1 = data_18_val;

assign tmp_302_fu_7107_p3 = {{tmp_302_fu_7107_p1}, {7'd0}};

assign tmp_fu_6954_p1 = data_13_val;

assign tmp_fu_6954_p3 = {{tmp_fu_6954_p1}, {3'd0}};

assign trunc_ln42_10_fu_6877_p4 = {{mul_ln42_157_fu_363_p2[25:10]}};

assign trunc_ln42_11_fu_6893_p4 = {{mul_ln42_158_fu_345_p2[25:10]}};

assign trunc_ln42_12_fu_6903_p4 = {{mul_ln73_622_fu_334_p2[25:10]}};

assign trunc_ln42_13_fu_6919_p4 = {{mul_ln42_159_fu_326_p2[25:10]}};

assign trunc_ln42_14_fu_6929_p4 = {{mul_ln42_160_fu_337_p2[25:10]}};

assign trunc_ln42_15_fu_6944_p4 = {{mul_ln42_161_fu_329_p2[25:10]}};

assign trunc_ln42_16_fu_6984_p4 = {{sub_ln73_fu_6978_p2[19:10]}};

assign trunc_ln42_17_fu_7005_p4 = {{mul_ln73_623_fu_354_p2[25:10]}};

assign trunc_ln42_18_fu_7015_p4 = {{mul_ln42_162_fu_351_p2[25:10]}};

assign trunc_ln42_19_fu_7025_p4 = {{mul_ln42_163_fu_346_p2[25:10]}};

assign trunc_ln42_1_fu_6737_p4 = {{mul_ln42_149_fu_327_p2[25:10]}};

assign trunc_ln42_20_fu_7041_p4 = {{mul_ln42_164_fu_357_p2[25:10]}};

assign trunc_ln42_21_fu_7051_p4 = {{mul_ln42_165_fu_332_p2[25:10]}};

assign trunc_ln42_22_fu_7066_p4 = {{mul_ln73_624_fu_355_p2[24:10]}};

assign trunc_ln42_23_fu_7085_p4 = {{mul_ln73_625_fu_360_p2[24:10]}};

assign trunc_ln42_24_fu_7125_p4 = {{add_ln42_fu_7119_p2[25:10]}};

assign trunc_ln42_25_fu_7141_p4 = {{mul_ln42_166_fu_331_p2[25:10]}};

assign trunc_ln42_26_fu_7151_p4 = {{mul_ln42_167_fu_362_p2[25:10]}};

assign trunc_ln42_27_fu_7169_p4 = {{mul_ln42_168_fu_333_p2[25:10]}};

assign trunc_ln42_28_fu_7179_p4 = {{mul_ln42_169_fu_347_p2[25:10]}};

assign trunc_ln42_29_fu_7189_p4 = {{mul_ln42_170_fu_350_p2[25:10]}};

assign trunc_ln42_2_fu_6747_p4 = {{mul_ln42_150_fu_324_p2[25:10]}};

assign trunc_ln42_30_fu_7199_p4 = {{mul_ln42_171_fu_325_p2[25:10]}};

assign trunc_ln42_31_fu_7214_p4 = {{mul_ln42_172_fu_342_p2[25:10]}};

assign trunc_ln42_32_fu_7229_p4 = {{mul_ln42_173_fu_338_p2[25:10]}};

assign trunc_ln42_33_fu_7244_p4 = {{mul_ln42_174_fu_335_p2[25:10]}};

assign trunc_ln42_34_fu_7261_p4 = {{mul_ln73_626_fu_330_p2[25:10]}};

assign trunc_ln42_35_fu_7271_p4 = {{mul_ln42_175_fu_341_p2[25:10]}};

assign trunc_ln42_36_fu_7281_p4 = {{mul_ln42_176_fu_348_p2[25:10]}};

assign trunc_ln42_37_fu_7296_p4 = {{mul_ln42_177_fu_339_p2[25:10]}};

assign trunc_ln42_38_fu_7311_p4 = {{mul_ln42_178_fu_328_p2[25:10]}};

assign trunc_ln42_3_fu_6867_p4 = {{mul_ln73_621_fu_336_p2[25:10]}};

assign trunc_ln42_4_fu_6776_p4 = {{mul_ln42_151_fu_359_p2[25:10]}};

assign trunc_ln42_5_fu_6791_p4 = {{mul_ln42_152_fu_343_p2[25:10]}};

assign trunc_ln42_6_fu_6806_p4 = {{mul_ln42_153_fu_358_p2[25:10]}};

assign trunc_ln42_7_fu_6821_p4 = {{mul_ln42_154_fu_344_p2[25:10]}};

assign trunc_ln42_8_fu_6836_p4 = {{mul_ln42_155_fu_353_p2[25:10]}};

assign trunc_ln42_9_fu_6851_p4 = {{mul_ln42_156_fu_361_p2[25:10]}};

assign trunc_ln42_s_fu_6757_p4 = {{mul_ln73_fu_340_p2[24:10]}};

assign trunc_ln_fu_6716_p4 = {{mul_ln42_fu_352_p2[25:10]}};

endmodule //myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
