// Seed: 1687355212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output wand id_6,
    input supply1 id_7
);
  assign id_5 = 1;
  wand id_9, id_10 = id_0;
  wor  id_11 = 1'h0;
  assign id_6 = 1;
  wire id_12, id_13;
  module_0(
      id_11, id_11, id_13, id_12, id_11, id_12, id_11, id_12
  );
endmodule
