\doxysection{SPI Peripheral Definitions }
\hypertarget{group___s_p_i___instances}{}\label{group___s_p_i___instances}\index{SPI Peripheral Definitions@{SPI Peripheral Definitions}}


Base pointer macros for all SPI instances on STM32\+F407.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___instances_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga64992f19fed3a459eb91f519c06b3427}{SPI1\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___instances_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga61411691cf3cec7ccbef113325919e32}{SPI2\+\_\+\+I2\+S2\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___instances_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9944b802b73578b7cd1533bfc981c46f}{SPI3\+\_\+\+I2\+S3\+\_\+\+BASEADDR}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base pointer macros for all SPI instances on STM32\+F407. 

\begin{DoxyNote}{Note}
These macros cast the base addresses to \doxylink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t} 
\end{DoxyNote}


\label{doc-define-members}
\Hypertarget{group___s_p_i___instances_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___instances_gad483be344a28ac800be8f03654a9612f}\index{SPI Peripheral Definitions@{SPI Peripheral Definitions}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!SPI Peripheral Definitions@{SPI Peripheral Definitions}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \label{group___s_p_i___instances_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga64992f19fed3a459eb91f519c06b3427}{SPI1\+\_\+\+BASEADDR}})}

SPI1 base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00741}{741}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___s_p_i___instances_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{SPI Peripheral Definitions@{SPI Peripheral Definitions}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!SPI Peripheral Definitions@{SPI Peripheral Definitions}}
\doxysubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \label{group___s_p_i___instances_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga61411691cf3cec7ccbef113325919e32}{SPI2\+\_\+\+I2\+S2\+\_\+\+BASEADDR}})}

SPI2 / I2\+S2 base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00742}{742}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___s_p_i___instances_gab2339cbf25502bf562b19208b1b257fc}\index{SPI Peripheral Definitions@{SPI Peripheral Definitions}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!SPI Peripheral Definitions@{SPI Peripheral Definitions}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \label{group___s_p_i___instances_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_ix___reg_def__t}{SPIx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9944b802b73578b7cd1533bfc981c46f}{SPI3\+\_\+\+I2\+S3\+\_\+\+BASEADDR}})}

SPI3 / I2\+S3 base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00743}{743}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

