<stg><name>load_input</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %in_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in_V_offset)

]]></Node>
<StgValue><ssdm name="in_V_offset_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str15, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln14 = add nsw i32 %size_read, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln13 = add i32 %p_read, -1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="32">
<![CDATA[
:7  %sext_ln13 = sext i32 %add_ln13 to i33

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="34" op_0_bw="31">
<![CDATA[
:8  %zext_ln9_1 = zext i31 %in_V_offset_read to i34

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln9_2, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %nn_0 = phi i3 [ 0, %0 ], [ %select_ln9_1, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="nn_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:2  %pp_0 = phi i8 [ 0, %0 ], [ %pp, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="pp_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %icmp_ln9 = icmp eq i10 %indvar_flatten, -416

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %add_ln9_2 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln9, label %1, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="52" st_id="12" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:1  %icmp_ln10 = icmp eq i8 %pp_0, -104

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="54" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:2  %select_ln9 = select i1 %icmp_ln10, i8 0, i8 %pp_0

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="55" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0_begin:3  %add_ln9_3 = add i3 1, %nn_0

]]></Node>
<StgValue><ssdm name="add_ln9_3"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0_begin:4  %select_ln9_1 = select i1 %icmp_ln10, i3 %add_ln9_3, i3 %nn_0

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0_begin:5  %zext_ln9 = zext i3 %select_ln9_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:6  %add_ln9 = add i32 %zext_ln9, %n_read

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="3">
<![CDATA[
hls_label_0_begin:9  %trunc_ln9 = trunc i3 %select_ln9_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:12  %zext_ln10 = zext i8 %select_ln9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB:1  %add_ln14_1 = add nsw i32 %zext_ln10, %p_read

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB:2  %icmp_ln14 = icmp sgt i32 %add_ln14_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB:3  %icmp_ln14_1 = icmp slt i32 %add_ln14_1, %add_ln14

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
BurstBB:11  switch i2 %trunc_ln9, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln15"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_end:1  %pp = add i8 %select_ln9, 1

]]></Node>
<StgValue><ssdm name="pp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:7  %mul_ln9 = mul i32 %add_ln9, %size_read

]]></Node>
<StgValue><ssdm name="mul_ln9"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="33" op_0_bw="32">
<![CDATA[
hls_label_0_begin:8  %sext_ln9 = sext i32 %mul_ln9 to i33

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0_begin:10  %add_ln9_1 = add i33 %sext_ln9, %sext_ln13

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="34" op_0_bw="33">
<![CDATA[
hls_label_0_begin:11  %sext_ln10 = sext i33 %add_ln9_1 to i34

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_0_begin:15  %add_ln13_1 = add i34 %zext_ln9_1, %sext_ln10

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="34">
<![CDATA[
hls_label_0_begin:16  %sext_ln13_1 = sext i34 %add_ln13_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
hls_label_0_begin:17  %in_V_addr = getelementptr i16* %in_V, i64 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="in_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:18  %empty_10 = urem i10 %indvar_flatten, 152

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:19  %empty_11 = icmp eq i10 %empty_10, 0

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:20  br i1 %empty_11, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="78" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="79" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="80" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="81" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="82" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="83" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="84" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)

]]></Node>
<StgValue><ssdm name="in_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="85" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
BurstBB:0  %tmp_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_V_addr)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="86" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 608, i64 608, i64 608)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:13  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BurstBB:4  %and_ln14 = and i1 %icmp_ln14, %icmp_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="91" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
BurstBB:5  %zext_ln15 = zext i8 %select_ln9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BurstBB:6  %buff_in_0_V_addr = getelementptr [152 x i16]* %buff_in_0_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="buff_in_0_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BurstBB:7  %buff_in_1_V_addr = getelementptr [152 x i16]* %buff_in_1_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="buff_in_1_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BurstBB:8  %buff_in_2_V_addr = getelementptr [152 x i16]* %buff_in_2_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="buff_in_2_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BurstBB:9  %buff_in_3_V_addr = getelementptr [152 x i16]* %buff_in_3_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="buff_in_3_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
BurstBB:10  %tmp_V_195 = select i1 %and_ln14, i16 %tmp_V, i16 0

]]></Node>
<StgValue><ssdm name="tmp_V_195"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch2:0  store i16 %tmp_V_195, i16* %buff_in_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="98" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="99" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1:0  store i16 %tmp_V_195, i16* %buff_in_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="100" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="101" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch0:0  store i16 %tmp_V_195, i16* %buff_in_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="102" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="103" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch3:0  store i16 %tmp_V_195, i16* %buff_in_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="104" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="105" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
