// Seed: 1537245241
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output id_3,
    input wor id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8,
    input id_9
);
  assign id_1[1] = id_4[~(1<<1)];
endmodule
