# Verilog & RTL Design Practice

This repository documents my structured learning of RTL design using Verilog,
starting from basic flip-flops to counters and beyond.

Each folder represents one day of focused practice with RTL, testbenches,
and documentation.
