Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Aug 18 23:29:59 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |              37 |           25 |
| Yes          | No                    | Yes                    |               9 |            2 |
| Yes          | Yes                   | No                     |              13 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------+----------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------+------------------------------+----------------------------+------------------+----------------+
|  rr/R0             |                              |                            |                1 |              1 |
|  rr/R20            |                              |                            |                1 |              1 |
|  rr/RB0            |                              |                            |                1 |              1 |
| ~rr/CLK            | count_eenheden/E[0]          | rr/count_int_reg[0]        |                1 |              4 |
|  clk60_BUFG        | rr/X_ball[10]_i_1_n_0        | rr/X_ball[8]_i_1_n_0       |                4 |              5 |
| ~rr/CLK            | clk_IBUF_BUFG                | rr/count_int_reg[0]        |                1 |              5 |
|  clk60_BUFG        | rr/X_ball[10]_i_1_n_0        |                            |                6 |              6 |
|  clk60_BUFG        | db_reset/Y_paddle2_reg[10]_0 | db_reset/Y_paddle2_reg[10] |                4 |              8 |
|  clk60_BUFG        | db_reset/E[0]                |                            |                4 |             10 |
|  xxx/inst/clk_out1 | vga/vsenable                 |                            |                7 |             10 |
|  clk60_BUFG        | rr/Y_ball[10]_i_1_n_0        |                            |                8 |             11 |
|  xxx/inst/clk_out1 |                              |                            |                5 |             11 |
|  clk60_BUFG        |                              |                            |                9 |             15 |
|  clk_IBUF_BUFG     |                              | c33/clear                  |                7 |             25 |
|  clk_IBUF_BUFG     |                              |                            |               17 |             27 |
+--------------------+------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 10     |                     2 |
| 11     |                     2 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


