
*** Running vivado
    with args -log VGA_Controller_VGA_Logic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_Controller_VGA_Logic_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source VGA_Controller_VGA_Logic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ProgramData/Xilinx/my_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ProgramData/Xilinx/IP_DS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
Command: synth_design -top VGA_Controller_VGA_Logic_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 847.527 ; gain = 233.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_Controller_VGA_Logic_0_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/synth/VGA_Controller_VGA_Logic_0_0.vhd:71]
INFO: [Synth 8-3491] module 'VGA_Logic' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:14' bound to instance 'U0' of component 'VGA_Logic' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/synth/VGA_Controller_VGA_Logic_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:33]
INFO: [Synth 8-3491] module 'VGA_Logic_DS_AND_2B_0_0' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_0_0/synth/VGA_Logic_DS_AND_2B_0_0.vhd:56' bound to instance 'DS_AND_2B_0' of component 'VGA_Logic_DS_AND_2B_0_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:98]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic_DS_AND_2B_0_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_0_0/synth/VGA_Logic_DS_AND_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_0_0/synth/VGA_Logic_DS_AND_2B_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DS_AND_2B' (1#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic_DS_AND_2B_0_0' (2#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_0_0/synth/VGA_Logic_DS_AND_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Logic_DS_AND_2B_1_0' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_1_0/synth/VGA_Logic_DS_AND_2B_1_0.vhd:56' bound to instance 'DS_AND_2B_1' of component 'VGA_Logic_DS_AND_2B_1_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:104]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic_DS_AND_2B_1_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_1_0/synth/VGA_Logic_DS_AND_2B_1_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_1_0/synth/VGA_Logic_DS_AND_2B_1_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic_DS_AND_2B_1_0' (3#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_AND_2B_1_0/synth/VGA_Logic_DS_AND_2B_1_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Logic_DS_EXOR_2B_0_0' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_0/synth/VGA_Logic_DS_EXOR_2B_0_0.vhd:56' bound to instance 'DS_EXOR_2B_0' of component 'VGA_Logic_DS_EXOR_2B_0_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:110]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic_DS_EXOR_2B_0_0' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_0/synth/VGA_Logic_DS_EXOR_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_EXOR_2B' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/8252/sources_1/new/DS_EXOR_2B.vhd:29' bound to instance 'U0' of component 'DS_EXOR_2B' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_0/synth/VGA_Logic_DS_EXOR_2B_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DS_EXOR_2B' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/8252/sources_1/new/DS_EXOR_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DS_EXOR_2B' (4#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/8252/sources_1/new/DS_EXOR_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic_DS_EXOR_2B_0_0' (5#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_0/synth/VGA_Logic_DS_EXOR_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Logic_DS_EXOR_2B_0_1' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_1/synth/VGA_Logic_DS_EXOR_2B_0_1.vhd:56' bound to instance 'DS_EXOR_2B_1' of component 'VGA_Logic_DS_EXOR_2B_0_1' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:116]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic_DS_EXOR_2B_0_1' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_1/synth/VGA_Logic_DS_EXOR_2B_0_1.vhd:64]
INFO: [Synth 8-3491] module 'DS_EXOR_2B' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/8252/sources_1/new/DS_EXOR_2B.vhd:29' bound to instance 'U0' of component 'DS_EXOR_2B' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_1/synth/VGA_Logic_DS_EXOR_2B_0_1.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic_DS_EXOR_2B_0_1' (6#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_EXOR_2B_0_1/synth/VGA_Logic_DS_EXOR_2B_0_1.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Logic_DS_NOT_0_1' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_1/synth/VGA_Logic_DS_NOT_0_1.vhd:56' bound to instance 'DS_NOT_0' of component 'VGA_Logic_DS_NOT_0_1' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:122]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic_DS_NOT_0_1' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_1/synth/VGA_Logic_DS_NOT_0_1.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_1/synth/VGA_Logic_DS_NOT_0_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'DS_NOT' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'DS_NOT' (7#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic_DS_NOT_0_1' (8#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_1/synth/VGA_Logic_DS_NOT_0_1.vhd:63]
INFO: [Synth 8-3491] module 'VGA_Logic_DS_NOT_0_2' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_2/synth/VGA_Logic_DS_NOT_0_2.vhd:56' bound to instance 'DS_NOT_1' of component 'VGA_Logic_DS_NOT_0_2' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:127]
INFO: [Synth 8-638] synthesizing module 'VGA_Logic_DS_NOT_0_2' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_2/synth/VGA_Logic_DS_NOT_0_2.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_2/synth/VGA_Logic_DS_NOT_0_2.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic_DS_NOT_0_2' (9#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_DS_NOT_0_2/synth/VGA_Logic_DS_NOT_0_2.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'VGA_Logic' (10#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/cf48/src/VGA_Logic.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller_VGA_Logic_0_0' (11#1) [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/synth/VGA_Controller_VGA_Logic_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 921.648 ; gain = 308.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 921.648 ; gain = 308.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 921.648 ; gain = 308.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ip/VGA_Controller_VGA_Logic_0_0/src/VGA_Logic_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.runs/VGA_Controller_VGA_Logic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.runs/VGA_Controller_VGA_Logic_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 960.434 ; gain = 3.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 960.434 ; gain = 346.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 960.434 ; gain = 346.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.runs/VGA_Controller_VGA_Logic_0_0_synth_1/dont_touch.xdc, line 27).
Applied set_property DONT_TOUCH = true for U0/DS_AND_2B_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/DS_AND_2B_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/DS_NOT_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/DS_EXOR_2B_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/DS_NOT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/DS_EXOR_2B_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 960.434 ; gain = 346.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 960.434 ; gain = 346.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DS_EXOR_2B 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 960.434 ; gain = 346.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.535 ; gain = 375.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.535 ; gain = 375.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 999.066 ; gain = 385.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |     6|
|2     |  U0             |VGA_Logic                |     6|
|3     |    DS_AND_2B_0  |VGA_Logic_DS_AND_2B_0_0  |     1|
|4     |    DS_AND_2B_1  |VGA_Logic_DS_AND_2B_1_0  |     1|
|5     |    DS_EXOR_2B_0 |VGA_Logic_DS_EXOR_2B_0_0 |     1|
|6     |    DS_EXOR_2B_1 |VGA_Logic_DS_EXOR_2B_0_1 |     1|
|7     |    DS_NOT_0     |VGA_Logic_DS_NOT_0_1     |     1|
|8     |    DS_NOT_1     |VGA_Logic_DS_NOT_0_2     |     1|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.867 ; gain = 362.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.867 ; gain = 401.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1030.637 ; gain = 720.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.runs/VGA_Controller_VGA_Logic_0_0_synth_1/VGA_Controller_VGA_Logic_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP VGA_Controller_VGA_Logic_0_0, cache-ID = 1aa00f909c6d878e
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ProgramData/Xilinx/Projects/VGA_Controller_v2/VGA_Controller_v2.runs/VGA_Controller_VGA_Logic_0_0_synth_1/VGA_Controller_VGA_Logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_Controller_VGA_Logic_0_0_utilization_synth.rpt -pb VGA_Controller_VGA_Logic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 11 17:54:44 2020...
