/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [22:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [34:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_15z | celloutsig_1_10z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z | celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_10z | celloutsig_0_9z);
  assign celloutsig_0_13z = ~celloutsig_0_3z;
  assign celloutsig_0_1z = ~in_data[28];
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_9z = ~celloutsig_1_6z;
  assign celloutsig_1_13z = ~((celloutsig_1_0z | celloutsig_1_3z) & celloutsig_1_4z);
  assign celloutsig_0_18z = ~((celloutsig_0_14z[0] | celloutsig_0_8z) & in_data[89]);
  assign celloutsig_1_14z = ~((celloutsig_1_5z | celloutsig_1_0z) & (celloutsig_1_8z[1] | celloutsig_1_7z));
  assign celloutsig_0_17z = celloutsig_0_6z | celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[157] | in_data[129];
  assign celloutsig_1_11z = celloutsig_1_7z ^ celloutsig_1_0z;
  assign celloutsig_0_21z = celloutsig_0_16z ^ celloutsig_0_13z;
  assign celloutsig_0_4z = { celloutsig_0_2z[9:1], celloutsig_0_0z, celloutsig_0_0z } + { in_data[84:75], celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[81:77] & celloutsig_0_4z[9:5];
  assign celloutsig_1_12z = { in_data[180:171], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z } === { in_data[147:137], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_9z = celloutsig_0_4z[4:1] === celloutsig_0_7z[3:0];
  assign celloutsig_1_17z = celloutsig_1_8z[6:2] >= { celloutsig_1_8z[1:0], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_6z = { celloutsig_0_2z[1:0], in_data[28] } >= { celloutsig_0_1z, in_data[28], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_11z[19:4], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_18z } >= in_data[26:7];
  assign celloutsig_1_5z = in_data[141:126] >= { in_data[190:177], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[105:99], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } >= { in_data[127:114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_22z = celloutsig_0_11z[8:5] <= { celloutsig_0_2z[7:5], celloutsig_0_20z };
  assign celloutsig_1_6z = { in_data[101:100], celloutsig_1_0z, celloutsig_1_3z } <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_10z = celloutsig_1_8z[6:3] <= { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[46:42] || in_data[83:79];
  assign celloutsig_0_20z = { celloutsig_0_11z[4:3], celloutsig_0_8z } || { celloutsig_0_11z[16:15], celloutsig_0_19z };
  assign celloutsig_1_8z = { in_data[182:179], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_13z } * { celloutsig_0_11z[16], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } != { in_data[15:13], in_data[28] };
  assign celloutsig_1_3z = { in_data[153:148], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } != in_data[134:126];
  assign celloutsig_1_4z = { in_data[151:139], celloutsig_1_0z } != in_data[144:131];
  assign celloutsig_0_3z = { in_data[28:11], celloutsig_0_2z } != { in_data[94:67], celloutsig_0_1z };
  assign celloutsig_1_15z = in_data[150] & celloutsig_1_2z;
  assign celloutsig_0_2z = { in_data[13:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } <<< { in_data[6:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 35'h000000000;
    else if (clkin_data[32]) celloutsig_1_19z = { in_data[187:179], celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z[2]) celloutsig_0_11z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_11z = { in_data[36:33], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z, in_data[28] };
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[33:2], celloutsig_0_21z, celloutsig_0_22z };
endmodule
