Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/iyuge2/software/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 40df9fb868c6458baa7cd42e3f24177a --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Main_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Main_tb_time_synth.sdf", for root module "Main_tb/uMn".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Main_tb_time_synth.sdf", for root module "Main_tb/uMn".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.DLCK_1s
Compiling module xil_defaultlib.SevenSegNumIndic
Compiling module xil_defaultlib.Print
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_time_synth
