;redcode
;assert 1
	SPL 0, <402
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -307, 100
	JMZ -227, 100
	SUB -7, <-120
	SPL 0, <402
	SUB -7, <-120
	SUB @0, @2
	CMP 30, 9
	ADD 30, 9
	CMP -7, <-120
	CMP -7, <-120
	SUB @-127, @100
	SUB @-127, @100
	SUB @124, 106
	SUB @121, 106
	SUB @-127, 100
	SUB -100, -600
	ADD 30, 9
	CMP -7, <-120
	SUB @121, 106
	SLT 210, 60
	ADD 30, 9
	CMP -232, <-120
	SUB @0, @2
	SUB @-127, 100
	ADD 210, 30
	SUB @-122, 100
	SLT 210, 60
	JMP 30, 9
	SLT 210, 60
	ADD 3, 20
	SUB @0, @2
	SLT 30, 9
	SUB 100, -100
	SPL 0, <402
	SUB -217, <-120
	SUB -217, <-120
	SUB @121, 106
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	SUB 12, <-10
	SPL 0, <402
	ADD #223, <1
	SLT -307, 100
	MOV -1, <-20
	MOV -4, <-20
