vendor_name = ModelSim
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/switches.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/push_button.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/leds.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/lcd_16x2.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/uart/uart_transmitter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/uart/uart_receiver.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/uart/hd6402.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Typical Combinational Components/priority_encoder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Typical Combinational Components/magnitude_comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Typical Combinational Components/barrel_shifter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_tx_case3.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_tx_case2.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_tx_case1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_rx_case3.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_rx_case2.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_rx_case1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_shift_register.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_serial_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_ram.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_pci_bridge.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_mux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_microprocessor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_isa_controller.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_hd6402.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_half_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_gcd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_full_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_fir_filter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_counter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_basic_logic.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/signal_variable/variable_example.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/signal_variable/signal_var_comparison.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/signal_variable/signal_example.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/serial_adder/serial_adder_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/serial_adder/serial_adder_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/serial_adder/serial_adder_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/up_down_counter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/t_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/shift_register.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/ring_counter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/register_nbit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/register_8bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/jk_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/d_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/counter_nbit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/counter_4bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/pci_bridge/pci_bridge_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/pci_bridge/pci_bridge_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/pci_bridge/pci_bridge_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/smallmux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/reg_file.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/pc.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/obuf.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/microprocessor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/memory.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/ir.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/ctrl_unit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/controller.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/bigmux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/alu.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/rom.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/ram_single_port.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/ram_dual_port.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/fifo.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_rtl.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_behavior.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/vending_machine.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/traffic_light.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/sequence_detector.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/fsm_moore.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/fsm_mealy.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_rtl.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_filter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_dataflow.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/subtractor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/priority_encoder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/barrel_shifter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/alu.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/adder_4bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/XOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/XNOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/OR_Gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/not_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/NOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/NAND_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/mux_4to1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/mux_2to1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Inverter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/half_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/full_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Driver.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/decoder_2to4.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Basic_Logic_Top.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/AND_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/db/EP3C16F484C6N_Cyclone_3.cbx.xml
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = leds
instance = comp, \led_out~output\, led_out~output, leds, 1
instance = comp, \clk~input\, clk~input, leds, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, leds, 1
instance = comp, \Add0~0\, Add0~0, leds, 1
instance = comp, \reset~input\, reset~input, leds, 1
instance = comp, \counter[0]\, counter[0], leds, 1
instance = comp, \Add0~2\, Add0~2, leds, 1
instance = comp, \counter[1]\, counter[1], leds, 1
instance = comp, \Equal0~7\, Equal0~7, leds, 1
instance = comp, \Add0~4\, Add0~4, leds, 1
instance = comp, \counter[2]\, counter[2], leds, 1
instance = comp, \Add0~6\, Add0~6, leds, 1
instance = comp, \counter[3]\, counter[3], leds, 1
instance = comp, \Add0~8\, Add0~8, leds, 1
instance = comp, \counter[4]\, counter[4], leds, 1
instance = comp, \Add0~10\, Add0~10, leds, 1
instance = comp, \counter[5]\, counter[5], leds, 1
instance = comp, \Add0~12\, Add0~12, leds, 1
instance = comp, \counter[6]\, counter[6], leds, 1
instance = comp, \Add0~14\, Add0~14, leds, 1
instance = comp, \counter~11\, counter~11, leds, 1
instance = comp, \counter[7]\, counter[7], leds, 1
instance = comp, \Add0~16\, Add0~16, leds, 1
instance = comp, \counter[8]\, counter[8], leds, 1
instance = comp, \Add0~18\, Add0~18, leds, 1
instance = comp, \counter[9]\, counter[9], leds, 1
instance = comp, \Add0~20\, Add0~20, leds, 1
instance = comp, \counter[10]\, counter[10], leds, 1
instance = comp, \Add0~22\, Add0~22, leds, 1
instance = comp, \counter[11]\, counter[11], leds, 1
instance = comp, \Add0~24\, Add0~24, leds, 1
instance = comp, \counter~10\, counter~10, leds, 1
instance = comp, \counter[12]\, counter[12], leds, 1
instance = comp, \Add0~26\, Add0~26, leds, 1
instance = comp, \counter~9\, counter~9, leds, 1
instance = comp, \counter[13]\, counter[13], leds, 1
instance = comp, \Add0~28\, Add0~28, leds, 1
instance = comp, \counter~8\, counter~8, leds, 1
instance = comp, \counter[14]\, counter[14], leds, 1
instance = comp, \Add0~30\, Add0~30, leds, 1
instance = comp, \counter~7\, counter~7, leds, 1
instance = comp, \counter[15]\, counter[15], leds, 1
instance = comp, \Add0~32\, Add0~32, leds, 1
instance = comp, \counter[16]\, counter[16], leds, 1
instance = comp, \Add0~34\, Add0~34, leds, 1
instance = comp, \counter~6\, counter~6, leds, 1
instance = comp, \counter[17]\, counter[17], leds, 1
instance = comp, \Equal0~2\, Equal0~2, leds, 1
instance = comp, \Add0~36\, Add0~36, leds, 1
instance = comp, \counter[18]\, counter[18], leds, 1
instance = comp, \Add0~38\, Add0~38, leds, 1
instance = comp, \counter~5\, counter~5, leds, 1
instance = comp, \counter[19]\, counter[19], leds, 1
instance = comp, \Add0~40\, Add0~40, leds, 1
instance = comp, \counter~4\, counter~4, leds, 1
instance = comp, \counter[20]\, counter[20], leds, 1
instance = comp, \Add0~42\, Add0~42, leds, 1
instance = comp, \counter~3\, counter~3, leds, 1
instance = comp, \counter[21]\, counter[21], leds, 1
instance = comp, \Add0~44\, Add0~44, leds, 1
instance = comp, \counter~2\, counter~2, leds, 1
instance = comp, \counter[22]\, counter[22], leds, 1
instance = comp, \Add0~46\, Add0~46, leds, 1
instance = comp, \counter~1\, counter~1, leds, 1
instance = comp, \counter[23]\, counter[23], leds, 1
instance = comp, \Add0~48\, Add0~48, leds, 1
instance = comp, \counter[24]\, counter[24], leds, 1
instance = comp, \Add0~50\, Add0~50, leds, 1
instance = comp, \counter~0\, counter~0, leds, 1
instance = comp, \counter[25]\, counter[25], leds, 1
instance = comp, \Equal0~0\, Equal0~0, leds, 1
instance = comp, \Equal0~1\, Equal0~1, leds, 1
instance = comp, \Equal0~3\, Equal0~3, leds, 1
instance = comp, \Equal0~4\, Equal0~4, leds, 1
instance = comp, \Equal0~6\, Equal0~6, leds, 1
instance = comp, \Equal0~5\, Equal0~5, leds, 1
instance = comp, \Equal0~8\, Equal0~8, leds, 1
instance = comp, \led_state~0\, led_state~0, leds, 1
