INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sim_1/new/bcd_couter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_tb'
