{
  "design": {
    "design_info": {
      "boundary_crc": "0x84017F0584017F05",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../vga_distram.gen/sources_1/bd/rom_640x480",
      "name": "rom_640x480",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "dist_mem_gen_0": ""
    },
    "ports": {
      "addr": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "mclk": {
        "direction": "I"
      },
      "M": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "dist_mem_gen_0": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "rom_640x480_dist_mem_gen_0_0",
        "xci_path": "ip\\rom_640x480_dist_mem_gen_0_0\\rom_640x480_dist_mem_gen_0_0.xci",
        "inst_hier_path": "dist_mem_gen_0",
        "parameters": {
          "coefficient_file": {
            "value": "../../../../../../imagen1.coe"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "38400"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "rom"
          },
          "output_options": {
            "value": "registered"
          }
        }
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "addr",
          "dist_mem_gen_0/a"
        ]
      },
      "clk_0_1": {
        "ports": [
          "mclk",
          "dist_mem_gen_0/clk"
        ]
      },
      "dist_mem_gen_0_qspo": {
        "ports": [
          "dist_mem_gen_0/qspo",
          "M"
        ]
      }
    }
  }
}