#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Jun 10 22:16:08 2017
# Process ID: 9732
# Current directory: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1
# Command line: vivado.exe -log b2000t_c2c_bram_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_wrapper.tcl
# Log file: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/b2000t_c2c_bram_wrapper.vds
# Journal file: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 314.418 ; gain = 74.445
Command: synth_design -top b2000t_c2c_bram_wrapper -part xc7v2000tflg1925-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 397.520 ; gain = 187.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_wrapper' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:13]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_aurora_64b66b_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0' (1#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_aurora_64b66b_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'aurora_64b66b_0' of module 'b2000t_c2c_bram_aurora_64b66b_0_0' requires 35 connections, but only 23 given [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:141]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_0_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_0_0' (2#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_axi_chip2chip_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' (3#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_axi_chip2chip_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_chip2chip_0' of module 'b2000t_c2c_bram_axi_chip2chip_0_0' requires 50 connections, but only 44 given [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:217]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_mem_intercon_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:362]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1HLGBLT' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:682]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1HLGBLT' (4#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:682]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_mem_intercon_0' (5#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:362]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_blk_mem_gen_0_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_blk_mem_gen_0_0' (6#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_clk_wiz_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_clk_wiz_0' (7#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' (8#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_100M' of module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' requires 10 connections, but only 7 given [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:347]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_vio_0_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_vio_0_0' (9#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/realtime/b2000t_c2c_bram_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram' (10#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_wrapper' (11#1) [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 434.887 ; gain = 224.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 434.887 ; gain = 224.805
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_aurora_64b66b_0_0' instantiated as 'b2000t_c2c_bram_i/aurora_64b66b_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_axi_bram_ctrl_0_0' instantiated as 'b2000t_c2c_bram_i/axi_bram_ctrl_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:165]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_axi_chip2chip_0_0' instantiated as 'b2000t_c2c_bram_i/axi_chip2chip_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:217]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_blk_mem_gen_0_0' instantiated as 'b2000t_c2c_bram_i/blk_mem_gen_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:327]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_clk_wiz_0' instantiated as 'b2000t_c2c_bram_i/clk_wiz' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:342]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_rst_clk_wiz_100M_0' instantiated as 'b2000t_c2c_bram_i/rst_clk_wiz_100M' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:347]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'b2000t_c2c_bram_vio_0_0' instantiated as 'b2000t_c2c_bram_i/vio_0' [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:355]
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp/b2000t_c2c_bram_axi_chip2chip_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_chip2chip_0'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp/b2000t_c2c_bram_axi_chip2chip_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_chip2chip_0'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/aurora_64b66b_0'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/aurora_64b66b_0'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_3/b2000t_c2c_bram_blk_mem_gen_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/blk_mem_gen_0'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_3/b2000t_c2c_bram_blk_mem_gen_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/blk_mem_gen_0'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_4/b2000t_c2c_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_0'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_4/b2000t_c2c_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_0'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_5/b2000t_c2c_bram_clk_wiz_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/clk_wiz'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_5/b2000t_c2c_bram_clk_wiz_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/clk_wiz'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_6/b2000t_c2c_bram_rst_clk_wiz_100M_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/rst_clk_wiz_100M'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_6/b2000t_c2c_bram_rst_clk_wiz_100M_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/rst_clk_wiz_100M'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_7/b2000t_c2c_bram_vio_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/vio_0'
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_7/b2000t_c2c_bram_vio_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/vio_0'
Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1182.539 ; gain = 0.004
WARNING: [Timing 38-316] Clock period '10.667' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/axi_chip2chip_0' at clock pin 'axi_c2c_phy_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for GT_DIFF_REFCLK_clk_n. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GT_DIFF_REFCLK_clk_n. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for GT_DIFF_REFCLK_clk_p. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GT_DIFF_REFCLK_clk_p. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_n. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_n. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_p. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_p. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_2/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_5/b2000t_c2c_bram_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/.Xil/Vivado-9732-wsguo-PC/dcp_5/b2000t_c2c_bram_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/aurora_64b66b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_chip2chip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:49 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/aurora_64b66b_0/gt_refclk1_out' to pin 'b2000t_c2c_bram_i/aurora_64b66b_0/bbstub_gt_refclk1_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/aurora_64b66b_0/init_clk_out' to pin 'b2000t_c2c_bram_i/aurora_64b66b_0/bbstub_init_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bram_clk_b' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/clk_wiz/clk_out1' to pin 'b2000t_c2c_bram_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:07 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |b2000t_c2c_bram_aurora_64b66b_0_0  |         1|
|2     |b2000t_c2c_bram_axi_bram_ctrl_0_0  |         1|
|3     |b2000t_c2c_bram_axi_chip2chip_0_0  |         1|
|4     |b2000t_c2c_bram_blk_mem_gen_0_0    |         1|
|5     |b2000t_c2c_bram_clk_wiz_0          |         1|
|6     |b2000t_c2c_bram_rst_clk_wiz_100M_0 |         1|
|7     |b2000t_c2c_bram_vio_0_0            |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |b2000t_c2c_bram_aurora_64b66b_0_0  |     1|
|2     |b2000t_c2c_bram_axi_bram_ctrl_0_0  |     1|
|3     |b2000t_c2c_bram_axi_chip2chip_0_0  |     1|
|4     |b2000t_c2c_bram_blk_mem_gen_0_0    |     1|
|5     |b2000t_c2c_bram_clk_wiz_0          |     1|
|6     |b2000t_c2c_bram_rst_clk_wiz_100M_0 |     1|
|7     |b2000t_c2c_bram_vio_0_0            |     1|
|8     |IBUF                               |     2|
|9     |OBUF                               |     2|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |   542|
|2     |  b2000t_c2c_bram_i  |b2000t_c2c_bram                    |   538|
|3     |    axi_mem_intercon |b2000t_c2c_bram_axi_mem_intercon_0 |     0|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1182.539 ; gain = 111.203
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 1182.539 ; gain = 972.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 1208.379 ; gain = 893.961
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/b2000t_c2c_bram_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1208.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 22:18:25 2017...
