
---------- Begin Simulation Statistics ----------
final_tick                               2636763116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57066                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704536                       # Number of bytes of host memory used
host_op_rate                                    57233                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45546.74                       # Real time elapsed on the host
host_tick_rate                               57891373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599178341                       # Number of instructions simulated
sim_ops                                    2606787269                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.636763                       # Number of seconds simulated
sim_ticks                                2636763116000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.961530                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              319376482                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           371534199                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24804040                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        498076569                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          49279191                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       49604529                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          325338                       # Number of indirect misses.
system.cpu0.branchPred.lookups              635839171                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032384                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16008552                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581743116                       # Number of branches committed
system.cpu0.commit.bw_lim_events             83382659                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      235549496                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379232073                       # Number of instructions committed
system.cpu0.commit.committedOps            2383039242                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4293646449                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555015                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.384181                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3208270944     74.72%     74.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    628351972     14.63%     89.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    160346955      3.73%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    131152424      3.05%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     54004944      1.26%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16601914      0.39%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6296989      0.15%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5237648      0.12%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     83382659      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4293646449                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48954411                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306170496                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725956212                       # Number of loads committed
system.cpu0.commit.membars                    7608907                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608913      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329899357     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729758073     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290504474     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383039242                       # Class of committed instruction
system.cpu0.commit.refs                    1020262575                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379232073                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383039242                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.213596                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.213596                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            919843475                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8806018                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           314687693                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2648365268                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1536502648                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1845987715                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16037595                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25342053                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16294469                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  635839171                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                475880754                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2767088188                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11192324                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2695714467                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 735                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4645                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49667372                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120729                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1542738551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         368655673                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.511845                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4334665902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2385528629     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1458407486     33.65%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               308430466      7.12%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               137853757      3.18%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21003603      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17789278      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1842438      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3804745      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5500      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4334665902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       59                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      931993463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16224796                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               610082545                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.492144                       # Inst execution rate
system.cpu0.iew.exec_refs                  1151776853                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 335223268                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              694412387                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            814331355                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811017                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6460218                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           341222966                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2618553533                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            816553585                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11895116                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2591957187                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3050634                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             39915709                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16037595                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             47930935                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1271659                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        56047109                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19960                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        31168                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15341824                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     88375143                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     46916592                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         31168                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1538240                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14686556                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1126091101                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2567836900                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843080                       # average fanout of values written-back
system.cpu0.iew.wb_producers                949384751                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.487565                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2568005535                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3195145927                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1644607946                       # number of integer regfile writes
system.cpu0.ipc                              0.451754                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.451754                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612477      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1416717688     54.41%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19387489      0.74%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900486      0.23%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              6      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           822125510     31.57%     87.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          332108598     12.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2603852304                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    9492261                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003645                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1633492     17.21%     17.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 17544      0.18%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1637964     17.26%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5438286     57.29%     91.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               764971      8.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2605732028                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9552457288                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2567836845                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2854097736                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2607133052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2603852304                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420481                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      235514206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           594634                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           959                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52891214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4334665902                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600704                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841801                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2474754637     57.09%     57.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1290674958     29.78%     86.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          456017842     10.52%     97.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74969104      1.73%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           25107639      0.58%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5117339      0.12%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6400358      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1177249      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             446776      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4334665902                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.494403                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         43737472                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18987453                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           814331355                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          341222966                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5266659365                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9599655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              776209474                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525656085                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28469800                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1554325525                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              56651015                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               154546                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3259151699                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2639917381                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1698072743                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1842479630                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              59438647                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16037595                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            145373292                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               172416590                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               62                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3259151637                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        240386                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8922                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 63772071                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8912                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6828815361                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5278249588                       # The number of ROB writes
system.cpu0.timesIdled                       48584182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.479562                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27110968                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32091748                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2568653                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41009005                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3044110                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3060813                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16703                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49853817                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112244                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801583                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1729297                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41142976                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9860485                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405427                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23533545                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219946268                       # Number of instructions committed
system.cpu1.commit.committedOps             223748027                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    915488863                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.244403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.047699                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    833023750     90.99%     90.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38793278      4.24%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14654769      1.60%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8269491      0.90%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5291605      0.58%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3402137      0.37%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1577683      0.17%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       615665      0.07%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9860485      1.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    915488863                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481693                       # Number of function calls committed.
system.cpu1.commit.int_insts                213856388                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55662541                       # Number of loads committed
system.cpu1.commit.membars                    7603289                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603289      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132567103     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59464124     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21553987      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223748027                       # Class of committed instruction
system.cpu1.commit.refs                      81018123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219946268                       # Number of Instructions Simulated
system.cpu1.committedOps                    223748027                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.211034                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.211034                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            757041178                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               851553                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25496151                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             255799580                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39754264                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                111326233                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1730735                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2167196                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9853432                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49853817                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36801653                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    871753915                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               612086                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     262425663                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5140182                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053826                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45381822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30155078                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.283335                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         919705842                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289471                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.743665                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               750266278     81.58%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110458388     12.01%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37489231      4.08%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12367433      1.34%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3567030      0.39%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3924838      0.43%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632396      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     231      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           919705842                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6495307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1860807                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44366160                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.259329                       # Inst execution rate
system.cpu1.iew.exec_refs                    85932169                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26153553                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              626003961                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60356865                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802299                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1356291                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27047659                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          247266988                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59778616                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1610483                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240191088                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2329705                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15952321                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1730735                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             23519589                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2926588                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26242                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1859                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2116                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4694324                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1692077                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1859                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       402527                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1458280                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138327498                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238758139                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817138                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113032710                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.257782                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238850119                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               305389917                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167269815                       # number of integer regfile writes
system.cpu1.ipc                              0.237471                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.237471                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603389      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145100230     60.01%     63.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855400      0.35%     63.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704697      0.70%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64092021     26.51%     90.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22445822      9.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             241801571                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7071721                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029246                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 951366     13.45%     13.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 20815      0.29%     13.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1450707     20.51%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4152867     58.72%     92.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               495962      7.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             241269887                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1410779068                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238758127                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        270787608                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 235861181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                241801571                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405807                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23518960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           398391                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           380                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10717386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    919705842                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.262912                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.742891                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          770067405     83.73%     83.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97841815     10.64%     94.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31365936      3.41%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7890518      0.86%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8550924      0.93%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1751649      0.19%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1304459      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             697453      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             235683      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      919705842                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261068                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25950657                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4652130                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60356865                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27047659                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       926201149                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4347308249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              680088728                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156118765                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27478088                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44391100                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10327856                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               146367                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            323515673                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             252775201                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          177146197                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114905922                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              40099404                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1730735                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             78561378                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21027432                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       323515661                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27979                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               635                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53527552                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           635                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1152909690                       # The number of ROB reads
system.cpu1.rob.rob_writes                  498801998                       # The number of ROB writes
system.cpu1.timesIdled                         390717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         42807560                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             39920370                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            89572077                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             734755                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6297687                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     47926657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      95642467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4296618                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       580003                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    135692421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25482034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    271372857                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26062037                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           41726133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7880669                       # Transaction distribution
system.membus.trans_dist::CleanEvict         39835050                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              380                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6197442                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6197441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      41726133                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    143566038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              143566038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3571471552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3571471552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          47926745                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                47926745    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            47926745                       # Request fanout histogram
system.membus.respLayer1.occupancy       247147193874                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        136851904784                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    685690142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   927639039.962596                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       205500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2056277000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2631963285000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4799831000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    417473663                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       417473663                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    417473663                       # number of overall hits
system.cpu0.icache.overall_hits::total      417473663                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58407091                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58407091                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58407091                       # number of overall misses
system.cpu0.icache.overall_misses::total     58407091                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1186412437496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1186412437496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1186412437496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1186412437496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    475880754                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    475880754                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    475880754                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    475880754                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122735                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122735                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122735                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122735                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20312.815057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20312.815057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20312.815057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20312.815057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2727                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.842105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52560318                       # number of writebacks
system.cpu0.icache.writebacks::total         52560318                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5846740                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5846740                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5846740                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5846740                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52560351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52560351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52560351                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52560351                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1042164369997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1042164369997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1042164369997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1042164369997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110449                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110449                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110449                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110449                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19827.956819                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19827.956819                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19827.956819                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19827.956819                       # average overall mshr miss latency
system.cpu0.icache.replacements              52560318                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    417473663                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      417473663                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58407091                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58407091                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1186412437496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1186412437496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    475880754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    475880754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122735                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122735                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20312.815057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20312.815057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5846740                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5846740                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52560351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52560351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1042164369997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1042164369997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110449                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110449                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19827.956819                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19827.956819                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          470033883                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52560318                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.942752                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1004321858                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1004321858                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    895933478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       895933478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    895933478                       # number of overall hits
system.cpu0.dcache.overall_hits::total      895933478                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    137111420                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     137111420                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    137111420                       # number of overall misses
system.cpu0.dcache.overall_misses::total    137111420                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4018035983504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4018035983504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4018035983504                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4018035983504                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1033044898                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1033044898                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1033044898                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1033044898                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132726                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29304.896583                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29304.896583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29304.896583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29304.896583                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     46085150                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       233154                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2484897                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2358                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.546101                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.877863                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     77653731                       # number of writebacks
system.cpu0.dcache.writebacks::total         77653731                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     60922805                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     60922805                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     60922805                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     60922805                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     76188615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     76188615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     76188615                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     76188615                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1678074048770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1678074048770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1678074048770                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1678074048770                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073752                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073752                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073752                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073752                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22025.259926                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22025.259926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22025.259926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22025.259926                       # average overall mshr miss latency
system.cpu0.dcache.replacements              77653731                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    658369591                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      658369591                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     84176691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     84176691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2392578631000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2392578631000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    742546282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    742546282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113362                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113362                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28423.291562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28423.291562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     27098611                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     27098611                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     57078080                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     57078080                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1201126071000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1201126071000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076868                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076868                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21043.561224                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21043.561224                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    237563887                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     237563887                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     52934729                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     52934729                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1625457352504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1625457352504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290498616                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290498616                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.182220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.182220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30706.822973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30706.822973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     33824194                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     33824194                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19110535                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19110535                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 476947977770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 476947977770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24957.332580                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24957.332580                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3572                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3572                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2372                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2372                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     15839500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15839500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.399058                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.399058                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6677.698145                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6677.698145                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2361                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2361                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001851                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47590.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47590.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       815000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       815000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028596                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028596                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4851.190476                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4851.190476                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       647000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       647000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3851.190476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3851.190476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471735                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471735                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129851831500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129851831500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387108                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387108                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88230.443320                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88230.443320                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471735                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471735                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128380096500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128380096500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387108                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387108                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87230.443320                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87230.443320                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996750                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          975933556                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         77660051                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.566739                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996750                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2151377255                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2151377255                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            46806998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            67744905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              425021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1205468                       # number of demand (read+write) hits
system.l2.demand_hits::total                116182392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           46806998                       # number of overall hits
system.l2.overall_hits::.cpu0.data           67744905                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             425021                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1205468                       # number of overall hits
system.l2.overall_hits::total               116182392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5753353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9906151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3783844                       # number of demand (read+write) misses
system.l2.demand_misses::total               19471066                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5753353                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9906151                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27718                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3783844                       # number of overall misses
system.l2.overall_misses::total              19471066                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 461370752998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 932267280357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2471715995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 434852284815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1830962034165                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 461370752998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 932267280357                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2471715995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 434852284815                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1830962034165                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52560351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        77651056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          452739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4989312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            135653458                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52560351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       77651056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         452739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4989312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           135653458                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.127573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.061223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.758390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143535                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.127573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.061223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.758390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143535                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80191.629646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94109.940416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89173.677574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114923.417777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94035.017608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80191.629646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94109.940416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89173.677574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114923.417777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94035.017608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3677713                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    121499                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.269492                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  27383064                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7880670                       # number of writebacks
system.l2.writebacks::total                   7880670                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         638119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         240665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              879014                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        638119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        240665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             879014                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5753218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9268032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3543179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18592052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5753218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9268032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3543179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30383484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         48975536                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 403831418499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 794321823708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2189802995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 379409571785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1579752616987                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 403831418499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 794321823708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2189802995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 379409571785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2856019857984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4435772474971                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.119355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.061013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.710154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.119355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.061013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.710154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361034                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70192.267788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85705.554718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79274.626036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107081.683365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84969.244760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70192.267788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85705.554718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79274.626036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107081.683365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93999.090361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90571.187929                       # average overall mshr miss latency
system.l2.replacements                       72209735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24599428                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24599428                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24599428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24599428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    110487588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        110487588                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    110487588                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    110487588                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30383484                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30383484                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2856019857984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2856019857984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93999.090361                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93999.090361                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       546000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       636500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.908257                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6348.837209                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6961.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6429.292929                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1733500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       262500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1996000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20156.976744                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20192.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20161.616162                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16546293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           475480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              17021773                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4040729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2466841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6507570                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 390512475183                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 271533361008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662045836191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20587022                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2942321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23529343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.196276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.838400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.276573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96644.064767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110073.312795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101734.723743                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       228701                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        89862                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           318563                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3812028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2376979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6189007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 333435201400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 239181991448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572617192848                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.185167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.263034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87469.242461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100624.360353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92521.658620                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      46806998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        425021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47232019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5753353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5781071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 461370752998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2471715995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 463842468993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52560351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       452739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53013090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.061223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.109050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80191.629646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89173.677574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80234.695092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5753218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5780841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 403831418499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2189802995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 406021221494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.061013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.109046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70192.267788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79274.626036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70235.666661                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     51198612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       729988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          51928600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5865422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1317003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7182425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 541754805174                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 163318923807                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 705073728981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     57064034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2046991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59111025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.102787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.643385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92364.164961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124008.011984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98166.528572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       409418                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       150803                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       560221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5456004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1166200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6622204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 460886622308                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 140227580337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 601114202645                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.095612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.569714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84473.292598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120243.166127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90772.528700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          294                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          145                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               439                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2077                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          998                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3075                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     30246823                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11766393                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     42013216                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2371                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3514                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.876002                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.873141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875071                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14562.745787                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11789.972946                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13662.834472                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          410                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          150                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          560                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1667                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          848                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2515                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33949319                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     17476904                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     51426223                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.703079                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.741907                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.715709                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20365.518296                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20609.556604                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20447.802386                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999966                       # Cycle average of tags in use
system.l2.tags.total_refs                   299193316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  72210732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.143336                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.223530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.250055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.355693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.841332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.294558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.394118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.410852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2238163748                       # Number of tag accesses
system.l2.tags.data_accesses               2238163748                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     368206016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     593996608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1767872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     226976128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1876162112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3067108736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    368206016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1767872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     369973888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    504362816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       504362816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5753219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9281197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3546502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     29315033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            47923574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7880669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7880669                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        139643191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        225274923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           670471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86081350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    711539880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1163209815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    139643191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       670471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140313662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191281049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191281049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191281049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       139643191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       225274923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          670471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86081350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    711539880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1354490864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7111535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5753219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8432388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3442087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  29128349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019130012250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       433563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       433563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            77722487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6705731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    47923574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7880669                       # Number of write requests accepted
system.mem_ctrls.readBursts                  47923574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7880669                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1139908                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                769134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1983944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1954971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2017317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2257259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5703196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5209303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2994175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2138555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2118590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2045205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2072011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3113082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3406945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3662091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2020129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4086893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            402812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            416109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            407798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            448080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            466170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            460006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            456344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            431450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           422266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           533631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           575381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           428270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           431579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           409626                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1867896141068                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               233918330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2745089878568                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39926.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58676.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38625897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4334810                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              47923574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7880669                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12283122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5657580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3555656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2801393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2338675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2250201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2154369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2016046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1814064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1616398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1937994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3765939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1615052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 870102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 732062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 609261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 467143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 259731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  28962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  52744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 182407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 295765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 357921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 388982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 404623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 413217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 419110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 425522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 434547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 452017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 438370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 435873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 426340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 416094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 413234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 413028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  18942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  25218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  37701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  38152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  37791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  37317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  36376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  34898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  34209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  33356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  32527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  32118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  33956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10934452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.451423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.191823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.403701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3872423     35.41%     35.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2540745     23.24%     58.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       919896      8.41%     67.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       846926      7.75%     74.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       752307      6.88%     81.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       464646      4.25%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       249833      2.28%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       141474      1.29%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1146202     10.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10934452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       433563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.905024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1253.609961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       433562    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        433563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       433563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.402467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.374620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           360723     83.20%     83.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10930      2.52%     85.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            38135      8.80%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14231      3.28%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5657      1.30%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2295      0.53%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              988      0.23%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              404      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              117      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               49      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        433563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2994154624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                72954112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               455136192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3067108736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            504362816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1135.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1163.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2636763078500                       # Total gap between requests
system.mem_ctrls.avgGap                      47250.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    368206016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    539672832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1767872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    220293568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1864214336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    455136192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 139643191.216423243284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 204672474.643338412046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 670470.543702796567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83546969.639877200127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 707008651.891351819038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172611710.638021528721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5753219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9281197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3546502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     29315033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7880669                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 167481189649                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 418705783209                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1027630182                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 232409687891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1925465587637                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 64459878447679                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29110.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45113.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37201.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65532.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65681.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8179493.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35880642000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19070990730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        160828114440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19254215340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     208143533520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1147032500400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46594931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1636804927470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.762979                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110611187186                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88047180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2438104748814                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          42191416680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          22425254610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        173207260800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17867830320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     208143533520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1157546631480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37740925920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1659122853330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.227117                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86652619066                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88047180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2462063316934                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     27166534550                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   123755724953.975006                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     92.50%     92.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.50%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 925299821000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   463440352000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2173322764000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36340988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36340988                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36340988                       # number of overall hits
system.cpu1.icache.overall_hits::total       36340988                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       460665                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        460665                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       460665                       # number of overall misses
system.cpu1.icache.overall_misses::total       460665                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8486750000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8486750000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8486750000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8486750000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36801653                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36801653                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36801653                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36801653                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012518                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012518                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012518                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012518                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18422.823527                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18422.823527                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18422.823527                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18422.823527                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       452707                       # number of writebacks
system.cpu1.icache.writebacks::total           452707                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7926                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7926                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7926                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7926                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       452739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       452739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       452739                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       452739                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7896411000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7896411000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7896411000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7896411000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012302                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012302                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012302                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012302                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17441.419891                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17441.419891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17441.419891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17441.419891                       # average overall mshr miss latency
system.cpu1.icache.replacements                452707                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36340988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36340988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       460665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       460665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8486750000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8486750000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36801653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36801653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012518                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012518                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18422.823527                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18422.823527                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7926                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7926                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       452739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       452739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7896411000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7896411000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17441.419891                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17441.419891                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995855                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36634801                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           452707                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.923867                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339832000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995855                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999870                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74056045                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74056045                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     63317317                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        63317317                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     63317317                       # number of overall hits
system.cpu1.dcache.overall_hits::total       63317317                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14757289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14757289                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14757289                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14757289                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1443009749934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1443009749934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1443009749934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1443009749934                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78074606                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78074606                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78074606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78074606                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189015                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189015                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189015                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189015                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97782.848187                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97782.848187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97782.848187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97782.848187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6547734                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       543217                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95846                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3708                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.315151                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   146.498652                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4990117                       # number of writebacks
system.cpu1.dcache.writebacks::total          4990117                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11123670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11123670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11123670                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11123670                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3633619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3633619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3633619                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3633619                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 337731849636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 337731849636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 337731849636                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 337731849636                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046540                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046540                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046540                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046540                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92946.412278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92946.412278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92946.412278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92946.412278                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4990117                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48264606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48264606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8256456                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8256456                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 745838125000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 745838125000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56521062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56521062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90333.930805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90333.930805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6209146                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6209146                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2047310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2047310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 175840196000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 175840196000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85888.407715                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85888.407715                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15052711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15052711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6500833                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6500833                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 697171624934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 697171624934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21553544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21553544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.301613                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.301613                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107243.429409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107243.429409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4914524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4914524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1586309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1586309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 161891653636                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 161891653636                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073599                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073599                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102055.560194                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102055.560194                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45970.588235                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45970.588235                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       507000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       507000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4828.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4828.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       402000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       402000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3828.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3828.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438214                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438214                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363369                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363369                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 122484161000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 122484161000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89839.332565                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89839.332565                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363369                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363369                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 121120792000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 121120792000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358632                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358632                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88839.332565                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88839.332565                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.887163                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70750897                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4996861                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.159068                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339843500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.887163                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.933974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168751116                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168751116                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2636763116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112124866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32480098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    111057438                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        64329065                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         52501505                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23541683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23541682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53013090                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59111777                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3514                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3514                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157681019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    232967798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1358185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14977683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             406984685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6727722752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9939507072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57948544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    638683264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17363861632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       124724883                       # Total snoops (count)
system.tol2bus.snoopTraffic                 505201792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        260405390                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              230033113     88.34%     88.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29792274     11.44%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 580003      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          260405390                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       271364931033                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      116494177562                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79741854726                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7498829898                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         679341532                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24020                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4571881506000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 762292                       # Number of bytes of host memory used
host_op_rate                                   108569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31829.13                       # Real time elapsed on the host
host_tick_rate                               60797089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436506248                       # Number of instructions simulated
sim_ops                                    3455660820                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.935118                       # Number of seconds simulated
sim_ticks                                1935118390000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.224086                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53703642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            57607046                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8818515                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118320298                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1475640                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1843771                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          368131                       # Number of indirect misses.
system.cpu0.branchPred.lookups              128266793                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       206254                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        287008                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7813942                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67869298                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25678698                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11693908                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      201754330                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           400240555                       # Number of instructions committed
system.cpu0.commit.committedOps             405834074                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2762081702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.146931                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.896818                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2640848282     95.61%     95.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51357757      1.86%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11714277      0.42%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19748118      0.71%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4852375      0.18%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2308619      0.08%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3593802      0.13%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1979774      0.07%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25678698      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2762081702                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     31065                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2615391                       # Number of function calls committed.
system.cpu0.commit.int_insts                393275326                       # Number of committed integer instructions.
system.cpu0.commit.loads                    139520137                       # Number of loads committed
system.cpu0.commit.membars                    8493822                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8500959      2.09%      2.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       228552399     56.32%     58.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5551664      1.37%     59.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2673923      0.66%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4758      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         14275      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2379      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2413      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      139802333     34.45%     94.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20721731      5.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4812      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2412      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        405834074                       # Class of committed instruction
system.cpu0.commit.refs                     160531288                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  400240555                       # Number of Instructions Simulated
system.cpu0.committedOps                    405834074                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.128384                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.128384                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2423464690                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1019491                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            42542854                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             655947303                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               150573993                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                189139215                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7865399                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2423526                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22882536                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  128266793                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 35462548                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2621290101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1337850                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         6411                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     799606380                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                8441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        45962                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17754726                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039427                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         163697555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55179282                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.245782                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2793925833                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.289542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.843261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2355057772     84.29%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               268198247      9.60%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                57701063      2.07%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50301586      1.80%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52287615      1.87%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5578304      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  440607      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  117457      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4243182      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2793925833                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    26909                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   19414                       # number of floating regfile writes
system.cpu0.idleCycles                      459383164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8267840                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                80839451                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174537                       # Inst execution rate
system.cpu0.iew.exec_refs                   261932157                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  21979162                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               63804283                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            221361186                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4486251                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1498916                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            23796851                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          602051196                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            239952995                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5132004                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            567822182                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                658426                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            774664465                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7865399                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            774266627                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10656081                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          540960                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6258                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5132                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          671                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81841049                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2785711                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5132                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3805477                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4462363                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                450732315                       # num instructions consuming a value
system.cpu0.iew.wb_count                    510419641                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765529                       # average fanout of values written-back
system.cpu0.iew.wb_producers                345048646                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.156892                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     512238881                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               740340130                       # number of integer regfile reads
system.cpu0.int_regfile_writes              405852735                       # number of integer regfile writes
system.cpu0.ipc                              0.123026                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123026                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8557570      1.49%      1.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            288382007     50.33%     51.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7968155      1.39%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2674706      0.47%     53.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 58      0.00%     53.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4758      0.00%     53.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              14275      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            121      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2379      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2413      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           243535268     42.51%     96.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           21804694      3.81%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5179      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2602      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             572954185                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  31793                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              63581                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        31493                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             32637                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7601838                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013268                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2081711     27.38%     27.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10066      0.13%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    534      0.01%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                1      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5216003     68.62%     96.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               293516      3.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571966660                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3949183760                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    510388148                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        798240179                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 586650245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                572954185                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15400951                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      196217206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1811299                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3707043                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    117775162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2793925833                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.205071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.718087                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2492159503     89.20%     89.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          159140895      5.70%     94.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           73376504      2.63%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32180573      1.15%     98.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23212239      0.83%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7697848      0.28%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4613088      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             859625      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             685558      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2793925833                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.176114                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13988951                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1917821                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           221361186                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           23796851                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  83654                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 23841                       # number of misc regfile writes
system.cpu0.numCycles                      3253308997                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   616928476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              860108985                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            313037914                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13622312                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               165936883                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             624695131                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1028829                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            826621069                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             618598018                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          491694317                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                194359124                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14747713                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7865399                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            647450755                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               178656471                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            26997                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       826594072                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     918204687                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4221600                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                123311437                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4308269                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3343571573                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247033961                       # The number of ROB writes
system.cpu0.timesIdled                        5212918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                47775                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.176874                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56122066                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60885191                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9256682                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124030845                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2167341                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2635722                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          468381                       # Number of indirect misses.
system.cpu1.branchPred.lookups              135542962                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       347592                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        267734                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8201564                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  74954708                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27079595                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       12430612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      203068444                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           437087352                       # Number of instructions committed
system.cpu1.commit.committedOps             443039477                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2867940749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.154480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.909716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2731269679     95.23%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     59331087      2.07%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14765535      0.51%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21098218      0.74%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5795102      0.20%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2610382      0.09%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3924469      0.14%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2066682      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27079595      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2867940749                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    133259                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3811871                       # Number of function calls committed.
system.cpu1.commit.int_insts                429610595                       # Number of committed integer instructions.
system.cpu1.commit.loads                    147930939                       # Number of loads committed
system.cpu1.commit.membars                    9011767                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      9042508      2.04%      2.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       252013359     56.88%     58.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5858726      1.32%     60.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2929238      0.66%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20494      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         61482      0.01%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10247      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10247      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      148178147     33.45%     94.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24884240      5.62%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20526      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10263      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        443039477                       # Class of committed instruction
system.cpu1.commit.refs                     173093176                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  437087352                       # Number of Instructions Simulated
system.cpu1.committedOps                    443039477                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.997811                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.997811                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2470022987                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1072226                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            45066474                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             695617085                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               191680174                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                206967669                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8284797                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2398051                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23292562                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  135542962                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 40383350                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2678906318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1696860                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        12570                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     839696286                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                9778                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        51067                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18696272                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038774                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         211920320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          58289407                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240205                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2900248189                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292788                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.849654                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2439682847     84.12%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               281506673      9.71%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                61743643      2.13%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51868559      1.79%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53812852      1.86%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 6115619      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  609342      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  195841      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4712813      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2900248189                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   113147                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   82171                       # number of floating regfile writes
system.cpu1.idleCycles                      595493713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8660722                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                87946225                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.173349                       # Inst execution rate
system.cpu1.iew.exec_refs                   275503125                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26104293                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               64229159                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            230465935                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4733776                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1770077                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27940503                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          640592257                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            249398832                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5480992                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            605983282                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                678074                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            772255289                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8284797                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            771882047                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10713837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1024275                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7516                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         5480                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          539                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82534996                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2778266                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          5480                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4027247                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4633475                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                471801167                       # num instructions consuming a value
system.cpu1.iew.wb_count                    547730966                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765449                       # average fanout of values written-back
system.cpu1.iew.wb_producers                361139781                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.156685                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     549624004                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               790744258                       # number of integer regfile reads
system.cpu1.int_regfile_writes              432161123                       # number of integer regfile writes
system.cpu1.ipc                              0.125034                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125034                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          9131001      1.49%      1.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            312008193     51.03%     52.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8211652      1.34%     53.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2931852      0.48%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 28      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20494      0.00%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              61482      0.01%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             75      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10247      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10247      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           253092346     41.39%     95.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25955470      4.24%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          20777      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10410      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             611464274                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 133793                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             267560                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       133540                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            134315                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8137262                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013308                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2199825     27.03%     27.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 15916      0.20%     27.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1790      0.02%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5466560     67.18%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               453138      5.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              12      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             610336742                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4132869691                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    547597426                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        838015381                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 624383178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                611464274                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           16209079                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      197552780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1823252                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3778467                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119031517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2900248189                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.210832                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.725362                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2575755868     88.81%     88.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          173401394      5.98%     94.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           78122328      2.69%     97.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33776063      1.16%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24471240      0.84%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8188650      0.28%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4825227      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             948889      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             758530      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2900248189                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.174917                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14506605                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1785329                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           230465935                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27940503                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 233245                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                102470                       # number of misc regfile writes
system.cpu1.numCycles                      3495741902                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   374416183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              857624493                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            339221293                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14014062                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               207541997                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             619413208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               997869                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            878366303                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             657778158                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          519358670                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                212119094                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15231382                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8284797                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            643079021                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               180137377                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           113204                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       878253099                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     971598787                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4464745                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                126280103                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4552319                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3486215231                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1324531987                       # The number of ROB writes
system.cpu1.timesIdled                        6946472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         68451195                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              6189145                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            77363794                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  2                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2442502                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    121716254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     239944448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6220194                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4449504                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77696799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     66308681                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155475474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       70758185                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          114795277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17448315                       # Transaction distribution
system.membus.trans_dist::WritebackClean          198                       # Transaction distribution
system.membus.trans_dist::CleanEvict        100813311                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           189775                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         108469                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6568342                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6561834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     114795277                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         20729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    361301527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              361301527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8883559936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8883559936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           235034                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         121682592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               121682592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           121682592                       # Request fanout histogram
system.membus.respLayer1.occupancy       635233707954                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        338511929528                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31334                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19689287.770473                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   107522988.949516                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15667    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5380187000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1626646318500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 308472071500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     30445635                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30445635                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     30445635                       # number of overall hits
system.cpu0.icache.overall_hits::total       30445635                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5016902                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5016902                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5016902                       # number of overall misses
system.cpu0.icache.overall_misses::total      5016902                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 348294774912                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 348294774912                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 348294774912                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 348294774912                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     35462537                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35462537                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     35462537                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35462537                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141470                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141470                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141470                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141470                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69424.273169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69424.273169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69424.273169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69424.273169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       203226                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3362                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.447948                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4660137                       # number of writebacks
system.cpu0.icache.writebacks::total          4660137                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       354521                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       354521                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       354521                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       354521                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4662381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4662381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4662381                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4662381                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 321667734422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 321667734422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 321667734422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 321667734422                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.131473                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.131473                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.131473                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.131473                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68992.159676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68992.159676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68992.159676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68992.159676                       # average overall mshr miss latency
system.cpu0.icache.replacements               4660137                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     30445635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30445635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5016902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5016902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 348294774912                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 348294774912                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     35462537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35462537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141470                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141470                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69424.273169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69424.273169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       354521                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       354521                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4662381                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4662381                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 321667734422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 321667734422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.131473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.131473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68992.159676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68992.159676                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.990319                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35108146                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4662413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.530038                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.990319                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999697                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999697                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75587455                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75587455                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    140697864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       140697864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    140697864                       # number of overall hits
system.cpu0.dcache.overall_hits::total      140697864                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70548495                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70548495                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70548495                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70548495                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6508062596751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6508062596751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6508062596751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6508062596751                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    211246359                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    211246359                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    211246359                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    211246359                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333963                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.333963                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.333963                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92249.488763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92249.488763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92249.488763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92249.488763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    801170604                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       286430                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         11924679                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3724                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.185926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.914608                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32519819                       # number of writebacks
system.cpu0.dcache.writebacks::total         32519819                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37874106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37874106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37874106                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37874106                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     32674389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     32674389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     32674389                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     32674389                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3349719426493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3349719426493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3349719426493                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3349719426493                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154674                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154674                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154674                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154674                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102518.196331                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102518.196331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102518.196331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102518.196331                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32519743                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    130757462                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      130757462                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     62622919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     62622919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5842591108500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5842591108500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    193380381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    193380381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.323833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.323833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 93297.968249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93297.968249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     33657588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     33657588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28965331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28965331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2989106515500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2989106515500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103196.007513                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103196.007513                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9940402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9940402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7925576                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7925576                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 665471488251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 665471488251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     17865978                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     17865978                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.443613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.443613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83965.063013                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83965.063013                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4216518                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4216518                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3709058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3709058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 360612910993                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 360612910993                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.207605                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.207605                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97224.931773                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97224.931773                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2813084                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2813084                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       100121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       100121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4298208500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4298208500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2913205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2913205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42930.139531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42930.139531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        57768                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        57768                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        42353                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        42353                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1413000000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1413000000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014538                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014538                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33362.453663                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33362.453663                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2800022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2800022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        57378                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        57378                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    529856500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    529856500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2857400                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2857400                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.020080                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.020080                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9234.488828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9234.488828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        57245                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        57245                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    472645500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    472645500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.020034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.020034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8256.537689                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8256.537689                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       892500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       892500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       858500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       858500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       178866                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         178866                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       108142                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       108142                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2572622458                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2572622458                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       287008                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       287008                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.376791                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.376791                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23789.299791                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23789.299791                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           10                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       108132                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       108132                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2464388958                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2464388958                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.376756                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.376756                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22790.561147                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22790.561147                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.891407                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          179410377                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32713032                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.484370                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.891407                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        467320944                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       467320944                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1604884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3214813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2332680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3758875                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10911252                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1604884                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3214813                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2332680                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3758875                       # number of overall hits
system.l2.overall_hits::total                10911252                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3056903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29281478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4131031                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29898375                       # number of demand (read+write) misses
system.l2.demand_misses::total               66367787                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3056903                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29281478                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4131031                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29898375                       # number of overall misses
system.l2.overall_misses::total              66367787                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 296558766439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3256298107618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 384368709931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3307296217881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7244521801869                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 296558766439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3256298107618                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 384368709931                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3307296217881                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7244521801869                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4661787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32496291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6463711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33657250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77279039                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4661787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32496291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6463711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33657250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77279039                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.655736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.901071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.639111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.655736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.901071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.639111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 97012.815401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111206.753553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93044.256974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110617.925485                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109157.200041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 97012.815401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111206.753553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93044.256974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110617.925485                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109157.200041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             509507                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     16455                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.963658                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  54577887                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17448236                       # number of writebacks
system.l2.writebacks::total                  17448236                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          27994                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1200003                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          40902                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1280428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2549327                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         27994                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1200003                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         40902                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1280428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2549327                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3028909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     28081475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4090129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28617947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63818460                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3028909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     28081475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4090129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28617947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     61171289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        124989749                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 264541912507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2890938160542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 340931833027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2932584224661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6428996130737                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 264541912507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2890938160542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 340931833027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2932584224661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5102924747340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 11531920878077                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.649731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.864144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.632783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.850276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.649731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.864144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.632783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.850276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.617382                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87339.009692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102948.230481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83354.787349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102473.605974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100738.816492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87339.009692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102948.230481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83354.787349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102473.605974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83420.258601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92262.933323                       # average overall mshr miss latency
system.l2.replacements                      183057359                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18904582                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18904582                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           78                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             78                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     18904660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18904660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           78                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           78                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53609708                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53609708                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          198                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            198                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53609906                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53609906                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          198                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          198                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     61171289                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       61171289                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5102924747340                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5102924747340                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83420.258601                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83420.258601                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8061                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1457                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9518                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32496                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         19390                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51886                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    132158000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    106618000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    238776000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        40557                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20847                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            61404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.801243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.930110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.844994                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4066.900542                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5498.607530                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4601.935011                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          257                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          162                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             419                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        32239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        19228                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         51467                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    659539992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    394476993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1054016985                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.794906                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.922339                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.838170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20457.830330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20515.757905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20479.471992                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5739                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1461                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7200                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8737                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16992                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     43058500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     26858500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     69917000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13994                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        10198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          24192                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.589896                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.856737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.702381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5216.050878                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3074.110106                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4114.701036                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          184                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           91                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           275                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8071                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8646                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16717                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    169524387                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    176998463                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    346522850                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.576747                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.847813                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.691014                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21004.136662                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20471.716748                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20728.770114                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           276687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           350123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                626810                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3394921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3653033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7047954                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 352294629584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 372477540332                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  724772169916                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3671608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4003156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7674764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.924641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103771.083210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101963.913365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102834.406966                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       242320                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       263294                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           505614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3152601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3389739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6542340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 302374801162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 319322143903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 621696945065                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.858643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.846767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95912.803797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94202.575450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95026.694587                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1604884                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2332680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3937564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3056903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4131031                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7187934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 296558766439                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 384368709931                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 680927476370                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4661787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6463711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11125498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.655736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.639111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.646078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 97012.815401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93044.256974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94732.015677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        27994                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        40902                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         68896                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3028909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4090129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      7119038                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 264541912507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 340931833027                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 605473745534                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.649731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.632783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.639885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87339.009692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83354.787349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85049.938704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2938126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3408752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6346878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25886557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     26245342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        52131899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2904003478034                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2934818677549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5838822155583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28824683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29654094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58478777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.898069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.885050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.891467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112181.912721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111822.458917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112000.948893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       957683                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1017134                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1974817                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24928874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25228208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50157082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2588563359380                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2613262080758                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5201825440138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.864845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.850750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103837.957518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103584.926871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103710.687160                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2496                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         3140                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5636                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6998                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        15520                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           22518                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     68419997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     62978493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    131398490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         9494                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        18660                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         28154                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.737097                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.831726                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.799815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9777.078737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4057.892590                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5835.264677                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          976                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          914                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1890                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6022                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        14606                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        20628                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    117711933                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    285398452                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    403110385                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.634295                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.782744                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.732685                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19546.983228                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19539.809120                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19541.903481                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999770                       # Cycle average of tags in use
system.l2.tags.total_refs                   204814938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 183064850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.118811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.062704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.072891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.237188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.319407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.377998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.929581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.360355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.097456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.020616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.099656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.405150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1382327570                       # Number of tag accesses
system.l2.tags.data_accesses               1382327570                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     193853376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1801963776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     261777408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1836772992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3672487552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7766855104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    193853376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    261777408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     455630784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1116692160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1116692160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3028959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       28155684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4090272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28699578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     57382618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           121357111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17448315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17448315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        100176494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        931190456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        135277205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        949178614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1897810269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4013633039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    100176494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    135277205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        235453700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      577066585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            577066585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      577066585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       100176494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       931190456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       135277205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       949178614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1897810269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4590699623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17078811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3028876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27612578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4090212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  28135895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  56951083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000329245750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1061230                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1061230                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           186583173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16089522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   121357111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17448513                       # Number of write requests accepted
system.mem_ctrls.readBursts                 121357111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17448513                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1538467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                369702                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5381006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5878856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7367656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5850232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6235850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10822859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8349492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9249642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8334085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7847914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7554653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         10982443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7794793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6054219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6820735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5294209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1133080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1327102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1212886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1057807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1124526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            966131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            752602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            872843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1233859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            828303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           819709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1259062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1621989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           931129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1126511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           811272                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4839899798761                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               599093220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7086499373761                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40393.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59143.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 77016854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9331534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             121357111                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17448513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12208317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14828394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14589065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                14399175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13536234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                12198526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10377083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8361205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 6248666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4507884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3154452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2269417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1414976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 810784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 464697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 250372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 126853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  62753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 434530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 773630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 972226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1069103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1111123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1127562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1133910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1138147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1144934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1157972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1125751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1116672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1106461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1098388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1092194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1092837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 101198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  38600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     77                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50549064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.325387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.755508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.991227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15852411     31.36%     31.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25239956     49.93%     81.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4552499      9.01%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1941682      3.84%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1044430      2.07%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       550077      1.09%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       357741      0.71%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       243245      0.48%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       767023      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50549064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1061230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.905355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.656534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.645339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         299142     28.19%     28.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       450564     42.46%     70.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191       181874     17.14%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        68572      6.46%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        29817      2.81%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        14815      1.40%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         7897      0.74%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         4137      0.39%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2168      0.20%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1105      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          591      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          277      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          142      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           73      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           28      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1061230                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1061230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.093411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.478787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1013853     95.54%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            13530      1.27%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21176      2.00%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8793      0.83%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2859      0.27%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              757      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              205      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1061230                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7668393216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                98461888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1093043904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7766855104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1116704832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3962.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       564.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4013.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    577.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1935118350500                       # Total gap between requests
system.mem_ctrls.avgGap                      13941.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    193848064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1767204992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    261773568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1800697280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3644869312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1093043904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 100173749.059353426099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 913228359.118637681007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 135275221.067998856306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 930535976.147691965103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1883538149.828652143478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 564846011.307866334915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3028959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     28155684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4090272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28699578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     57382618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17448513                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 138386851775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1722846106866                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 171033618959                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1742304393579                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3311928402582                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48528944998983                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45687.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61189.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41814.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60708.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57716.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2781265.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         189115787700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100517428770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        433276984140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        45058173480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     152756479200.035187                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     873970017810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7110709920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1801805581020.462402                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        931.108706                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11299588568                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64617800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1859201001432                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         171804550680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          91316269110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        422228134020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        44093219940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152756479200.035187                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     875723528760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5634069120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1763556250830.461914                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        911.342820                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7418962522                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64617800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1863081627478                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43032                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21517                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8702803.573918                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   90604571.887574                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21517    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6604198000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21517                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1747860165500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 187258224500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33490615                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33490615                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33490615                       # number of overall hits
system.cpu1.icache.overall_hits::total       33490615                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6892722                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6892722                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6892722                       # number of overall misses
system.cpu1.icache.overall_misses::total      6892722                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 450710454424                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 450710454424                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 450710454424                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 450710454424                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     40383337                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     40383337                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     40383337                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     40383337                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.170682                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.170682                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.170682                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.170682                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65389.327239                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65389.327239                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65389.327239                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65389.327239                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       564663                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6029                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.657821                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6462399                       # number of writebacks
system.cpu1.icache.writebacks::total          6462399                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       428649                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       428649                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       428649                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       428649                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6464073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6464073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6464073                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6464073                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 420114603934                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 420114603934                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 420114603934                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 420114603934                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.160068                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.160068                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.160068                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.160068                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64992.243116                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64992.243116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64992.243116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64992.243116                       # average overall mshr miss latency
system.cpu1.icache.replacements               6462399                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33490615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33490615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6892722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6892722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 450710454424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 450710454424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     40383337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     40383337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.170682                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.170682                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65389.327239                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65389.327239                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       428649                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       428649                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6464073                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6464073                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 420114603934                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 420114603934                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.160068                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.160068                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64992.243116                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64992.243116                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991284                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           40113615                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6464106                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.205594                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991284                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999728                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999728                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         87230748                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        87230748                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149952385                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149952385                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149952385                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149952385                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73423482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73423482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73423482                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73423482                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6634273448396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6634273448396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6634273448396                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6634273448396                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    223375867                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    223375867                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    223375867                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    223375867                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.328699                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.328699                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.328699                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.328699                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90356.290218                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90356.290218                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90356.290218                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90356.290218                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    802621254                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       298720                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11972685                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4035                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.037699                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.032218                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33741913                       # number of writebacks
system.cpu1.dcache.writebacks::total         33741913                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39590391                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39590391                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39590391                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39590391                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33833091                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33833091                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33833091                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33833091                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3405596974189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3405596974189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3405596974189                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3405596974189                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151463                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151463                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151463                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151463                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100658.759621                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100658.759621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100658.759621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100658.759621                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33741906                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    136907226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      136907226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     64615044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     64615044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5933048850500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5933048850500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    201522270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    201522270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.320635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.320635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91821.478145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91821.478145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34842080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34842080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29772964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29772964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3022484861500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3022484861500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101517.768318                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101517.768318                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     13045159                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13045159                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8808438                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8808438                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 701224597896                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 701224597896                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21853597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21853597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79608.279913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79608.279913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4748311                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4748311                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4060127                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4060127                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 383112112689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 383112112689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.185788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.185788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94359.637688                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94359.637688                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2964669                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2964669                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       141922                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       141922                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   8093818000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8093818000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      3106591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      3106591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.045684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57030.044672                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57030.044672                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        51297                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        51297                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        90625                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        90625                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5712038500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5712038500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63029.390345                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63029.390345                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2978914                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2978914                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        58615                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        58615                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    502732000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    502732000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      3037529                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      3037529                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019297                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019297                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8576.848929                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8576.848929                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        58581                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        58581                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    444212000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    444212000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7582.868165                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7582.868165                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       733000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       733000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       672000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       672000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       171363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         171363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        96371                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        96371                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2062193984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2062193984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       267734                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       267734                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.359951                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.359951                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21398.491081                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21398.491081                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          774                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          774                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        95597                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        95597                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1937728485                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1937728485                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.357060                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.357060                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20269.762493                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20269.762493                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.881654                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          190179108                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33933086                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.604533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.881654                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996302                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996302                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        493508499                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       493508499                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1935118390000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69997490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36352896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58479547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       165609181                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         87675003                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             153                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          198391                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        115731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         314122                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           95                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7746856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7746857                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11126454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58871035                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        28154                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        28154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     13984305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97962484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19390183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    101526895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232863867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    596603200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4161034496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    827270976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4313548992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9898457664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       271426500                       # Total snoops (count)
system.tol2bus.snoopTraffic                1146482560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        348821358                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234311                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.452781                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              271550154     77.85%     77.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               72813366     20.87%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4454215      1.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3623      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          348821358                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155124639395                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49172698462                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7004044499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50981728388                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9705951272                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           229616                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
