
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/FMC_IMAGEON/2013_3/avnet_fmc_imageon_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 280.969 ; gain = 49.676
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 399.816 ; gain = 118.848
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_hdmio_rgb_imp_1HP3WGE' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1977]
INFO: [Synth 8-638] synthesizing module 'design_1_fmc_imageon_hdmi_out_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/synth/design_1_fmc_imageon_hdmi_out_0_0.vhd:76]
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'fmc_imageon_hdmi_out' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:70' bound to instance 'U0' of component 'fmc_imageon_hdmi_out' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/synth/design_1_fmc_imageon_hdmi_out_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_hdmi_out' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:100]
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:157]
INFO: [Synth 8-3491] module 'adv7511_embed_syncs' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:40' bound to instance 'embed_syncs_l' of component 'adv7511_embed_syncs' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:200]
INFO: [Synth 8-638] synthesizing module 'adv7511_embed_syncs' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element de_d_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element vblank_df_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element hblank_df_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element de_df_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '6' to '5' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'adv7511_embed_syncs' (1#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:55]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_o' to cell 'ODDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:322]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_t' to cell 'ODDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:336]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:358]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:366]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_hdmi_out' (2#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/fmc_imageon_hdmi_out.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_fmc_imageon_hdmi_out_0_0' (3#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/synth/design_1_fmc_imageon_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_gnd_2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_gnd_2/synth/design_1_gnd_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (4#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_gnd_2' (5#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_gnd_2/synth/design_1_gnd_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_8' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2059]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 2 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_INCLUDE_PIXEL_REPEAT bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_8_cdc_single' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:207]
	Parameter C_SYNC_FF bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (6#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_8_cdc_single' (7#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:207]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_8_coupler' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:294]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 2 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 2 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_8_fifo_async' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 19 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 19 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 19 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 19 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 19456 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 19456 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (8#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (9#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (10#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (10#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (10#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (10#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (11#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (12#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (13#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (14#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (14#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (15#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (15#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (15#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (15#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (16#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (17#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_8_fifo_async' (18#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_8_coupler' (19#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:294]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_8_sync' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:506]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000010000000000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:819]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:647]
WARNING: [Synth 8-6014] Unused sequential element fifo_fid_dly_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:674]
WARNING: [Synth 8-6014] Unused sequential element vtg_fid_dly_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:701]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_8_sync' (20#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:506]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_8_formatter' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1136]
	Parameter C_NATIVE_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_8_formatter' (21#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1136]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net fifo_underflow_from_remap in module/entity v_axi4s_vid_out_v4_0_8 does not have driver. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2177]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_8' (22#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2059]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (23#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 30 connections, but only 23 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2149]
INFO: [Synth 8-638] synthesizing module 'design_1_v_cresample_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/synth/design_1_v_cresample_0_0.vhd:77]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 1 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_HAS_DEBUG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MAX_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_CHROMA_PARITY bound to: 1 - type: integer 
	Parameter C_FIELD_PARITY bound to: 1 - type: integer 
	Parameter C_INTERLACED bound to: 0 - type: integer 
	Parameter C_NUM_H_TAPS bound to: 3 - type: integer 
	Parameter C_NUM_V_TAPS bound to: 0 - type: integer 
	Parameter C_CONVERT_TYPE bound to: 2 - type: integer 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'v_cresample' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/44a9/hdl/v_cresample_v4_0_vh_rfs.vhd:9937' bound to instance 'U0' of component 'v_cresample' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/synth/design_1_v_cresample_0_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_cresample_0_0' (36#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/synth/design_1_v_cresample_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_1_v_rgb2ycrcb_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/synth/design_1_v_rgb2ycrcb_0_0.vhd:77]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 1 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter c_s_axi_addr_width bound to: 9 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_DEBUG bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_MAX_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_HAS_CLIP bound to: 1 - type: integer 
	Parameter C_HAS_CLAMP bound to: 1 - type: integer 
	Parameter C_ACOEF bound to: 19595 - type: integer 
	Parameter C_BCOEF bound to: 7471 - type: integer 
	Parameter C_CCOEF bound to: 46727 - type: integer 
	Parameter C_DCOEF bound to: 36962 - type: integer 
	Parameter C_YOFFSET bound to: 16 - type: integer 
	Parameter C_CBOFFSET bound to: 128 - type: integer 
	Parameter C_CROFFSET bound to: 128 - type: integer 
	Parameter C_YMAX bound to: 240 - type: integer 
	Parameter C_YMIN bound to: 16 - type: integer 
	Parameter C_CBMAX bound to: 240 - type: integer 
	Parameter C_CBMIN bound to: 16 - type: integer 
	Parameter C_CRMAX bound to: 240 - type: integer 
	Parameter C_CRMIN bound to: 16 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'v_rgb2ycrcb' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6310' bound to instance 'U0' of component 'v_rgb2ycrcb' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/synth/design_1_v_rgb2ycrcb_0_0.vhd:180]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_rgb2ycrcb_0_0' (55#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/synth/design_1_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:100]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1920 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 1080 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 2200 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 2008 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 2052 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 1 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 0 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd:7219' bound to instance 'U0' of component 'v_tc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:289]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 10 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 512 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (56#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (56#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (57#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (58#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (59#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (66#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:100]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 36 connections, but only 34 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2201]
INFO: [Synth 8-638] synthesizing module 'design_1_vcc_3' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_vcc_3/synth/design_1_vcc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (66#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_vcc_3' (67#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_vcc_3/synth/design_1_vcc_3.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_hdmio_rgb_imp_1HP3WGE' (68#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1977]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_iic_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (68#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (69#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (70#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (71#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (72#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (73#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (74#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (75#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n' (76#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (77#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' (77#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (78#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (79#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (80#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (81#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (82#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (83#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (84#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (85#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (85#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (86#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (87#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_iic_0_0' (88#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-350] instance 'fmc_imageon_iic_0' of module 'design_1_axi_iic_0_0' requires 27 connections, but only 26 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:335]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_vita_color_imp_URJN67' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2240]
INFO: [Synth 8-638] synthesizing module 'design_1_fmc_imageon_vita_receiver_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_vita_receiver_0_0/synth/design_1_fmc_imageon_vita_receiver_0_0.vhd:111]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'vita_receiver_v2_0' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0.vhd:53' bound to instance 'U0' of component 'vita_receiver_v2_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_vita_receiver_0_0/synth/design_1_fmc_imageon_vita_receiver_0_0.vhd:234]
INFO: [Synth 8-638] synthesizing module 'vita_receiver_v2_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0.vhd:139]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'vita_receiver_v2_0_S00_AXI' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:177' bound to instance 'vita_receiver_v2_0_S00_AXI_inst' of component 'vita_receiver_v2_0_S00_AXI' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0.vhd:221]
INFO: [Synth 8-638] synthesizing module 'vita_receiver_v2_0_S00_AXI' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:299]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:844]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1517]
WARNING: [Synth 8-614] signal 'slv_reg0_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg3_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg14_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg15_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg16_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg17_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg18_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg19_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg20_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg21_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg22_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg29_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg48_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg49_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg50_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
WARNING: [Synth 8-614] signal 'slv_reg51_r1' is read in the process but is not in the sensitivity list [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1509]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7series - type: string 
INFO: [Synth 8-113] binding component instance 'vita_clk_div4_l' to cell 'BUFR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:2142]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'fmc_imageon_vita_core' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:99' bound to instance 'VITA_CORE_I' of component 'fmc_imageon_vita_core' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:2158]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_vita_core' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:238]
	Parameter C_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_top' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_top.vhd:52' bound to instance 'vita_spi' of component 'spi_top' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'spi_top' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_top.vhd:123]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_seq' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_seq.vhd:52' bound to instance 'the_spi_seq' of component 'spi_seq' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'spi_seq' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_seq.vhd:97]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
	Parameter gRWbitpolarity bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_seq.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element RWbit_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_seq.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'spi_seq' (89#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_seq.vhd:97]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
INFO: [Synth 8-3491] module 'spi_lowlevel' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_lowlevel.vhd:57' bound to instance 'the_spi_lowlevel' of component 'spi_lowlevel' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'spi_lowlevel' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_lowlevel.vhd:111]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'spi_lowlevel' (90#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_top' (91#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/spi_top.vhd:123]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'afifo_32' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_txfifo_l' of component 'afifo_32' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1101]
INFO: [Synth 8-638] synthesizing module 'afifo_32' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:31]
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:37]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:37]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:37]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'afifo_32_l' of component 'fifo_generator_v13_2_1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:466]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (92#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (92#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized2' (96#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'afifo_32' (110#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:31]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'afifo_32' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_rxfifo_l' of component 'afifo_32' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1122]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter NROF_CONTR_CONN bound to: 5 - type: integer 
	Parameter NROF_CLOCKCOMP bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DATAPATH bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_interface' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:53' bound to instance 'vita_iserdes' of component 'iserdes_interface' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1189]
INFO: [Synth 8-638] synthesizing module 'iserdes_interface' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:180]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter NROF_CONTR_CONN bound to: 5 - type: integer 
	Parameter NROF_CLOCKCOMP bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DATAPATH bound to: 1 - type: bool 
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_idelayctrl' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_idelayctrl.vhd:42' bound to instance 'serdesidelayrefclk' of component 'iserdes_idelayctrl' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:445]
INFO: [Synth 8-638] synthesizing module 'iserdes_idelayctrl' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_idelayctrl.vhd:57]
	Parameter NROF_DELAYCTRLS bound to: 1 - type: integer 
	Parameter IDELAYCLK_MULT bound to: 3 - type: integer 
	Parameter IDELAYCLK_DIV bound to: 1 - type: integer 
	Parameter GENIDELAYCLK bound to: 0 - type: bool 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'u_idelayctrl' to cell 'IDELAYCTRL' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_idelayctrl.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'iserdes_idelayctrl' (111#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_idelayctrl.vhd:57]
	Parameter NROF_CONN bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'iserdes_compare' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_compare.vhd:46' bound to instance 'co' of component 'iserdes_compare' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:462]
INFO: [Synth 8-638] synthesizing module 'iserdes_compare' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_compare.vhd:69]
	Parameter NROF_CONN bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_compare.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element orstatus_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_compare.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'iserdes_compare' (112#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_compare.vhd:69]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_clocks' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:56' bound to instance 'ic' of component 'iserdes_clocks' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:483]
INFO: [Synth 8-638] synthesizing module 'iserdes_clocks' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:148]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter CLKSPEED bound to: 62 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_INPLL bound to: 0 - type: bool 
	Parameter USE_OUTPLL bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_IN bound to: 1 - type: bool 
	Parameter USE_LS_EXT_CLK_IN bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_IN bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_IN bound to: 0 - type: bool 
	Parameter USE_HS_REGIONAL_CLK bound to: 1 - type: bool 
	Parameter USE_LS_REGIONAL_CLK bound to: 0 - type: bool 
	Parameter USE_HS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_LS_EXT_CLK_OUT bound to: 0 - type: bool 
	Parameter USE_DIFF_HS_CLK_OUT bound to: 1 - type: bool 
	Parameter USE_DIFF_LS_CLK_OUT bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:406]
INFO: [Synth 8-113] binding component instance 'LSoutput_BUFGMUX_inst' to cell 'BUFGMUX_CTRL' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:699]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:1043]
INFO: [Synth 8-113] binding component instance 'BUFIO_regional_hs_clk_in' to cell 'BUFIO' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:1070]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7series - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_regional_hs_clk_in' to cell 'BUFR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:1204]
WARNING: [Synth 8-6014] Unused sequential element MULT_RST_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:1295]
WARNING: [Synth 8-6014] Unused sequential element DIV_RST_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:1296]
INFO: [Synth 8-256] done synthesizing module 'iserdes_clocks' (113#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_clocks.vhd:148]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-638] synthesizing module 'iserdes_datadeser' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:126]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-5640] Port 'bit_width' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:128]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'iserdes_control' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:59' bound to instance 'cb' of component 'iserdes_control' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:381]
INFO: [Synth 8-638] synthesizing module 'iserdes_control' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:118]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:307]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:414]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:426]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:427]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:428]
WARNING: [Synth 8-6014] Unused sequential element done_align_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:357]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'iserdes_control' (114#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_control.vhd:118]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'iserdes_sync' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_sync.vhd:46' bound to instance 'ss' of component 'iserdes_sync' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:436]
INFO: [Synth 8-638] synthesizing module 'iserdes_sync' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_sync.vhd:103]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iserdes_sync' (115#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_sync.vhd:103]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'iserdes_mux' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_mux.vhd:56' bound to instance 'im' of component 'iserdes_mux' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:490]
INFO: [Synth 8-638] synthesizing module 'iserdes_mux' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_mux.vhd:96]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_CONN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iserdes_mux' (116#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_mux.vhd:96]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_core' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:53' bound to instance 'ic' of component 'iserdes_core' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:535]
INFO: [Synth 8-638] synthesizing module 'iserdes_core' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:109]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:175]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:184]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:279]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Master_iserdes' to cell 'ISERDESE2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:416]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Slave_iserdes' to cell 'ISERDESE2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:641]
	Parameter ALMOST_EMPTY_OFFSET bound to: 12'b000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 12'b000010000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-113] binding component instance 'FIFO18_inst' to cell 'FIFO18' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:735]
INFO: [Synth 8-256] done synthesizing module 'iserdes_core' (117#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_core.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'iserdes_datadeser' (118#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:126]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:547]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:547]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:547]
	Parameter NROF_CONN bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter RETRY_MAX bound to: 32767 - type: integer 
	Parameter STABLE_COUNT bound to: 16 - type: integer 
	Parameter TAP_COUNT_MAX bound to: 32 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter USE_FIFO bound to: 1 - type: bool 
	Parameter USE_BLOCKRAMFIFO bound to: 1 - type: bool 
	Parameter INVERT_OUTPUT bound to: 0 - type: bool 
	Parameter INVERSE_BITORDER bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:547]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:435]
INFO: [Synth 8-256] done synthesizing module 'iserdes_interface' (119#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/iserdes_interface.vhd:180]
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'syncchanneldecoder' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:51' bound to instance 'vita_syncchanneldecoder' of component 'syncchanneldecoder' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1301]
INFO: [Synth 8-638] synthesizing module 'syncchanneldecoder' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:142]
	Parameter NROF_CONN bound to: 5 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element DataDelayPipe_reg[4] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element DataDelayPipe_reg[5] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element startwindowid_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:385]
WARNING: [Synth 8-6014] Unused sequential element endwindowid_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element datavalid_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'syncchanneldecoder' (120#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/syncchanneldecoder.vhd:142]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
INFO: [Synth 8-3491] module 'crc_checker' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:55' bound to instance 'vita_crc_checker' of component 'crc_checker' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1393]
INFO: [Synth 8-638] synthesizing module 'crc_checker' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:104]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:172]
INFO: [Synth 8-638] synthesizing module 'crc_calc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:78]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element CRC_own_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element CRC_own_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[10] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[9] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[8] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[7] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[6] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[5] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[4] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[3] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[2] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element tmparray_reg[1] was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'crc_calc' (121#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:78]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:189]
INFO: [Synth 8-638] synthesizing module 'crc_comp' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:71]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'crc_comp' (122#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:71]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:172]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:189]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:172]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:189]
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter POLYNOMIAL bound to: 11'b11001001111 
	Parameter USE_CRC_TOOL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'crc_calc' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:172]
	Parameter DATAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'crc_comp' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:189]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'crc_checker' (123#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/crc_check.vhd:104]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'remapper' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/remapper.vhd:54' bound to instance 'vita_remapper' of component 'remapper' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1444]
INFO: [Synth 8-638] synthesizing module 'remapper' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/remapper.vhd:98]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter NROF_WINDOWS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'remapper' (124#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/remapper.vhd:98]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter ENABLECORRECT bound to: 1 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'correct_column_fpn_prnu_dsp48e' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:59' bound to instance 'vita_blc' of component 'correct_column_fpn_prnu_dsp48e' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'correct_column_fpn_prnu_dsp48e' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:92]
	Parameter NROF_DATACONN bound to: 4 - type: integer 
	Parameter DATAWIDTH bound to: 10 - type: integer 
	Parameter ENABLECORRECT bound to: 1 - type: bool 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'the_correct_block' of component 'DSP48E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:291]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'the_correct_block' of component 'DSP48E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:291]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'the_correct_block' of component 'DSP48E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:291]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'the_correct_block' of component 'DSP48E' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'correct_column_fpn_prnu_dsp48e' (125#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/correct_column_fpn_prnu_dsp48e.vhd:92]
INFO: [Synth 8-3491] module 'triggergenerator' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/triggergenerator.vhd:53' bound to instance 'vita_triggergenerator' of component 'triggergenerator' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1531]
INFO: [Synth 8-638] synthesizing module 'triggergenerator' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'triggergenerator' (126#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/triggergenerator.vhd:81]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'pulse_regen' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:8' bound to instance 'framestart2_regen_l' of component 'pulse_regen' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1613]
INFO: [Synth 8-638] synthesizing module 'pulse_regen' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:26]
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:32]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:32]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'pulse_regen_l' of component 'fifo_generator_v13_2_1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'pulse_regen' (128#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/pulse_regen.vhd:26]
	Parameter HWidth_g bound to: 16 - type: integer 
	Parameter VWidth_g bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'VideoSyncGen' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:54' bound to instance 'syncgen_l' of component 'VideoSyncGen' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1635]
INFO: [Synth 8-638] synthesizing module 'VideoSyncGen' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:93]
	Parameter HWidth_g bound to: 16 - type: integer 
	Parameter VWidth_g bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:123]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:199]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:308]
WARNING: [Synth 8-6014] Unused sequential element VSyncDone_s_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element VSyncStateD1_s_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'VideoSyncGen' (129#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/videosyncgen.vhd:93]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'afifo_64i_16o' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:8' bound to instance 'demux_fifo_l' of component 'afifo_64i_16o' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1706]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_16o' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:30]
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:36]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:36]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:36]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4093 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4092 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_RD_DEPTH bound to: 16384 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'afifo_64i_16o_l' of component 'fifo_generator_v13_2_1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:463]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized3' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized3' (139#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized4' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized4' (139#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_16o' (141#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/afifo_64i_16o.vhd:30]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_vita_clk_pll_o' to cell 'ODDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1938]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_vita_clk_pll_t' to cell 'ODDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_reset_n' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1974]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1982]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1982]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_trigger' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1982]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_clk_pll' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1990]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_sclk' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:1997]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_ssel_n' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:2004]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_mosi' to cell 'OBUFT' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:2011]
WARNING: [Synth 8-3848] Net TIMEOUTONACK in module/entity fmc_imageon_vita_core does not have driver. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_vita_core' (142#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/fmc_imageon_vita_core.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:780]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:791]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:792]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:793]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:794]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:795]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:796]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:797]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:798]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:799]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:806]
WARNING: [Synth 8-6014] Unused sequential element slv_reg48_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:825]
WARNING: [Synth 8-6014] Unused sequential element slv_reg49_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:826]
WARNING: [Synth 8-6014] Unused sequential element slv_reg50_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:827]
WARNING: [Synth 8-6014] Unused sequential element slv_reg51_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:828]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:842]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1699]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:1833]
INFO: [Synth 8-256] done synthesizing module 'vita_receiver_v2_0_S00_AXI' (143#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'vita_receiver_v2_0' (144#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'design_1_fmc_imageon_vita_receiver_0_0' (145#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_vita_receiver_0_0/synth/design_1_fmc_imageon_vita_receiver_0_0.vhd:111]
WARNING: [Synth 8-350] instance 'fmc_imageon_vita_receiver_0' of module 'design_1_fmc_imageon_vita_receiver_0_0' requires 47 connections, but only 46 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2508]
INFO: [Synth 8-638] synthesizing module 'design_1_gnd_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_gnd_0/synth/design_1_gnd_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_gnd_0' (146#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_gnd_0/synth/design_1_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_cfa_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/synth/design_1_v_cfa_0_0.vhd:98]
	Parameter c_s_axis_video_data_width bound to: 8 - type: integer 
	Parameter c_m_axis_video_data_width bound to: 8 - type: integer 
	Parameter c_s_axis_video_tdata_width bound to: 8 - type: integer 
	Parameter c_m_axis_video_tdata_width bound to: 24 - type: integer 
	Parameter c_s_axis_video_format bound to: 12 - type: integer 
	Parameter c_m_axis_video_format bound to: 2 - type: integer 
	Parameter c_s_axis_video_tuser_width bound to: 1 - type: integer 
	Parameter c_m_axis_video_tuser_width bound to: 1 - type: integer 
	Parameter c_s_axi_addr_width bound to: 9 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter c_s_axi_clk_freq_hz bound to: 100000000 - type: integer 
	Parameter c_bayer_phase bound to: 3 - type: integer 
	Parameter c_active_rows bound to: 1080 - type: integer 
	Parameter c_active_cols bound to: 1920 - type: integer 
	Parameter c_max_cols bound to: 1920 - type: integer 
	Parameter c_has_intc_if bound to: 0 - type: integer 
	Parameter c_has_axi4_lite bound to: 1 - type: integer 
	Parameter c_has_debug bound to: 0 - type: integer 
	Parameter c_hor_filt bound to: 0 - type: integer 
	Parameter c_fringe_tol bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_cfa' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:7689' bound to instance 'U0' of component 'v_cfa' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/synth/design_1_v_cfa_0_0.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized38' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized38' (146#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized39' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized39' (146#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (146#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (146#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (146#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module dpram 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module dpram 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module dpram 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_cfa_0_0' (174#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/synth/design_1_v_cfa_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'v_cfa_0' of module 'design_1_v_cfa_0_0' requires 34 connections, but only 33 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2557]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_7' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1714]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 1 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_INCLUDE_PIXEL_DROP bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_7_cdc_single' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:207]
	Parameter C_SYNC_FF bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_7_cdc_single' (175#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:207]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_7_formatter' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:520]
	Parameter C_NATIVE_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_7_formatter' (176#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:520]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_7_coupler' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:293]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 1 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 1 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_7_fifo_async' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 11264 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 11264 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 11 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 11 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (176#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (176#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async__parameterized0' (176#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_7_fifo_async' (177#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_7_coupler' (178#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:293]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net fifo_overflow_from_remap in module/entity v_vid_in_axi4s_v4_0_7 does not have driver. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1820]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_7' (179#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1714]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (180#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' requires 28 connections, but only 22 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2591]
INFO: [Synth 8-638] synthesizing module 'design_1_vcc_1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_vcc_1/synth/design_1_vcc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_vcc_1' (181#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_vcc_1/synth/design_1_vcc_1.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_vita_color_imp_URJN67' (182#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2240]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/synth/design_1_proc_sys_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/synth/design_1_proc_sys_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (183#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (183#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (184#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' (185#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (186#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (187#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0' (188#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/synth/design_1_proc_sys_reset_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'design_1_proc_sys_reset_0' requires 10 connections, but only 7 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:426]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (189#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (190#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (191#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (192#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:366]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (193#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 80 connections, but only 65 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:434]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:634]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2618]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (194#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (195#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (196#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (197#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (198#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (199#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (199#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (200#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (201#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (202#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (202#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (202#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (203#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (204#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (204#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (204#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (204#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (205#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (206#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (207#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (208#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (209#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (210#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 60 connections, but only 58 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2857]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (211#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2618]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2918]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (212#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (213#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2918]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3228]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (214#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 60 connections, but only 58 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3467]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (215#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3228]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3528]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (216#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3528]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3786]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (217#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 60 connections, but only 58 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4025]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (218#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3786]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4086]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' (218#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_4' (219#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_4' requires 79 connections, but only 77 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4401]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (220#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4086]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (221#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (222#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (222#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (222#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (222#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (223#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (224#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' (225#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' (226#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_arbiter_resp' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 6 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_arbiter_resp' (227#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26722]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (228#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26722]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (229#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor' (230#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (230#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' (230#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (231#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' (231#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' (232#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router' (233#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' (233#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' (234#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (235#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 6 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' (236#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar' (237#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (238#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (239#1) [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (240#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:634]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'design_1_processing_system7_0_axi_periph_0' requires 157 connections, but only 131 given [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1' (241#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (242#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (243#1) [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_arlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1CFO1MB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1CFO1MB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:11 ; elapsed = 00:05:23 . Memory (MB): peak = 859.508 ; gain = 578.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_UNDERFLOW_INST:DAT_IN to constant 0 [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2246]
INFO: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST:DAT_IN to constant 0 [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1939]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:16 ; elapsed = 00:05:29 . Memory (MB): peak = 859.508 ; gain = 578.539
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/fmc_imageon_iic_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/fmc_imageon_iic_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0_board.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0_board.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0/design_1_proc_sys_reset_0.xdc] for cell 'design_1_i/proc_sys_reset/U0'
Parsing XDC File [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc]
INFO: [Timing 38-2] Deriving generated clocks [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc:141]
Finished Parsing XDC File [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_vita_passthrough.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_cfa_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_cfa_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_cresample_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_cresample_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_rgb2ycrcb_0/U0'
Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_tc_0/U0'
Finished Parsing XDC File [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_COUPLER_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_COUPLER_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/fmc_imageon_vita_color/fmc_imageon_vita_receiver_0/U0/vita_receiver_v2_0_S00_AXI_inst/VITA_CORE_I/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_hdmio_rgb/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/fmc_imageon_vita_color/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 4 instances
  FDR => FDRE: 27 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FIFO18 => FIFO18E1: 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1194.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:25 ; elapsed = 00:06:39 . Memory (MB): peak = 1194.375 ; gain = 913.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
WARNING: [Synth 8-6014] Unused sequential element q_int_reg was removed.  [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:758]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'spi_seq_reg' in module 'spi_seq'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clockstate_reg' in module 'spi_lowlevel'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'TriggerState_reg' in module 'triggergenerator'
INFO: [Synth 8-5544] ROM "TriggerState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DeA1_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lockedmonitorstate_reg' in module 'iserdes_clocks'
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncstate_reg' in module 'iserdes_sync'
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:818]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0000 |                             0000
     C_SYNC_CALN_SOF_VTG |                             0001 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0010 |                             0010
      C_SYNC_FALN_ACTIVE |                             0011 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0100 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0101 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             0110 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             0111 |                             0110
        C_SYNC_FALN_LOCK |                             1000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1001 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             1010 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             1011 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_8_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          read_en_active |                             0001 |                             0101
         read_en_active2 |                             0010 |                             0110
            getfifovalue |                             0011 |                             0111
               waitsync1 |                             0100 |                             0001
          waitsync1first |                             0101 |                             0010
               waitsync2 |                             0110 |                             0011
               dospicomm |                             0111 |                             1000
      wait_spi_comm_busy |                             1000 |                             1001
  wait_spi_comm_busy_off |                             1001 |                             1010
        check_fifo_empty |                             1010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_seq_reg' using encoding 'sequential' in module 'spi_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  bridge |                              001 |                              001
               cs_active |                              010 |                              010
           first_clk_low |                              011 |                              011
                clk_high |                              100 |                              100
           enable_active |                              101 |                              110
                 clk_low |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockstate_reg' using encoding 'sequential' in module 'spi_lowlevel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               trig0high |                              001 |                              001
                trig0low |                              010 |                              010
               trig1high |                              011 |                              011
                trig1low |                              100 |                              100
               trig2high |                              101 |                              101
                trig2low |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TriggerState_reg' using encoding 'sequential' in module 'triggergenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                             0000
            assertreset2 |                          0000010 |                             0100
             waitlocked2 |                          0000100 |                             0101
            checklocked2 |                          0001000 |                             0110
            assertreset3 |                          0010000 |                             0111
             waitlocked3 |                          0100000 |                             1000
            checklocked3 |                          1000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockedmonitorstate_reg' using encoding 'one-hot' in module 'iserdes_clocks'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           waitdatavalid |                               01 |                               01
              waitreqlow |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncstate_reg' using encoding 'sequential' in module 'iserdes_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:12 ; elapsed = 00:07:32 . Memory (MB): peak = 1194.375 ; gain = 913.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |fmc_imageon_hdmi_out__GC0              |           1|       529|
|2     |fmc_imageon_hdmio_rgb_imp_1HP3WGE__GC0 |           1|     20658|
|3     |iserdes_clocks__GC0                    |           1|       473|
|4     |iserdes_core__GC0                      |           1|         5|
|5     |iserdes_datadeser__GC0                 |           1|      3500|
|6     |iserdes_interface__GC0                 |           1|        32|
|7     |fmc_imageon_vita_core__GC0             |           1|     18458|
|8     |vita_receiver_v2_0_S00_AXI__GC0        |           1|     16532|
|9     |fmc_imageon_vita_color_imp_URJN67__GC0 |           1|     26853|
|10    |design_1__GC0                          |           1|     20875|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'embed_syncs_l/vblank_d_reg' and it is trimmed from '4' to '3' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/work/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[0]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[1]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[2]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[3]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[4]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[5]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[6]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[7]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[8]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[9]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[10]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[11]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[12]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[32]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[13]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[14]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[34]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/video_data_d1_reg[15]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[35]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/vblank_d_reg[1]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/embed_syncs_l/hblank_d_reg[1]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[0]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[1]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[2]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[3]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[4]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[5]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[6]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[7]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[8]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[9]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[10]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[11]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[12]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[13]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[14]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_video_t_reg[15]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/hdmio_spdif_t_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[17]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[18]' (FD) to 'design_1_i/fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0/U0i_0/debug_o_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\fmc_imageon_hdmio_rgb/fmc_imageon_hdmi_out_0 /U0i_0/\debug_o_reg[39] )
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[5][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[4][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[3][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[2][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[1][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[0][0]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[5][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[4][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[3][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[2][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[1][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[0][1]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[5][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[4][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[3][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[2][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[1][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[0][2]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[5][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[4][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[3][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[2][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[1][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[0][3]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[5][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[4][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[3][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[2][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[1][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[0][4]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[5][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[4][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[3][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[2][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[1][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[0][5]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[9][6]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[8][6]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[7][6]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'iserdes_datadeser__GC0:/cb/compare_reg[6][6]' (FDC) to 'iserdes_datadeser__GC0:/cb/compare_reg[8][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:802]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:803]
DSP Report: Generating DSP plusOp, operation Mode is: (A2*B2)'.
DSP Report: register ar_reg is absorbed into DSP plusOp.
DSP Report: register br_reg is absorbed into DSP plusOp.
DSP Report: register pr_reg is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
DSP Report: Generating DSP mac_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:802]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:803]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:802]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8a5f/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:803]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
DSP Report: Generating DSP rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2], operation Mode is: (A*B)'.
DSP Report: register rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2] is absorbed into DSP rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2].
DSP Report: register rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[1] is absorbed into DSP rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2].
DSP Report: operator rgb2ycrcb_top_inst/intcore/mult_aRG/multOp is absorbed into DSP rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2].
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 19 bits, new ram width 18 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_axi4s_vid_out_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /i_2/\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_axi4s_vid_out_0/inst/\SYNC_INST/status_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_rgb2ycrcb_0/U0/U_VIDEO_CTRL/\GEN_HAS_IRQ.irq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/found_lock_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_chroma_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-115] binding instance 'i_69' in module 'partition' to reference 'logic__109' which has no pins
WARNING: [Synth 8-115] binding instance 'i_70' in module 'partition' to reference 'logic__110' which has no pins
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
DSP Report: Generating DSP mac_reg, operation Mode is: (C'+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register cr_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
DSP Report: Generating DSP mac_reg, operation Mode is: (C'+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register cr_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
DSP Report: Generating DSP mac_reg, operation Mode is: (C'+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register cr_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
DSP Report: Generating DSP mac_reg, operation Mode is: (C'+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register cr_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
DSP Report: Generating DSP plusOp, operation Mode is: (A2*B2)'.
DSP Report: register br_reg is absorbed into DSP plusOp.
DSP Report: register ar_reg is absorbed into DSP plusOp.
DSP Report: register pr_reg is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
DSP Report: Generating DSP mac_reg, operation Mode is: (PCIN+A2:B2)'.
DSP Report: register cr_reg is absorbed into DSP mac_reg.
DSP Report: register A is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:593]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:592]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[1][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[1][7:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:299]
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[2][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[2][7:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:299]
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[3][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[3][7:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:299]
INFO: [Synth 8-4471] merging register 'delay_match_green_intpol/needs_delay.shift_register_reg[4][7:0]' into 'delay_G_r3c1_d/needs_delay.shift_register_reg[4][7:0]' [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4fdf/hdl/v_cfa_v7_0_vh_rfs.vhd:299]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][31]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][30]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][29]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][28]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][27]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][26]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][25]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][24]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][23]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][22]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][21]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][20]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][19]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][18]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][17]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][16]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][15]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][14]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][13]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][12]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][11]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][10]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][9]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][8]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][7]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][6]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][4]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][3]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][2]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][1]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][0]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][31]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][30]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][29]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][28]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][23]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][20]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][15]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][14]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][13]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]) is unused and will be removed from module video_ctrl__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_G_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_G_delay_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /pix_matrix_G/\line_len_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_RB_BR_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_RB_BR_delay_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /pix_matrix_RB/\line_len_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_RB_G_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (v_cfa_0/U0/\cfa_top_inst/intcore/var_min_cfa_instance /\active_to_OutMux_delay_reg[1] )
INFO: [Synth 8-3332] Sequential element (i_reg[15]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[16]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[17]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[18]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[19]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[20]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[21]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[22]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[23]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[24]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[25]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[26]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[27]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[28]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[29]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[30]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[31]) is unused and will be removed from module timing_delay__1.
INFO: [Synth 8-3332] Sequential element (i_reg[15]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[16]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[17]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[18]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[19]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[20]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[21]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[22]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[23]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[24]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[25]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[26]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[27]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[28]) is unused and will be removed from module timing_delay__2.
INFO: [Synth 8-3332] Sequential element (i_reg[29]) is unused and will be removed from module timing_delay__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (v_cfa_0/U0/video_cntrl/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:07 ; elapsed = 00:08:53 . Memory (MB): peak = 1194.375 ; gain = 913.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |fmc_imageon_hdmi_out__GC0              |           1|       288|
|2     |fmc_imageon_hdmio_rgb_imp_1HP3WGE__GC0 |           1|     12964|
|3     |iserdes_clocks__GC0                    |           1|       212|
|4     |iserdes_core__GC0                      |           5|         5|
|5     |iserdes_datadeser__GC0                 |           5|      1506|
|6     |iserdes_interface__GC0                 |           1|        29|
|7     |fmc_imageon_vita_core__GC0             |           1|      9109|
|8     |vita_receiver_v2_0_S00_AXI__GC0        |           1|      5437|
|9     |fmc_imageon_vita_color_imp_URJN67__GC0 |           1|     19719|
|10    |design_1__GC0                          |           1|     13020|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:41 ; elapsed = 00:09:30 . Memory (MB): peak = 1354.762 ; gain = 1073.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:55 ; elapsed = 00:09:45 . Memory (MB): peak = 1414.473 ; gain = 1133.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |fmc_imageon_hdmi_out__GC0              |           1|       288|
|2     |fmc_imageon_hdmio_rgb_imp_1HP3WGE__GC0 |           1|     12964|
|3     |iserdes_clocks__GC0                    |           1|       212|
|4     |iserdes_core__GC0                      |           5|         5|
|5     |iserdes_datadeser__GC0                 |           5|      1061|
|6     |iserdes_interface__GC0                 |           1|        29|
|7     |fmc_imageon_vita_core__GC0             |           1|      8452|
|8     |vita_receiver_v2_0_S00_AXI__GC0        |           1|      5360|
|9     |fmc_imageon_vita_color_imp_URJN67__GC0 |           1|     19719|
|10    |design_1__GC0                          |           1|     13020|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_colori_1/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w1/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_colori_1/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w1/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_colori_1/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w3/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_colori_1/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w3/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_colori_1/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/one_over/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:49 ; elapsed = 00:11:11 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |fmc_imageon_hdmio_rgb_imp_1HP3WGE__GC0 |           1|      8006|
|2     |fmc_imageon_vita_color_imp_URJN67__GC0 |           1|     12472|
|3     |design_1__GC0                          |           1|      8128|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w1/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w1/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w3/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_w3/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/fmc_imageon_vita_color/v_cfa_0/U0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/one_over/block_ram.data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_spdif_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net ipif_Addr[2]. Fanout reduced from 703 to 112 by creating 6 replicas.
INFO: [Synth 8-5365] Flop U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11] is being inverted and renamed to U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net ipif_Addr[2]. Fanout reduced from 135 to 68 by creating 2 replicas.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[13] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[13]_inv.
INFO: [Synth 8-5778] max_fanout handling on net intc_if[0] is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
WARNING: [Synth 8-5410] Found another clock driver \U0/vita_receiver_v2_0_S00_AXI_inst/vita_clk_div4_l :O [d:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/deb8/hdl/vita_receiver_v2_0_S00_AXI.vhd:2142]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:05 ; elapsed = 00:11:28 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:05 ; elapsed = 00:11:29 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:20 ; elapsed = 00:11:47 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:21 ; elapsed = 00:11:48 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:22 ; elapsed = 00:11:49 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:23 ; elapsed = 00:11:50 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DSP48E_bbox_3 |     1|
|2     |DSP48E_bbox_4 |     1|
|3     |DSP48E_bbox_5 |     1|
|4     |DSP48E_bbox_6 |     1|
|5     |BIBUF         |   130|
|6     |BUFG          |     4|
|7     |BUFGMUX_CTRL  |     1|
|8     |BUFIO         |     1|
|9     |BUFR          |     1|
|10    |BUFR_1        |     1|
|11    |CARRY4        |  1199|
|12    |DSP48E1       |     2|
|13    |DSP48E1_1     |     1|
|14    |DSP48E1_2     |     5|
|15    |DSP48E1_3     |     1|
|16    |DSP48E1_4     |     4|
|17    |DSP48E1_5     |     1|
|18    |FIFO18        |     5|
|19    |IDELAYCTRL    |     1|
|20    |IDELAYE2      |     5|
|21    |ISERDESE2     |     5|
|22    |ISERDESE2_1   |     5|
|23    |LUT1          |  1198|
|24    |LUT2          |  2645|
|25    |LUT3          |  3130|
|26    |LUT4          |  2001|
|27    |LUT5          |  1623|
|28    |LUT6          |  4108|
|29    |MUXCY         |    26|
|30    |MUXCY_L       |     9|
|31    |MUXF7         |   481|
|32    |MUXF8         |    67|
|33    |ODDR          |     4|
|34    |PS7           |     1|
|35    |RAM32M        |    37|
|36    |RAM64X1S      |     2|
|37    |RAMB18E1_4    |     2|
|38    |RAMB18E1_5    |     2|
|39    |RAMB18E1_6    |     2|
|40    |RAMB36E1      |     3|
|41    |RAMB36E1_1    |     4|
|42    |RAMB36E1_3    |     1|
|43    |RAMB36E1_4    |     4|
|44    |SRL16         |     1|
|45    |SRL16E        |   557|
|46    |SRLC32E       |   252|
|47    |XORCY         |    12|
|48    |FDCE          |  1837|
|49    |FDPE          |   537|
|50    |FDR           |    19|
|51    |FDRE          | 16655|
|52    |FDSE          |   685|
|53    |IBUF          |     4|
|54    |IBUFDS        |     6|
|55    |IOBUF         |     2|
|56    |OBUF          |     1|
|57    |OBUFT         |    26|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:23 ; elapsed = 00:11:50 . Memory (MB): peak = 1434.988 ; gain = 1154.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 542 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:10 ; elapsed = 00:11:00 . Memory (MB): peak = 1434.988 ; gain = 819.152
Synthesis Optimization Complete : Time (s): cpu = 00:10:23 ; elapsed = 00:11:57 . Memory (MB): peak = 1434.988 ; gain = 1154.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1928 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 11 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 4 instances
  FDR => FDRE: 19 instances
  FIFO18 => FIFO18E1: 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 37 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1334 Infos, 294 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:47 ; elapsed = 00:12:29 . Memory (MB): peak = 1434.988 ; gain = 1154.020
INFO: [Common 17-1381] The checkpoint 'D:/Rohith/PASSthrough_VITA/in_2017.4/16Feb2018/VITA_passthrough/project_2/project_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1434.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.926 . Memory (MB): peak = 1434.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 15:00:03 2018...
