# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 9\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUModifierSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14
msgid "Notation"
msgstr "Notation"

#: ../../../AMDGPUModifierSyntax.rst:14 ../../../AMDGPUModifierSyntax.rst:38
#: ../../../AMDGPUModifierSyntax.rst:61 ../../../AMDGPUModifierSyntax.rst:85
#: ../../../AMDGPUModifierSyntax.rst:154 ../../../AMDGPUModifierSyntax.rst:172
#: ../../../AMDGPUModifierSyntax.rst:185 ../../../AMDGPUModifierSyntax.rst:198
#: ../../../AMDGPUModifierSyntax.rst:216 ../../../AMDGPUModifierSyntax.rst:239
#: ../../../AMDGPUModifierSyntax.rst:264 ../../../AMDGPUModifierSyntax.rst:289
#: ../../../AMDGPUModifierSyntax.rst:344 ../../../AMDGPUModifierSyntax.rst:386
#: ../../../AMDGPUModifierSyntax.rst:411 ../../../AMDGPUModifierSyntax.rst:431
#: ../../../AMDGPUModifierSyntax.rst:444 ../../../AMDGPUModifierSyntax.rst:457
#: ../../../AMDGPUModifierSyntax.rst:484 ../../../AMDGPUModifierSyntax.rst:499
#: ../../../AMDGPUModifierSyntax.rst:515 ../../../AMDGPUModifierSyntax.rst:547
#: ../../../AMDGPUModifierSyntax.rst:563 ../../../AMDGPUModifierSyntax.rst:576
#: ../../../AMDGPUModifierSyntax.rst:591 ../../../AMDGPUModifierSyntax.rst:607
#: ../../../AMDGPUModifierSyntax.rst:622 ../../../AMDGPUModifierSyntax.rst:642
#: ../../../AMDGPUModifierSyntax.rst:659 ../../../AMDGPUModifierSyntax.rst:675
#: ../../../AMDGPUModifierSyntax.rst:688 ../../../AMDGPUModifierSyntax.rst:770
#: ../../../AMDGPUModifierSyntax.rst:795 ../../../AMDGPUModifierSyntax.rst:819
#: ../../../AMDGPUModifierSyntax.rst:843 ../../../AMDGPUModifierSyntax.rst:884
#: ../../../AMDGPUModifierSyntax.rst:919 ../../../AMDGPUModifierSyntax.rst:950
#: ../../../AMDGPUModifierSyntax.rst:976 ../../../AMDGPUModifierSyntax.rst:996
#: ../../../AMDGPUModifierSyntax.rst:1029
#: ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1066
#: ../../../AMDGPUModifierSyntax.rst:1085
#: ../../../AMDGPUModifierSyntax.rst:1126
#: ../../../AMDGPUModifierSyntax.rst:1160
#: ../../../AMDGPUModifierSyntax.rst:1195
#: ../../../AMDGPUModifierSyntax.rst:1217
#: ../../../AMDGPUModifierSyntax.rst:1240
#: ../../../AMDGPUModifierSyntax.rst:1262
#: ../../../AMDGPUModifierSyntax.rst:1300
#: ../../../AMDGPUModifierSyntax.rst:1329
#: ../../../AMDGPUModifierSyntax.rst:1363
#: ../../../AMDGPUModifierSyntax.rst:1397
#: ../../../AMDGPUModifierSyntax.rst:1447
#: ../../../AMDGPUModifierSyntax.rst:1475
msgid "Description"
msgstr "Description"

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "Syntax and meaning of *x* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:23
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:26
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:31
msgid "offset8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:33
msgid ""
"Specifies an immediate unsigned 8-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:35
msgid "Used with DS instructions which have 2 addresses."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:38 ../../../AMDGPUModifierSyntax.rst:61
#: ../../../AMDGPUModifierSyntax.rst:85 ../../../AMDGPUModifierSyntax.rst:154
#: ../../../AMDGPUModifierSyntax.rst:172 ../../../AMDGPUModifierSyntax.rst:185
#: ../../../AMDGPUModifierSyntax.rst:198 ../../../AMDGPUModifierSyntax.rst:216
#: ../../../AMDGPUModifierSyntax.rst:239 ../../../AMDGPUModifierSyntax.rst:264
#: ../../../AMDGPUModifierSyntax.rst:289 ../../../AMDGPUModifierSyntax.rst:344
#: ../../../AMDGPUModifierSyntax.rst:386 ../../../AMDGPUModifierSyntax.rst:411
#: ../../../AMDGPUModifierSyntax.rst:431 ../../../AMDGPUModifierSyntax.rst:444
#: ../../../AMDGPUModifierSyntax.rst:457 ../../../AMDGPUModifierSyntax.rst:484
#: ../../../AMDGPUModifierSyntax.rst:499 ../../../AMDGPUModifierSyntax.rst:515
#: ../../../AMDGPUModifierSyntax.rst:547 ../../../AMDGPUModifierSyntax.rst:563
#: ../../../AMDGPUModifierSyntax.rst:576 ../../../AMDGPUModifierSyntax.rst:591
#: ../../../AMDGPUModifierSyntax.rst:607 ../../../AMDGPUModifierSyntax.rst:622
#: ../../../AMDGPUModifierSyntax.rst:642 ../../../AMDGPUModifierSyntax.rst:659
#: ../../../AMDGPUModifierSyntax.rst:675 ../../../AMDGPUModifierSyntax.rst:688
#: ../../../AMDGPUModifierSyntax.rst:770 ../../../AMDGPUModifierSyntax.rst:795
#: ../../../AMDGPUModifierSyntax.rst:819 ../../../AMDGPUModifierSyntax.rst:843
#: ../../../AMDGPUModifierSyntax.rst:884 ../../../AMDGPUModifierSyntax.rst:919
#: ../../../AMDGPUModifierSyntax.rst:950 ../../../AMDGPUModifierSyntax.rst:976
#: ../../../AMDGPUModifierSyntax.rst:996 ../../../AMDGPUModifierSyntax.rst:1029
#: ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1066
#: ../../../AMDGPUModifierSyntax.rst:1085
#: ../../../AMDGPUModifierSyntax.rst:1126
#: ../../../AMDGPUModifierSyntax.rst:1160
#: ../../../AMDGPUModifierSyntax.rst:1195
#: ../../../AMDGPUModifierSyntax.rst:1217
#: ../../../AMDGPUModifierSyntax.rst:1240
#: ../../../AMDGPUModifierSyntax.rst:1262
#: ../../../AMDGPUModifierSyntax.rst:1300
#: ../../../AMDGPUModifierSyntax.rst:1329
#: ../../../AMDGPUModifierSyntax.rst:1363
#: ../../../AMDGPUModifierSyntax.rst:1397
#: ../../../AMDGPUModifierSyntax.rst:1447
#: ../../../AMDGPUModifierSyntax.rst:1475
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid "offset:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid ""
"Specifies an unsigned 8-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:44 ../../../AMDGPUModifierSyntax.rst:67
#: ../../../AMDGPUModifierSyntax.rst:134 ../../../AMDGPUModifierSyntax.rst:222
#: ../../../AMDGPUModifierSyntax.rst:245 ../../../AMDGPUModifierSyntax.rst:270
#: ../../../AMDGPUModifierSyntax.rst:295 ../../../AMDGPUModifierSyntax.rst:370
#: ../../../AMDGPUModifierSyntax.rst:694 ../../../AMDGPUModifierSyntax.rst:800
#: ../../../AMDGPUModifierSyntax.rst:863 ../../../AMDGPUModifierSyntax.rst:901
#: ../../../AMDGPUModifierSyntax.rst:931 ../../../AMDGPUModifierSyntax.rst:959
#: ../../../AMDGPUModifierSyntax.rst:1131
#: ../../../AMDGPUModifierSyntax.rst:1167
#: ../../../AMDGPUModifierSyntax.rst:1246
#: ../../../AMDGPUModifierSyntax.rst:1268
#: ../../../AMDGPUModifierSyntax.rst:1307
#: ../../../AMDGPUModifierSyntax.rst:1336
#: ../../../AMDGPUModifierSyntax.rst:1370
#: ../../../AMDGPUModifierSyntax.rst:1404
#: ../../../AMDGPUModifierSyntax.rst:1452
#: ../../../AMDGPUModifierSyntax.rst:1480
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:54
msgid "offset16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:56
msgid ""
"Specifies an immediate unsigned 16-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:58
msgid "Used with DS instructions which have 1 address."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:63 ../../../AMDGPUModifierSyntax.rst:87
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:63
msgid ""
"Specifies an unsigned 16-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:77
msgid "swizzle pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:79
msgid ""
"This is a special modifier which may be used with *ds_swizzle_b32* "
"instruction only. It specifies a swizzle pattern in numeric or symbolic "
"form. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:82
msgid "See AMD documentation for more information."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:87
msgid "Specifies a 16-bit swizzle pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:88
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:88
msgid "Specifies a quad permute mode pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90
msgid "Each number is a lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:91
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:91
msgid "Specifies a bitmask permute mode pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:93
msgid ""
"The pattern converts a 5-bit lane *id* to another lane *id* with which the "
"lane interacts."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:96
msgid ""
"*mask* is a 5 character sequence which specifies how to transform the bits "
"of the lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:100
msgid "The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:102
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:104
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:106
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:108
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:110
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:110
msgid "Specifies a broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:112
msgid "Broadcasts the value of any particular lane to all lanes in its group."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:115
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:118
msgid "The second numeric parameter is an index of the lane being broadcasted."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:121
msgid "The index must not exceed group size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid "Specifies a swap mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:124
msgid "Swaps the neighboring groups of 1, 2, 4, 8 or 16 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:126
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:126
msgid "Specifies a reverse mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:128
msgid "Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:131
msgid ""
"Numeric parameters may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:149 ../../../AMDGPUModifierSyntax.rst:156
msgid "gds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:156
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:161
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:166 ../../../AMDGPUModifierSyntax.rst:174
msgid "done"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:168
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, *exp* instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:174
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:180 ../../../AMDGPUModifierSyntax.rst:187
msgid "compr"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:182
msgid ""
"Indicates if the data are compressed (data are not compressed by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:187
msgid "Data are compressed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:193 ../../../AMDGPUModifierSyntax.rst:200
msgid "vm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:195
msgid "Specifies valid mask flag state (off by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:200
msgid "Set valid mask flag."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:204
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:209 ../../../AMDGPUModifierSyntax.rst:683
msgid "offset12"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:211 ../../../AMDGPUModifierSyntax.rst:685
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:213
msgid "Cannot be used with *global/scratch* opcodes. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:218
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:218 ../../../AMDGPUModifierSyntax.rst:690
msgid ""
"Specifies a 12-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:232
msgid "offset13s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:234
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:236
msgid "Can be used with *global/scratch* opcodes only. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:241
msgid "offset:{-4096..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:241
msgid ""
"Specifies a 13-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:255
msgid "offset12s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:257
msgid ""
"Specifies an immediate signed 12-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:259
msgid "Can be used with *global/scratch* opcodes only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:261 ../../../AMDGPUModifierSyntax.rst:286
#: ../../../AMDGPUModifierSyntax.rst:496 ../../../AMDGPUModifierSyntax.rst:544
#: ../../../AMDGPUModifierSyntax.rst:778 ../../../AMDGPUModifierSyntax.rst:788
#: ../../../AMDGPUModifierSyntax.rst:816 ../../../AMDGPUModifierSyntax.rst:993
msgid "GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:266
msgid "offset:{-2048..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:266
msgid ""
"Specifies a 12-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:280
msgid "offset11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:282
msgid ""
"Specifies an immediate unsigned 11-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:284
msgid "Cannot be used with *global/scratch* opcodes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:291
msgid "offset:{0..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:291
msgid ""
"Specifies an 11-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:303 ../../../AMDGPUModifierSyntax.rst:528
#: ../../../AMDGPUModifierSyntax.rst:538 ../../../AMDGPUModifierSyntax.rst:549
#: ../../../AMDGPUModifierSyntax.rst:717 ../../../AMDGPUModifierSyntax.rst:754
msgid "dlc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:305 ../../../AMDGPUModifierSyntax.rst:530
#: ../../../AMDGPUModifierSyntax.rst:719 ../../../AMDGPUModifierSyntax.rst:756
msgid "See a description :ref:`here<amdgpu_synid_dlc>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:308 ../../../AMDGPUModifierSyntax.rst:392
#: ../../../AMDGPUModifierSyntax.rst:555 ../../../AMDGPUModifierSyntax.rst:565
#: ../../../AMDGPUModifierSyntax.rst:702 ../../../AMDGPUModifierSyntax.rst:744
msgid "glc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:310 ../../../AMDGPUModifierSyntax.rst:394
#: ../../../AMDGPUModifierSyntax.rst:704 ../../../AMDGPUModifierSyntax.rst:746
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:313 ../../../AMDGPUModifierSyntax.rst:571
#: ../../../AMDGPUModifierSyntax.rst:578 ../../../AMDGPUModifierSyntax.rst:712
msgid "lds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:315
msgid "See a description :ref:`here<amdgpu_synid_lds>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:318 ../../../AMDGPUModifierSyntax.rst:397
#: ../../../AMDGPUModifierSyntax.rst:600 ../../../AMDGPUModifierSyntax.rst:609
#: ../../../AMDGPUModifierSyntax.rst:707
msgid "slc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:320 ../../../AMDGPUModifierSyntax.rst:399
#: ../../../AMDGPUModifierSyntax.rst:709
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:323 ../../../AMDGPUModifierSyntax.rst:419
#: ../../../AMDGPUModifierSyntax.rst:615 ../../../AMDGPUModifierSyntax.rst:624
#: ../../../AMDGPUModifierSyntax.rst:722
msgid "tfe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:325 ../../../AMDGPUModifierSyntax.rst:421
#: ../../../AMDGPUModifierSyntax.rst:724
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:328 ../../../AMDGPUModifierSyntax.rst:584
#: ../../../AMDGPUModifierSyntax.rst:593 ../../../AMDGPUModifierSyntax.rst:749
msgid "nv"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:330
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:333
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:338
msgid "dmask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:340
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:346
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:346
msgid ""
"Specifies image channels as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:349
msgid "Each bit corresponds to one of 4 image components (RGBA)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:352
msgid ""
"If the specified bit value is 0, the component is not used, value 1 means "
"that the component is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:357
msgid "This modifier has some limitations depending on instruction kind:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:360
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:360
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:362
msgid "32-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:362 ../../../AMDGPUModifierSyntax.rst:365
msgid "0x3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:363
msgid "32-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:363
msgid "0x1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:364
msgid "64-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:364
msgid "0xF"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:365
msgid "64-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:366
msgid "*gather4*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:366
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:367
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:367
msgid "any value"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:381 ../../../AMDGPUModifierSyntax.rst:388
msgid "unorm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:383
msgid ""
"Specifies whether the address is normalized or not (the address is "
"normalized by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:388
msgid "Force the address to be unnormalized."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:404 ../../../AMDGPUModifierSyntax.rst:413
msgid "r128"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:406
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:408
msgid "GFX7, GFX8 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:413
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:416
msgid ""
"Using this modifier should descrease *rsrc* operand size from 8 to 4 dwords, "
"but assembler does not currently support this feature."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:426 ../../../AMDGPUModifierSyntax.rst:433
msgid "lwe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:428
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:433
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:439 ../../../AMDGPUModifierSyntax.rst:446
msgid "da"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:441
msgid ""
"Specifies if an array index must be sent to TA. By default, array index is "
"not sent."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:446
msgid "Send an array-index to TA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:452 ../../../AMDGPUModifierSyntax.rst:459
msgid "d16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:454
msgid ""
"Specifies data size: 16 or 32 bits (32 bits by default). Not supported by "
"GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:459
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:461
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:464
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before going to memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:467
msgid ""
"Note that GFX8.0 does not support data packing. Each 16-bit data element "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:470
msgid ""
"GFX8.1, GFX9 and GFX10 support data packing. Each pair of 16-bit data "
"elements occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:478 ../../../AMDGPUModifierSyntax.rst:486
msgid "a16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:480
msgid ""
"Specifies size of image address components: 16 or 32 bits (32 bits by "
"default). GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:486
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:492
msgid "dim"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:494
msgid ""
"Specifies surface dimension. This is a mandatory modifier. There is no "
"default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:501
msgid "dim:1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:501 ../../../AMDGPUModifierSyntax.rst:517
msgid "One-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:502
msgid "dim:2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:502 ../../../AMDGPUModifierSyntax.rst:518
msgid "Two-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:503
msgid "dim:3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:503 ../../../AMDGPUModifierSyntax.rst:519
msgid "Three-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:504
msgid "dim:CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:504 ../../../AMDGPUModifierSyntax.rst:520
msgid "Cubemap array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:505
msgid "dim:1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:505 ../../../AMDGPUModifierSyntax.rst:521
msgid "One-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:506
msgid "dim:2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:506 ../../../AMDGPUModifierSyntax.rst:522
msgid "Two-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:507
msgid "dim:2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:507 ../../../AMDGPUModifierSyntax.rst:523
msgid "Two-dimensional multi-sample auto-aliasing image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:508
msgid "dim:2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:508 ../../../AMDGPUModifierSyntax.rst:524
msgid "Two-dimensional multi-sample auto-aliasing image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:511
msgid ""
"The following table defines an alternative syntax which is supported for "
"compatibility with SP3 assembler:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:517
msgid "dim:SQ_RSRC_IMG_1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:518
msgid "dim:SQ_RSRC_IMG_2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:519
msgid "dim:SQ_RSRC_IMG_3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:520
msgid "dim:SQ_RSRC_IMG_CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:521
msgid "dim:SQ_RSRC_IMG_1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:522
msgid "dim:SQ_RSRC_IMG_2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:523
msgid "dim:SQ_RSRC_IMG_2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:524
msgid "dim:SQ_RSRC_IMG_2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:533
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:540
msgid ""
"Controls device level cache policy for memory operations. Used for "
"synchronization. When specified, forces operation to bypass device level "
"cache making the operation device level coherent. By default, instructions "
"use device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:549
msgid "Bypass device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:557
msgid ""
"This modifier has different meaning for loads, stores, and atomic "
"operations. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:560 ../../../AMDGPUModifierSyntax.rst:604
#: ../../../AMDGPUModifierSyntax.rst:619
msgid "See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:565
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:573
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:578
msgid "Store result in LDS."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:586
msgid ""
"Specifies if instruction is operating on non-volatile memory. By default, "
"memory is volatile."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:588
msgid "GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:593
msgid "Indicates that instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:602
msgid "Specifies cache policy. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:609
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:617
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:624
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:628
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:633 ../../../AMDGPUModifierSyntax.rst:644
msgid "idxen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:635
msgid ""
"Specifies whether address components include an index. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:637
msgid "Can be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:639 ../../../AMDGPUModifierSyntax.rst:656
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:644
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:650 ../../../AMDGPUModifierSyntax.rst:661
msgid "offen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:652
msgid ""
"Specifies whether address components include an offset. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:654
msgid "Can be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:661
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:667 ../../../AMDGPUModifierSyntax.rst:677
msgid "addr64"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:669
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:671
msgid ""
"GFX7 only. Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:677
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:690
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:714
msgid "See a description :ref:`here<amdgpu_synid_lds>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:729
msgid "dfmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:731 ../../../AMDGPUModifierSyntax.rst:738
msgid "TBD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:736
msgid "nfmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:741
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:751
msgid "See a description :ref:`here<amdgpu_synid_nv>`. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:759
msgid "VINTRP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:764 ../../../AMDGPUModifierSyntax.rst:772
msgid "high"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:766
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default. GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:772
msgid "Use high half of LDS word."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:776
msgid "DPP8 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:783
msgid "dpp8_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:785
msgid ""
"Selects which lane to pull data from, within a group of 8 lanes. This is a "
"mandatory modifier. There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:790
msgid ""
"The *dpp8_sel* modifier must specify exactly 8 values, each ranging from 0 "
"to 7. First value selects which lane to read from to supply data into lane "
"0. Second value controls value for lane 1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:797
msgid "dpp8:[{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:797
msgid "Select lanes to read from."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:810 ../../../AMDGPUModifierSyntax.rst:987
msgid "fi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:812
msgid ""
"Controls interaction with inactive lanes for *dpp8* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:814 ../../../AMDGPUModifierSyntax.rst:991
msgid ""
"Note. *Inactive* lanes are those whose :ref:`exec<amdgpu_synid_exec>` mask "
"bit is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:821 ../../../AMDGPUModifierSyntax.rst:998
msgid "fi:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:821
msgid "Fetch zero when accessing data from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:822 ../../../AMDGPUModifierSyntax.rst:1001
msgid "fi:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:822 ../../../AMDGPUModifierSyntax.rst:1001
msgid "Fetch pre-exist values from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:826
msgid "DPP/DPP16 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:828 ../../../AMDGPUModifierSyntax.rst:1007
#: ../../../AMDGPUModifierSyntax.rst:1103
msgid "GFX8, GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:833
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:835 ../../../AMDGPUModifierSyntax.rst:875
msgid ""
"Specifies how data are shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:838
msgid ""
"GFX8 and GFX9 only. Use :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` for GFX10."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:840
msgid ""
"Note. The lanes of a wavefront are organized in four *rows* and four *banks*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:845 ../../../AMDGPUModifierSyntax.rst:886
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:845 ../../../AMDGPUModifierSyntax.rst:886
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:846 ../../../AMDGPUModifierSyntax.rst:887
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:846 ../../../AMDGPUModifierSyntax.rst:887
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:847 ../../../AMDGPUModifierSyntax.rst:888
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:847 ../../../AMDGPUModifierSyntax.rst:888
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:848
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:848
msgid "Broadcast 15th thread of each row to next row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:849
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:849
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:850
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:850
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:851
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:851
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:852
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:852
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:853
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:853
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:854 ../../../AMDGPUModifierSyntax.rst:892
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:854 ../../../AMDGPUModifierSyntax.rst:892
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:855 ../../../AMDGPUModifierSyntax.rst:893
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:855 ../../../AMDGPUModifierSyntax.rst:893
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:856 ../../../AMDGPUModifierSyntax.rst:894
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:856 ../../../AMDGPUModifierSyntax.rst:894
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:859 ../../../AMDGPUModifierSyntax.rst:897
msgid ""
"Note: Numeric parameters may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873
msgid "dpp16_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:878
msgid ""
"GFX10 only. Use :ref:`dpp_ctrl<amdgpu_synid_dpp_ctrl>` for GFX8 and GFX9."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:880 ../../../AMDGPUModifierSyntax.rst:915
#: ../../../AMDGPUModifierSyntax.rst:946
msgid ""
"Note. The lanes of a wavefront are organized in four *rows* and four "
"*banks*. (There are only two rows in *wave32* mode.)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:889
msgid "row_share:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:889
msgid "Share the value from the specified lane with other lanes in the row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:891
msgid "row_xmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:891
msgid "Fetch from XOR(current lane id, specified lane id)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:911
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:913
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:921
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:921
msgid ""
"Specifies a *row mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:924
msgid ""
"Each of 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:927
msgid "In *wave32* mode the values should be limited to {0..7}."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:942
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:944
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:952
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:952
msgid ""
"Specifies a *bank mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:955
msgid ""
"Each of 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:970
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:972
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:978
msgid "bound_ctrl:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:978
msgid "Enables data sharing with invalid lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:980
msgid "Accessing data from an invalid lane will return zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:989
msgid ""
"Controls interaction with *inactive* lanes for *dpp16* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:998
msgid ""
"Interaction with inactive lanes is controlled by :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1005
msgid "SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1010
#: ../../../AMDGPUModifierSyntax.rst:1177
#: ../../../AMDGPUModifierSyntax.rst:1197
#: ../../../AMDGPUModifierSyntax.rst:1412
#: ../../../AMDGPUModifierSyntax.rst:1497
msgid "clamp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1012
#: ../../../AMDGPUModifierSyntax.rst:1414
#: ../../../AMDGPUModifierSyntax.rst:1499
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1015
#: ../../../AMDGPUModifierSyntax.rst:1203
msgid "omod"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1017
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1019
#: ../../../AMDGPUModifierSyntax.rst:1157
#: ../../../AMDGPUModifierSyntax.rst:1283
#: ../../../AMDGPUModifierSyntax.rst:1427
msgid "GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1024
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1026
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1031
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1031
#: ../../../AMDGPUModifierSyntax.rst:1068
#: ../../../AMDGPUModifierSyntax.rst:1087
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1032
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1032
#: ../../../AMDGPUModifierSyntax.rst:1069
#: ../../../AMDGPUModifierSyntax.rst:1088
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1033
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1033
#: ../../../AMDGPUModifierSyntax.rst:1070
#: ../../../AMDGPUModifierSyntax.rst:1089
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1034
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1034
#: ../../../AMDGPUModifierSyntax.rst:1071
#: ../../../AMDGPUModifierSyntax.rst:1090
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1035
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1035
#: ../../../AMDGPUModifierSyntax.rst:1072
#: ../../../AMDGPUModifierSyntax.rst:1091
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1036
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1036
#: ../../../AMDGPUModifierSyntax.rst:1073
#: ../../../AMDGPUModifierSyntax.rst:1092
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1037
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1037
#: ../../../AMDGPUModifierSyntax.rst:1074
#: ../../../AMDGPUModifierSyntax.rst:1093
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1044
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1046
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1054
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1054
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1055
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1055
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1061
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1063
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1068
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1069
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1070
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1071
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1072
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1073
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1074
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1080
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1082
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1087
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1088
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1089
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1090
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1091
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1092
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1093
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1099
msgid "SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1101
#: ../../../AMDGPUModifierSyntax.rst:1229
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1106
#: ../../../AMDGPUModifierSyntax.rst:1234
#: ../../../AMDGPUModifierSyntax.rst:1487
msgid "abs"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1108
#: ../../../AMDGPUModifierSyntax.rst:1489
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1111
#: ../../../AMDGPUModifierSyntax.rst:1256
#: ../../../AMDGPUModifierSyntax.rst:1492
msgid "neg"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1113
#: ../../../AMDGPUModifierSyntax.rst:1494
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1118
msgid "sext"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1120
msgid ""
"Sign-extends value of a (sub-dword) operand to fill all 32 bits. Has no "
"effect for 32-bit operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1123
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1128
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1128
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1139
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1144
#: ../../../AMDGPUModifierSyntax.rst:1288
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1146
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1149
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). First value "
"controls src0, second value controls src1 and so on, except that the last "
"value controls destination. The value 0 selects the low bits, while 1 "
"selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1154
msgid ""
"Note. op_sel modifier affects 16-bit operands only. For 32-bit operands the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1162
#: ../../../AMDGPUModifierSyntax.rst:1303
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1162
#: ../../../AMDGPUModifierSyntax.rst:1302
#: ../../../AMDGPUModifierSyntax.rst:1331
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1163
#: ../../../AMDGPUModifierSyntax.rst:1304
#: ../../../AMDGPUModifierSyntax.rst:1449
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1163
#: ../../../AMDGPUModifierSyntax.rst:1303
#: ../../../AMDGPUModifierSyntax.rst:1332
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1164
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1164
#: ../../../AMDGPUModifierSyntax.rst:1304
#: ../../../AMDGPUModifierSyntax.rst:1333
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1179
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1181
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating point exception occurs. By default, signaling is disabled. Not "
"supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1185
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping. Integer clamping is not supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1189
msgid ""
"For floating point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1192
msgid ""
"Note. Clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1197
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1205
msgid ""
"Specifies if an output modifier must be applied to the result. By default, "
"no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1208
msgid ""
"Note. Output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1210
msgid ""
"Output modifiers are valid for f32 and f64 floating point results only. They "
"must not be used with f16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1213
msgid ""
"Note. *v_cvt_f16_f32* is an exception. This instruction produces f16 result "
"but accepts output modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1219
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1219
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1220
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1220
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1221
msgid "div:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1221
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1227
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1236
msgid ""
"Computes absolute value of its operand. Applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1242
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1242
msgid "Get absolute value of operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1243
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1243
#: ../../../AMDGPUModifierSyntax.rst:1265
msgid "The same as above."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1258
msgid ""
"Computes negative value of its operand. Applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1264
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1264
msgid "Get negative value of operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1265
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1276
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1278
msgid "This section describes modifiers of *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1280
msgid ""
"*v_mad_mix_f32*, *v_mad_mixhi_f16* and *v_mad_mixlo_f16* instructions use "
"these modifiers :ref:`in a special manner<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1290
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the lower-half of the destination. By default, "
"low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1294
#: ../../../AMDGPUModifierSyntax.rst:1439
msgid ""
"The number of values specified by the *op_sel* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1297
#: ../../../AMDGPUModifierSyntax.rst:1326
msgid "The value 0 selects the low bits, while 1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1302
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1317
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1319
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the upper-half of the destination. By default, "
"high bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1323
#: ../../../AMDGPUModifierSyntax.rst:1466
msgid ""
"The number of values specified by the *op_sel_hi* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1331
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1332
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1333
#: ../../../AMDGPUModifierSyntax.rst:1477
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1346
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1348
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1352
#: ../../../AMDGPUModifierSyntax.rst:1386
msgid ""
"The number of values specified by this modifier must match the number of "
"source operands. First value controls src0, second value controls src1 and "
"so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1355
#: ../../../AMDGPUModifierSyntax.rst:1389
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that negative value of the operand must be "
"used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1358
#: ../../../AMDGPUModifierSyntax.rst:1392
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1360
#: ../../../AMDGPUModifierSyntax.rst:1394
msgid "This modifier is valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1365
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1365
#: ../../../AMDGPUModifierSyntax.rst:1399
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1366
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1366
#: ../../../AMDGPUModifierSyntax.rst:1400
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1367
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1367
#: ../../../AMDGPUModifierSyntax.rst:1401
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1380
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1382
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1399
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1400
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1401
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1419
msgid "VOP3P V_MAD_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1421
msgid ""
"*v_mad_mix_f32*, *v_mad_mixhi_f16* and *v_mad_mixlo_f16* instructions use "
"*op_sel* and *op_sel_hi* modifiers in a manner different from *regular* "
"VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1425
msgid "See a description below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1432
msgid "m_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1434
msgid ""
"This operand has meaning only for 16-bit source operands as indicated by :"
"ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to select "
"either the low [15:0] or high [31:16] operand bits as input to the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1442
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1444
msgid "By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1449
msgid "Select location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1461
msgid "m_op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1463
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1469
msgid "The value 0 indicates 32 bits, the value 1 indicates 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1471
msgid ""
"The location of 16 bits in the operand may be specified by :ref:"
"`m_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1477
msgid "Select size of each source operand."
msgstr ""
