Using Power View: analysis_normal_fast_min.
Load RC corner of view analysis_normal_fast_min

Begin Power Analysis

             0V	    VSS
          1.32V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

Begin Processing Timing Window Data for Power Calculation

** WARN:  (VOLTUS_POWR-1608):   Found conflicting clock definitions for the same clock 'clk' in the SDC file.
  Retaining the last specified frequency of 10MHz.

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

** WARN:  (VOLTUS_POWR-1784): The SDC clock frequency 10MHz is being overwritten with the VCD clock frequency 100MHz for the clock 'clk' associated with the net
'clk' from the TCF file. If the SDC clock frequency is required for static power calculation, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT)

Finished Activity Propagation
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT)

Activity annotation summary:
        Primary Inputs : 67/67 = 100%
          Flop outputs : 108/108 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1817/1847 = 98.3757%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT)
 ... Calculating switching power
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 10%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 20%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 30%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 40%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 60%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 70%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 80%
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT): 90%

Finished Calculating power
2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-27 19:06:22 (2025-Feb-27 22:06:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: multiplier32FP
*
*	Liberty Libraries used:
*	        analysis_normal_fast_min: /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib
*
*	Parasitic Files used:
*
*       Power View : analysis_normal_fast_min
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used:
*	        /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/frontend/work/multiplier32FP_MIN_tb.vcd
*                  Vcd Window used(Start Time, Stop Time):  
*                Vcd Scale Factor: 1
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1uW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       68.42419430 	   48.9632%
Total Switching Power:      70.76736160 	   50.6400%
Total Leakage Power:         0.55451585 	    0.3968%
Total Power:               139.74607176
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         32.03       1.537     0.05038   3.361e+04       24.05
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       36.4       69.23      0.5041   1.061e+05       75.95
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          6.842e+04   7.077e+04       554.5   1.397e+05       1e+05
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.32  6.842e+04   7.077e+04       554.5   1.397e+05       1e+05
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:           FE_OFC95_done_o (CLKINVX6):            1.952
*              Highest Leakage Power:               g5528__1881 (OR4X6):        0.0009075
*                Total Cap:      5.54536e-12 F
*                Total instances in design:  1433
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2013.48MB/3916.25MB/2013.48MB)

