#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jan 22 11:42:53 2022
# Process ID: 17780
# Current directory: D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.runs/synth_1/top.vds
# Journal file: D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:59]
INFO: [Synth 8-3491] module 'matrix_driver' declared at 'D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/matrix_driver.vhd:34' bound to instance 'driver' of component 'matrix_driver' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'matrix_driver' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/matrix_driver.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'matrix_driver' (1#1) [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/matrix_driver.vhd:43]
WARNING: [Synth 8-5640] Port 'upout' is missing in component declaration [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:79]
WARNING: [Synth 8-5640] Port 'dwnout' is missing in component declaration [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:79]
WARNING: [Synth 8-5640] Port 'lout' is missing in component declaration [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:79]
WARNING: [Synth 8-5640] Port 'rout' is missing in component declaration [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:79]
WARNING: [Synth 8-5640] Port 'resetout' is missing in component declaration [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-3491] module 'buttons' declared at 'D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/buttons.vhd:34' bound to instance 'button' of component 'buttons' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'buttons' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/buttons.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'buttons' (2#1) [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/buttons.vhd:50]
INFO: [Synth 8-3491] module 'seven_segment_display_VHDL' declared at 'D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/segment_display/segment_display.srcs/sources_1/new/sevenseg.vhd:6' bound to instance 'timer0' of component 'seven_segment_display_VHDL' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display_VHDL' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/segment_display/segment_display.srcs/sources_1/new/sevenseg.vhd:13]
WARNING: [Synth 8-614] signal 'displayed_number' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/segment_display/segment_display.srcs/sources_1/new/sevenseg.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display_VHDL' (3#1) [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/segment_display/segment_display.srcs/sources_1/new/sevenseg.vhd:13]
WARNING: [Synth 8-614] signal 'xpos' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:222]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:222]
WARNING: [Synth 8-614] signal 'playerX' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:222]
WARNING: [Synth 8-614] signal 'playerY' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:222]
WARNING: [Synth 8-614] signal 'targetX' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:222]
WARNING: [Synth 8-614] signal 'targetY' is read in the process but is not in the sensitivity list [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1151.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/basys3 master.xdc]
Finished Parsing XDC File [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/basys3 master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/basys3 master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Xrow_reg' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'Yrow_reg' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'playerX_reg' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:224]
WARNING: [Synth 8-327] inferring latch for variable 'playerY_reg' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.srcs/sources_1/new/top.vhd:226]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    56|
|3     |LUT1   |    67|
|4     |LUT2   |    63|
|5     |LUT3   |     4|
|6     |LUT4   |    22|
|7     |LUT5   |    73|
|8     |LUT6   |    54|
|9     |FDCE   |    64|
|10    |FDRE   |    74|
|11    |FDSE   |     3|
|12    |LD     |    16|
|13    |LDC    |     8|
|14    |LDP    |     8|
|15    |IBUF   |     6|
|16    |OBUF   |    28|
|17    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1151.602 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1151.602 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1151.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 8 instances
  LDP => LDPE: 8 instances

Synth Design complete, checksum: e9d92189
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1151.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/clock_driven_ledmatrix/clock_driven_ledmatrix.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 22 11:44:01 2022...
