# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../src/tb/conv/axi_m_interface.v" \
"../../../../../../src/modules/conv_module/conv_module.v" \
"../../../../../../src/tb/conv/top_simulation.v" \
"../../../../../../src/tb/conv/vdma_controller.v" \
"../../../../../../src/tb/conv/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
