// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_v_tpg_0_1_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_empty_n,
        srcYUV_read,
        height_dout,
        height_empty_n,
        height_read,
        width_dout,
        width_empty_n,
        width_read,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        enableInput_dout,
        enableInput_empty_n,
        enableInput_read,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        colorFormat_dout,
        colorFormat_empty_n,
        colorFormat_read,
        ovrlayYUV_din,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        s
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] srcYUV_dout;
input   srcYUV_empty_n;
output   srcYUV_read;
input  [15:0] height_dout;
input   height_empty_n;
output   height_read;
input  [15:0] width_dout;
input   width_empty_n;
output   width_read;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [7:0] enableInput_dout;
input   enableInput_empty_n;
output   enableInput_read;
input  [7:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [7:0] p_read9;
input  [7:0] p_read10;
input  [7:0] p_read11;
input  [7:0] colorFormat_dout;
input   colorFormat_empty_n;
output   colorFormat_read;
output  [47:0] ovrlayYUV_din;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [31:0] s;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg srcYUV_read;
reg height_read;
reg width_read;
reg enableInput_read;
reg colorFormat_read;
reg ovrlayYUV_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] rampStart;
reg   [15:0] rampVal_1;
reg   [9:0] rampVal;
reg   [7:0] hBarSel_2;
reg   [15:0] zonePlateVAddr;
reg   [15:0] hdata;
reg    height_blk_n;
reg    width_blk_n;
reg    enableInput_blk_n;
reg    colorFormat_blk_n;
reg   [7:0] colorFormatLocal_reg_1517;
reg   [15:0] loopWidth_reg_1522;
reg   [15:0] loopHeight_reg_1527;
wire   [13:0] trunc_ln506_fu_744_p1;
reg   [13:0] trunc_ln506_reg_1533;
wire   [13:0] trunc_ln507_fu_748_p1;
reg   [13:0] trunc_ln507_reg_1538;
wire   [0:0] cmp6_fu_752_p2;
reg   [0:0] cmp6_reg_1543;
wire   [0:0] cmp2_i256_fu_758_p2;
reg   [0:0] cmp2_i256_reg_1548;
wire   [9:0] conv_i6_i263_fu_764_p3;
reg   [9:0] conv_i6_i263_reg_1553;
wire   [2:0] conv_i_i_cast_cast_fu_772_p3;
reg   [2:0] conv_i_i_cast_cast_reg_1558;
wire   [0:0] cmp6_i_fu_780_p2;
reg   [0:0] cmp6_i_reg_1563;
wire   [9:0] conv_i6_i270_fu_786_p3;
reg   [9:0] conv_i6_i270_reg_1568;
wire   [6:0] conv_i_i272_cast_cast_fu_794_p3;
reg   [6:0] conv_i_i272_cast_cast_reg_1573;
wire   [4:0] conv_i6_i288_cast_cast_cast_cast_fu_802_p3;
reg   [4:0] conv_i6_i288_cast_cast_cast_cast_reg_1578;
wire   [9:0] conv_i_i290_fu_810_p3;
reg   [9:0] conv_i_i290_reg_1583;
wire   [9:0] conv_i_i306_fu_818_p3;
reg   [9:0] conv_i_i306_reg_1588;
wire   [9:0] conv_i_i322_fu_826_p3;
reg   [9:0] conv_i_i322_reg_1593;
reg   [10:0] barWidth_reg_1598;
wire   [0:0] cmp51_i_fu_850_p2;
reg   [0:0] cmp51_i_reg_1604;
wire   [0:0] icmp_fu_866_p2;
reg   [0:0] icmp_reg_1609;
reg   [9:0] rampStart_load_reg_1614;
wire   [9:0] conv_i4_i259_fu_900_p3;
reg   [9:0] conv_i4_i259_reg_1620;
wire   [15:0] shl_ln_fu_912_p3;
reg   [15:0] shl_ln_reg_1625;
wire   [1:0] select_ln1100_fu_920_p3;
reg   [1:0] select_ln1100_reg_1630;
wire   [0:0] icmp_ln1664_fu_938_p2;
reg   [0:0] icmp_ln1664_reg_1635;
reg   [15:0] y_1_reg_1640;
wire    ap_CS_fsm_state2;
reg   [15:0] hdata_new_0_load_reg_1669;
wire   [0:0] icmp_ln519_fu_982_p2;
reg   [15:0] rampVal_3_new_0_load_reg_1686;
wire   [0:0] rev117_fu_1042_p2;
reg   [0:0] rev117_reg_1691;
wire   [0:0] cmp11_i349_fu_1049_p2;
reg   [0:0] cmp11_i349_reg_1696;
wire   [0:0] xor_ln692_fu_1061_p2;
reg   [0:0] xor_ln692_reg_1701;
wire   [9:0] add_ln1489_fu_1068_p2;
reg   [9:0] add_ln1489_reg_1706;
wire   [0:0] xor_ln1630_fu_1092_p2;
reg   [0:0] xor_ln1630_reg_1711;
wire   [0:0] icmp_ln1641_fu_1099_p2;
reg   [0:0] icmp_ln1641_reg_1716;
wire   [0:0] icmp_ln1641_1_fu_1106_p2;
reg   [0:0] icmp_ln1641_1_reg_1721;
wire   [0:0] icmp_ln1641_2_fu_1113_p2;
reg   [0:0] icmp_ln1641_2_reg_1726;
wire   [0:0] or_ln1641_fu_1120_p2;
reg   [0:0] or_ln1641_reg_1731;
wire   [2:0] select_ln1666_fu_1127_p3;
reg   [2:0] select_ln1666_reg_1736;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_done;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_idle;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_ready;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_srcYUV_read;
wire   [47:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ovrlayYUV_din;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ovrlayYUV_write;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_loc_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_loc_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_loc_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_loc_1_out_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_4_loc_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_4_loc_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_loc_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_loc_1_out_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_loc_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_loc_1_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_2_0_0_0_load436_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_2_0_0_0_load436_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_1_0_0_0_load430_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_1_0_0_0_load430_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_0_0_0_0_load424_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_0_0_0_0_load424_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_2_0_0_0124415_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_2_0_0_0124415_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_1_0_0_0122408_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_1_0_0_0122408_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_0_0_0_0120401_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_0_0_0_0120401_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_2_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_ap_vld;
wire   [0:0] ap_phi_mux_rampVal_3_flag_0_phi_fu_496_p4;
reg   [0:0] rampVal_3_flag_0_reg_492;
reg    ap_block_state1;
wire    ap_CS_fsm_state4;
wire   [0:0] ap_phi_mux_hdata_flag_0_phi_fu_508_p4;
reg   [0:0] hdata_flag_0_reg_504;
reg    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [9:0] add_ln706_fu_1144_p2;
reg   [15:0] y_fu_280;
wire   [15:0] y_2_fu_987_p2;
reg   [9:0] p_0_0_0_0_0120399_fu_284;
reg   [9:0] p_0_1_0_0_0122406_fu_288;
reg   [9:0] p_0_2_0_0_0124413_fu_292;
reg   [9:0] outpix_0_0_0_0_0_load422_fu_296;
reg   [9:0] outpix_0_1_0_0_0_load428_fu_300;
reg   [9:0] outpix_0_2_0_0_0_load434_fu_304;
reg   [15:0] hdata_loc_0_fu_308;
reg   [15:0] hdata_new_0_fu_312;
reg   [15:0] zonePlateVAddr_loc_0_fu_316;
reg   [7:0] hBarSel_4_loc_0_fu_320;
reg   [15:0] rampVal_loc_0_fu_324;
wire   [15:0] zext_ln1213_fu_884_p1;
reg   [15:0] rampVal_3_loc_0_fu_328;
reg   [15:0] rampVal_3_new_0_fu_332;
wire   [13:0] add_i_fu_834_p2;
wire   [6:0] tmp_fu_856_p4;
wire   [7:0] trunc_ln1288_fu_908_p1;
wire   [6:0] tmp_17_fu_928_p4;
wire   [0:0] ult_fu_1037_p2;
wire   [0:0] icmp_ln692_fu_1056_p2;
wire   [9:0] trunc_ln519_fu_978_p1;
wire   [0:0] tmp_18_fu_1084_p3;
wire   [1:0] colorSel_fu_1074_p4;
wire   [9:0] zext_ln706_fu_1141_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 rampStart = 10'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 10'd0;
#0 hBarSel_2 = 8'd0;
#0 zonePlateVAddr = 16'd0;
#0 hdata = 16'd0;
#0 grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg = 1'b0;
end

system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2 grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start),
    .ap_done(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_done),
    .ap_idle(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_idle),
    .ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_ready),
    .srcYUV_dout(srcYUV_dout),
    .srcYUV_empty_n(srcYUV_empty_n),
    .srcYUV_read(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_srcYUV_read),
    .ovrlayYUV_din(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ovrlayYUV_din),
    .ovrlayYUV_full_n(ovrlayYUV_full_n),
    .ovrlayYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ovrlayYUV_write),
    .rampVal_3_flag_0(rampVal_3_flag_0_reg_492),
    .rampVal_3_new_0(rampVal_3_new_0_load_reg_1686),
    .rampVal_3_loc_0(rampVal_3_loc_0_fu_328),
    .rampVal_loc_0(rampVal_loc_0_fu_324),
    .hBarSel_4_loc_0(hBarSel_4_loc_0_fu_320),
    .zonePlateVAddr_loc_0(zonePlateVAddr_loc_0_fu_316),
    .hdata_flag_0(hdata_flag_0_reg_504),
    .hdata_new_0(hdata_new_0_load_reg_1669),
    .hdata_loc_0(hdata_loc_0_fu_308),
    .outpix_0_2_0_0_0_load434(outpix_0_2_0_0_0_load434_fu_304),
    .outpix_0_1_0_0_0_load428(outpix_0_1_0_0_0_load428_fu_300),
    .outpix_0_0_0_0_0_load422(outpix_0_0_0_0_0_load422_fu_296),
    .p_0_2_0_0_0124413(p_0_2_0_0_0124413_fu_292),
    .p_0_1_0_0_0122406(p_0_1_0_0_0122406_fu_288),
    .p_0_0_0_0_0120399(p_0_0_0_0_0120399_fu_284),
    .loopWidth(loopWidth_reg_1522),
    .conv_i_i322(conv_i_i322_reg_1593),
    .conv_i_i306(conv_i_i306_reg_1588),
    .conv_i_i290(conv_i_i290_reg_1583),
    .conv_i_i272_cast_cast(conv_i_i272_cast_cast_reg_1573),
    .conv_i_i_cast_cast(conv_i_i_cast_cast_reg_1558),
    .conv_i4_i259(conv_i4_i259_reg_1620),
    .conv_i6_i288_cast_cast_cast_cast(conv_i6_i288_cast_cast_cast_cast_reg_1578),
    .conv_i6_i270(conv_i6_i270_reg_1568),
    .conv_i6_i263(conv_i6_i263_reg_1553),
    .rampStart_1(rampStart_load_reg_1614),
    .cmp6(cmp6_reg_1543),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .cmp2_i256(cmp2_i256_reg_1548),
    .zext_ln1040(rampStart_load_reg_1614),
    .y(y_1_reg_1640),
    .cmp6_i(cmp6_i_reg_1563),
    .select_ln1100_1(select_ln1100_reg_1630),
    .cmp51_i(cmp51_i_reg_1604),
    .barWidth_cast(barWidth_reg_1598),
    .barWidth(barWidth_reg_1598),
    .shl_ln(shl_ln_reg_1625),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .cmp11_i349(cmp11_i349_reg_1696),
    .p_read8(p_read8),
    .trunc_ln7(trunc_ln507_reg_1538),
    .trunc_ln(trunc_ln506_reg_1533),
    .colorFormatLocal(colorFormatLocal_reg_1517),
    .loopHeight(loopHeight_reg_1527),
    .add_ln1489(add_ln1489_reg_1706),
    .cmp31_i(icmp_reg_1609),
    .icmp_ln1630(xor_ln1630_reg_1711),
    .icmp_ln1641(icmp_ln1641_reg_1716),
    .icmp_ln1641_1(icmp_ln1641_1_reg_1721),
    .icmp_ln1641_2(icmp_ln1641_2_reg_1726),
    .or_ln1641(or_ln1641_reg_1731),
    .icmp_ln1664(icmp_ln1664_reg_1635),
    .select_ln1666(select_ln1666_reg_1736),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .p_read(p_read),
    .p_read2(p_read2),
    .icmp_ln692(xor_ln692_reg_1701),
    .cmp42_not(rev117_reg_1691),
    .rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_flag_1_out),
    .rampVal_3_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_flag_1_out_ap_vld),
    .rampVal_3_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_new_1_out),
    .rampVal_3_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_new_1_out_ap_vld),
    .rampVal_3_loc_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_loc_1_out),
    .rampVal_3_loc_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_loc_1_out_ap_vld),
    .rampVal_loc_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_loc_1_out),
    .rampVal_loc_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_loc_1_out_ap_vld),
    .hBarSel_4_loc_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_4_loc_1_out),
    .hBarSel_4_loc_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_4_loc_1_out_ap_vld),
    .zonePlateVAddr_loc_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_loc_1_out),
    .zonePlateVAddr_loc_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_loc_1_out_ap_vld),
    .hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_flag_1_out),
    .hdata_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_flag_1_out_ap_vld),
    .hdata_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_new_1_out),
    .hdata_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_new_1_out_ap_vld),
    .hdata_loc_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_loc_1_out),
    .hdata_loc_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_loc_1_out_ap_vld),
    .outpix_0_2_0_0_0_load436_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_2_0_0_0_load436_out),
    .outpix_0_2_0_0_0_load436_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_2_0_0_0_load436_out_ap_vld),
    .outpix_0_1_0_0_0_load430_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_1_0_0_0_load430_out),
    .outpix_0_1_0_0_0_load430_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_1_0_0_0_load430_out_ap_vld),
    .outpix_0_0_0_0_0_load424_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_0_0_0_0_load424_out),
    .outpix_0_0_0_0_0_load424_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_0_0_0_0_load424_out_ap_vld),
    .p_0_2_0_0_0124415_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_2_0_0_0124415_out),
    .p_0_2_0_0_0124415_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_2_0_0_0124415_out_ap_vld),
    .p_0_1_0_0_0122408_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_1_0_0_0122408_out),
    .p_0_1_0_0_0122408_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_1_0_0_0122408_out_ap_vld),
    .p_0_0_0_0_0120401_out(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_0_0_0_0120401_out),
    .p_0_0_0_0_0120401_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_0_0_0_0120401_out_ap_vld),
    .rampVal(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal),
    .rampVal_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_ap_vld),
    .hBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_2),
    .hBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_2_ap_vld),
    .s(s),
    .zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr),
    .zonePlateVAddr_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd0))) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg <= 1'b1;
        end else if ((grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_ready == 1'b1)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_loc_0_fu_320 <= hBarSel_2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hBarSel_4_loc_0_fu_320 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_4_loc_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hdata_flag_0_reg_504 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_flag_1_out;
    end else if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_flag_0_reg_504 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_loc_0_fu_308 <= hdata;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hdata_loc_0_fu_308 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_loc_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rampVal_3_flag_0_reg_492 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_flag_1_out;
    end else if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_flag_0_reg_492 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_loc_0_fu_328 <= rampVal_1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rampVal_3_loc_0_fu_328 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_loc_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_loc_0_fu_324 <= zext_ln1213_fu_884_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rampVal_loc_0_fu_324 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_loc_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_280 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd0))) begin
        y_fu_280 <= y_2_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        zonePlateVAddr_loc_0_fu_316 <= zonePlateVAddr;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        zonePlateVAddr_loc_0_fu_316 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_loc_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd0))) begin
        add_ln1489_reg_1706 <= add_ln1489_fu_1068_p2;
        cmp11_i349_reg_1696 <= cmp11_i349_fu_1049_p2;
        hdata_new_0_load_reg_1669 <= hdata_new_0_fu_312;
        icmp_ln1641_1_reg_1721 <= icmp_ln1641_1_fu_1106_p2;
        icmp_ln1641_2_reg_1726 <= icmp_ln1641_2_fu_1113_p2;
        icmp_ln1641_reg_1716 <= icmp_ln1641_fu_1099_p2;
        or_ln1641_reg_1731 <= or_ln1641_fu_1120_p2;
        rampVal_3_new_0_load_reg_1686 <= rampVal_3_new_0_fu_332;
        rev117_reg_1691 <= rev117_fu_1042_p2;
        select_ln1666_reg_1736[0] <= select_ln1666_fu_1127_p3[0];
select_ln1666_reg_1736[2] <= select_ln1666_fu_1127_p3[2];
        xor_ln1630_reg_1711 <= xor_ln1630_fu_1092_p2;
        xor_ln692_reg_1701 <= xor_ln692_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        barWidth_reg_1598 <= {{add_i_fu_834_p2[13:3]}};
        cmp2_i256_reg_1548 <= cmp2_i256_fu_758_p2;
        cmp51_i_reg_1604 <= cmp51_i_fu_850_p2;
        cmp6_i_reg_1563 <= cmp6_i_fu_780_p2;
        cmp6_reg_1543 <= cmp6_fu_752_p2;
        colorFormatLocal_reg_1517 <= colorFormat_dout;
        conv_i4_i259_reg_1620 <= conv_i4_i259_fu_900_p3;
        conv_i6_i263_reg_1553[3 : 0] <= conv_i6_i263_fu_764_p3[3 : 0];
conv_i6_i263_reg_1553[7 : 6] <= conv_i6_i263_fu_764_p3[7 : 6];
conv_i6_i263_reg_1553[9] <= conv_i6_i263_fu_764_p3[9];
        conv_i6_i270_reg_1568[2] <= conv_i6_i270_fu_786_p3[2];
conv_i6_i270_reg_1568[4] <= conv_i6_i270_fu_786_p3[4];
conv_i6_i270_reg_1568[6] <= conv_i6_i270_fu_786_p3[6];
conv_i6_i270_reg_1568[9] <= conv_i6_i270_fu_786_p3[9];
        conv_i6_i288_cast_cast_cast_cast_reg_1578[2] <= conv_i6_i288_cast_cast_cast_cast_fu_802_p3[2];
conv_i6_i288_cast_cast_cast_cast_reg_1578[4] <= conv_i6_i288_cast_cast_cast_cast_fu_802_p3[4];
        conv_i_i272_cast_cast_reg_1573[2] <= conv_i_i272_cast_cast_fu_794_p3[2];
conv_i_i272_cast_cast_reg_1573[4] <= conv_i_i272_cast_cast_fu_794_p3[4];
conv_i_i272_cast_cast_reg_1573[6] <= conv_i_i272_cast_cast_fu_794_p3[6];
        conv_i_i290_reg_1583[1 : 0] <= conv_i_i290_fu_810_p3[1 : 0];
conv_i_i290_reg_1583[4] <= conv_i_i290_fu_810_p3[4];
conv_i_i290_reg_1583[6] <= conv_i_i290_fu_810_p3[6];
conv_i_i290_reg_1583[9] <= conv_i_i290_fu_810_p3[9];
        conv_i_i306_reg_1588[9] <= conv_i_i306_fu_818_p3[9];
        conv_i_i322_reg_1593[8 : 0] <= conv_i_i322_fu_826_p3[8 : 0];
        conv_i_i_cast_cast_reg_1558[2] <= conv_i_i_cast_cast_fu_772_p3[2];
        icmp_ln1664_reg_1635 <= icmp_ln1664_fu_938_p2;
        icmp_reg_1609 <= icmp_fu_866_p2;
        loopHeight_reg_1527 <= height_dout;
        loopWidth_reg_1522 <= width_dout;
        rampStart_load_reg_1614 <= rampStart;
        select_ln1100_reg_1630 <= select_ln1100_fu_920_p3;
        shl_ln_reg_1625[15 : 8] <= shl_ln_fu_912_p3[15 : 8];
        trunc_ln506_reg_1533 <= trunc_ln506_fu_744_p1;
        trunc_ln507_reg_1538 <= trunc_ln507_fu_748_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        hBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_hdata_flag_0_phi_fu_508_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
        hdata <= hdata_new_0_fu_312;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hdata_new_0_fu_312 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_hdata_new_1_out;
        outpix_0_0_0_0_0_load422_fu_296 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_0_0_0_0_load424_out;
        outpix_0_1_0_0_0_load428_fu_300 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_1_0_0_0_load430_out;
        outpix_0_2_0_0_0_load434_fu_304 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_outpix_0_2_0_0_0_load436_out;
        p_0_0_0_0_0120399_fu_284 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_0_0_0_0120401_out;
        p_0_1_0_0_0122406_fu_288 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_1_0_0_0122408_out;
        p_0_2_0_0_0124413_fu_292 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_p_0_2_0_0_0124415_out;
        rampVal_3_new_0_fu_332 <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_3_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
        rampStart <= add_ln706_fu_1144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_rampVal;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_rampVal_3_flag_0_phi_fu_496_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
        rampVal_1 <= rampVal_3_new_0_fu_332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_1_reg_1640 <= y_fu_280;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_blk_n = colorFormat_empty_n;
    end else begin
        colorFormat_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_read = 1'b1;
    end else begin
        colorFormat_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_blk_n = enableInput_empty_n;
    end else begin
        enableInput_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_read = 1'b1;
    end else begin
        enableInput_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_blk_n = height_empty_n;
    end else begin
        height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_read = 1'b1;
    end else begin
        height_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ovrlayYUV_write = grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ovrlayYUV_write;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        srcYUV_read = grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_srcYUV_read;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_blk_n = width_empty_n;
    end else begin
        width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_read = 1'b1;
    end else begin
        width_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln519_fu_982_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_fu_834_p2 = (trunc_ln507_fu_748_p1 + 14'd7);

assign add_ln1489_fu_1068_p2 = (rampStart + trunc_ln519_fu_978_p1);

assign add_ln706_fu_1144_p2 = (rampStart + zext_ln706_fu_1141_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (colorFormat_empty_n == 1'b0) | (enableInput_empty_n == 1'b0) | (width_empty_n == 1'b0) | (height_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_phi_mux_hdata_flag_0_phi_fu_508_p4 = hdata_flag_0_reg_504;

assign ap_phi_mux_rampVal_3_flag_0_phi_fu_496_p4 = rampVal_3_flag_0_reg_492;

assign cmp11_i349_fu_1049_p2 = ((y_fu_280 != 16'd0) ? 1'b1 : 1'b0);

assign cmp2_i256_fu_758_p2 = ((colorFormat_dout == 8'd0) ? 1'b1 : 1'b0);

assign cmp51_i_fu_850_p2 = ((colorFormat_dout != 8'd1) ? 1'b1 : 1'b0);

assign cmp6_fu_752_p2 = ((enableInput_dout != 8'd0) ? 1'b1 : 1'b0);

assign cmp6_i_fu_780_p2 = ((colorFormat_dout == 8'd1) ? 1'b1 : 1'b0);

assign colorSel_fu_1074_p4 = {{y_fu_280[7:6]}};

assign conv_i4_i259_fu_900_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? rampStart : 10'd512);

assign conv_i6_i263_fu_764_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 10'd1023 : 10'd304);

assign conv_i6_i270_fu_786_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 10'd0 : 10'd596);

assign conv_i6_i288_cast_cast_cast_cast_fu_802_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 5'd0 : 5'd20);

assign conv_i_i272_cast_cast_fu_794_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 7'd0 : 7'd84);

assign conv_i_i290_fu_810_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 10'd1023 : 10'd428);

assign conv_i_i306_fu_818_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 10'd0 : 10'd512);

assign conv_i_i322_fu_826_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 10'd1023 : 10'd512);

assign conv_i_i_cast_cast_fu_772_p3 = ((cmp2_i256_fu_758_p2[0:0] == 1'b1) ? 3'd0 : 3'd4);

assign grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start = grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg;

assign icmp_fu_866_p2 = ((tmp_fu_856_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1641_1_fu_1106_p2 = ((colorSel_fu_1074_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1641_2_fu_1113_p2 = ((colorSel_fu_1074_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1641_fu_1099_p2 = ((colorSel_fu_1074_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1664_fu_938_p2 = ((tmp_17_fu_928_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln519_fu_982_p2 = ((y_fu_280 == loopHeight_reg_1527) ? 1'b1 : 1'b0);

assign icmp_ln692_fu_1056_p2 = ((y_fu_280 < p_read1) ? 1'b1 : 1'b0);

assign or_ln1641_fu_1120_p2 = (icmp_ln1641_2_fu_1113_p2 | icmp_ln1641_1_fu_1106_p2);

assign ovrlayYUV_din = grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ovrlayYUV_din;

assign rev117_fu_1042_p2 = (ult_fu_1037_p2 ^ 1'd1);

assign select_ln1100_fu_920_p3 = ((cmp6_i_fu_780_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln1666_fu_1127_p3 = ((tmp_18_fu_1084_p3[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign shl_ln_fu_912_p3 = {{trunc_ln1288_fu_908_p1}, {8'd0}};

assign tmp_17_fu_928_p4 = {{colorFormat_dout[7:1]}};

assign tmp_18_fu_1084_p3 = y_fu_280[32'd5];

assign tmp_fu_856_p4 = {{colorFormat_dout[7:1]}};

assign trunc_ln1288_fu_908_p1 = rampStart[7:0];

assign trunc_ln506_fu_744_p1 = height_dout[13:0];

assign trunc_ln507_fu_748_p1 = width_dout[13:0];

assign trunc_ln519_fu_978_p1 = y_fu_280[9:0];

assign ult_fu_1037_p2 = ((y_fu_280 < p_read3) ? 1'b1 : 1'b0);

assign xor_ln1630_fu_1092_p2 = (tmp_18_fu_1084_p3 ^ 1'd1);

assign xor_ln692_fu_1061_p2 = (icmp_ln692_fu_1056_p2 ^ 1'd1);

assign y_2_fu_987_p2 = (y_fu_280 + 16'd1);

assign zext_ln1213_fu_884_p1 = rampVal;

assign zext_ln706_fu_1141_p1 = p_read11;

always @ (posedge ap_clk) begin
    conv_i6_i263_reg_1553[5:4] <= 2'b11;
    conv_i6_i263_reg_1553[8] <= 1'b1;
    conv_i_i_cast_cast_reg_1558[1:0] <= 2'b00;
    conv_i6_i270_reg_1568[1:0] <= 2'b00;
    conv_i6_i270_reg_1568[3:3] <= 1'b0;
    conv_i6_i270_reg_1568[5:5] <= 1'b0;
    conv_i6_i270_reg_1568[8:7] <= 2'b00;
    conv_i_i272_cast_cast_reg_1573[1:0] <= 2'b00;
    conv_i_i272_cast_cast_reg_1573[3:3] <= 1'b0;
    conv_i_i272_cast_cast_reg_1573[5] <= 1'b0;
    conv_i6_i288_cast_cast_cast_cast_reg_1578[1:0] <= 2'b00;
    conv_i6_i288_cast_cast_cast_cast_reg_1578[3] <= 1'b0;
    conv_i_i290_reg_1583[3:2] <= 2'b11;
    conv_i_i290_reg_1583[5:5] <= 1'b1;
    conv_i_i290_reg_1583[8:7] <= 2'b11;
    conv_i_i306_reg_1588[8:0] <= 9'b000000000;
    conv_i_i322_reg_1593[9] <= 1'b1;
    shl_ln_reg_1625[7:0] <= 8'b00000000;
    select_ln1666_reg_1736[1] <= 1'b0;
end

endmodule //system_v_tpg_0_1_tpgBackground
