{
    "performance": {
        "max_number_of_threads": "half",
        "compact_distributions": true
    },
    "simulation": {
        "groups": [
            "1'b0",
            "1'b1"
        ],
        "number_of_clock_cycles": 3,
        "always_random_inputs": [
            "i_b"
        ],
        "input_sequence": [
            {
                "signals": [
                    {
                        "name": "i_a",
                        "value": "group_in0[0]"
                    }
                ]
            },
            {
                "signals": [
                    {
                        "name": "i_a",
                        "value": "group_in1[0]"
                    }
                ]
            }
        ],
        "number_of_simulations": 8192,
        "number_of_simulations_per_step": 1024
    },
    "hardware": {
        "clock_signal_name": "clk"
    },
    "side_channel_analysis": {
        "order": 1,
        "relaxed_model": false
    }
}