vhdl xil_defaultlib  \
"/media/zack/528CA51E8CA4FE1B/Users/zacks/Documents/UB/Senior/Fall 2017/CSE490/smallpond/Smallpond/smallpond_top/smallpond_top.srcs/sources_1/ip/clk_div/clk_div_sim_netlist.vhdl" \

nosort
