// Seed: 839242353
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2 = id_4;
  wire id_8;
  wire id_9;
  initial id_2 = id_8;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  uwire id_6 = 1, id_7 = 1, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
  wire id_9 = id_4;
  wire id_10;
  id_11(
      1 - 1
  );
endmodule
