
Led RGB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d0c  08000d14  00010d14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000d0c  08000d0c  00010d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000d10  08000d10  00010d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010d14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000000  08000d14  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000020  08000d14  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00010d14  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003fff  00000000  00000000  00010d3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000aa8  00000000  00000000  00014d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000608  00000000  00000000  000157e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000590  00000000  00000000  00015df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001e40  00000000  00000000  00016380  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001c40  00000000  00000000  000181c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00019e00  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000019b4  00000000  00000000  00019e7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0001b830  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000000 	.word	0x20000000
 8000128:	00000000 	.word	0x00000000
 800012c:	08000cf4 	.word	0x08000cf4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000004 	.word	0x20000004
 8000148:	08000cf4 	.word	0x08000cf4

0800014c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000154:	2300      	movs	r3, #0
 8000156:	617b      	str	r3, [r7, #20]
 8000158:	2300      	movs	r3, #0
 800015a:	613b      	str	r3, [r7, #16]
 800015c:	230f      	movs	r3, #15
 800015e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	78db      	ldrb	r3, [r3, #3]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d03a      	beq.n	80001de <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <NVIC_Init+0xbc>)
 800016a:	68db      	ldr	r3, [r3, #12]
 800016c:	43db      	mvns	r3, r3
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	f003 0307 	and.w	r3, r3, #7
 8000174:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000176:	697b      	ldr	r3, [r7, #20]
 8000178:	f1c3 0304 	rsb	r3, r3, #4
 800017c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	697b      	ldr	r3, [r7, #20]
 8000182:	fa22 f303 	lsr.w	r3, r2, r3
 8000186:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	785b      	ldrb	r3, [r3, #1]
 800018c:	461a      	mov	r2, r3
 800018e:	693b      	ldr	r3, [r7, #16]
 8000190:	fa02 f303 	lsl.w	r3, r2, r3
 8000194:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	789b      	ldrb	r3, [r3, #2]
 800019a:	461a      	mov	r2, r3
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4013      	ands	r3, r2
 80001a0:	697a      	ldr	r2, [r7, #20]
 80001a2:	4313      	orrs	r3, r2
 80001a4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001a6:	697b      	ldr	r3, [r7, #20]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001ac:	4a17      	ldr	r2, [pc, #92]	; (800020c <NVIC_Init+0xc0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	6979      	ldr	r1, [r7, #20]
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	4413      	add	r3, r2
 80001b8:	460a      	mov	r2, r1
 80001ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <NVIC_Init+0xc0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	095b      	lsrs	r3, r3, #5
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	f003 031f 	and.w	r3, r3, #31
 80001d2:	2101      	movs	r1, #1
 80001d4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80001dc:	e00f      	b.n	80001fe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001de:	490b      	ldr	r1, [pc, #44]	; (800020c <NVIC_Init+0xc0>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	095b      	lsrs	r3, r3, #5
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	f003 031f 	and.w	r3, r3, #31
 80001f2:	2201      	movs	r2, #1
 80001f4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f6:	f100 0320 	add.w	r3, r0, #32
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fe:	bf00      	nop
 8000200:	371c      	adds	r7, #28
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000210:	b480      	push	{r7}
 8000212:	b089      	sub	sp, #36	; 0x24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800021a:	2300      	movs	r3, #0
 800021c:	61fb      	str	r3, [r7, #28]
 800021e:	2300      	movs	r3, #0
 8000220:	613b      	str	r3, [r7, #16]
 8000222:	2300      	movs	r3, #0
 8000224:	61bb      	str	r3, [r7, #24]
 8000226:	2300      	movs	r3, #0
 8000228:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800022a:	2300      	movs	r3, #0
 800022c:	617b      	str	r3, [r7, #20]
 800022e:	2300      	movs	r3, #0
 8000230:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	78db      	ldrb	r3, [r3, #3]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	78db      	ldrb	r3, [r3, #3]
 8000240:	f003 0310 	and.w	r3, r3, #16
 8000244:	2b00      	cmp	r3, #0
 8000246:	d005      	beq.n	8000254 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	789b      	ldrb	r3, [r3, #2]
 800024c:	461a      	mov	r2, r3
 800024e:	69fb      	ldr	r3, [r7, #28]
 8000250:	4313      	orrs	r3, r2
 8000252:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	881b      	ldrh	r3, [r3, #0]
 8000258:	b2db      	uxtb	r3, r3
 800025a:	2b00      	cmp	r3, #0
 800025c:	d044      	beq.n	80002e8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000264:	2300      	movs	r3, #0
 8000266:	61bb      	str	r3, [r7, #24]
 8000268:	e038      	b.n	80002dc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800026a:	2201      	movs	r2, #1
 800026c:	69bb      	ldr	r3, [r7, #24]
 800026e:	fa02 f303 	lsl.w	r3, r2, r3
 8000272:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000274:	683b      	ldr	r3, [r7, #0]
 8000276:	881b      	ldrh	r3, [r3, #0]
 8000278:	461a      	mov	r2, r3
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	4013      	ands	r3, r2
 800027e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000280:	693a      	ldr	r2, [r7, #16]
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	429a      	cmp	r2, r3
 8000286:	d126      	bne.n	80002d6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000288:	69bb      	ldr	r3, [r7, #24]
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800028e:	220f      	movs	r2, #15
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	fa02 f303 	lsl.w	r3, r2, r3
 8000296:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	43db      	mvns	r3, r3
 800029c:	697a      	ldr	r2, [r7, #20]
 800029e:	4013      	ands	r3, r2
 80002a0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80002a2:	69fa      	ldr	r2, [r7, #28]
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	fa02 f303 	lsl.w	r3, r2, r3
 80002aa:	697a      	ldr	r2, [r7, #20]
 80002ac:	4313      	orrs	r3, r2
 80002ae:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	78db      	ldrb	r3, [r3, #3]
 80002b4:	2b28      	cmp	r3, #40	; 0x28
 80002b6:	d105      	bne.n	80002c4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80002b8:	2201      	movs	r2, #1
 80002ba:	69bb      	ldr	r3, [r7, #24]
 80002bc:	409a      	lsls	r2, r3
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	615a      	str	r2, [r3, #20]
 80002c2:	e008      	b.n	80002d6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	78db      	ldrb	r3, [r3, #3]
 80002c8:	2b48      	cmp	r3, #72	; 0x48
 80002ca:	d104      	bne.n	80002d6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80002cc:	2201      	movs	r2, #1
 80002ce:	69bb      	ldr	r3, [r7, #24]
 80002d0:	409a      	lsls	r2, r3
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002d6:	69bb      	ldr	r3, [r7, #24]
 80002d8:	3301      	adds	r3, #1
 80002da:	61bb      	str	r3, [r7, #24]
 80002dc:	69bb      	ldr	r3, [r7, #24]
 80002de:	2b07      	cmp	r3, #7
 80002e0:	d9c3      	bls.n	800026a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	697a      	ldr	r2, [r7, #20]
 80002e6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	2bff      	cmp	r3, #255	; 0xff
 80002ee:	d946      	bls.n	800037e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	685b      	ldr	r3, [r3, #4]
 80002f4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002f6:	2300      	movs	r3, #0
 80002f8:	61bb      	str	r3, [r7, #24]
 80002fa:	e03a      	b.n	8000372 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80002fc:	69bb      	ldr	r3, [r7, #24]
 80002fe:	3308      	adds	r3, #8
 8000300:	2201      	movs	r2, #1
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	881b      	ldrh	r3, [r3, #0]
 800030c:	461a      	mov	r2, r3
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	4013      	ands	r3, r2
 8000312:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000314:	693a      	ldr	r2, [r7, #16]
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	429a      	cmp	r2, r3
 800031a:	d127      	bne.n	800036c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800031c:	69bb      	ldr	r3, [r7, #24]
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000322:	220f      	movs	r2, #15
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	fa02 f303 	lsl.w	r3, r2, r3
 800032a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	43db      	mvns	r3, r3
 8000330:	697a      	ldr	r2, [r7, #20]
 8000332:	4013      	ands	r3, r2
 8000334:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000336:	69fa      	ldr	r2, [r7, #28]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	fa02 f303 	lsl.w	r3, r2, r3
 800033e:	697a      	ldr	r2, [r7, #20]
 8000340:	4313      	orrs	r3, r2
 8000342:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	78db      	ldrb	r3, [r3, #3]
 8000348:	2b28      	cmp	r3, #40	; 0x28
 800034a:	d105      	bne.n	8000358 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800034c:	69bb      	ldr	r3, [r7, #24]
 800034e:	3308      	adds	r3, #8
 8000350:	2201      	movs	r2, #1
 8000352:	409a      	lsls	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	78db      	ldrb	r3, [r3, #3]
 800035c:	2b48      	cmp	r3, #72	; 0x48
 800035e:	d105      	bne.n	800036c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000360:	69bb      	ldr	r3, [r7, #24]
 8000362:	3308      	adds	r3, #8
 8000364:	2201      	movs	r2, #1
 8000366:	409a      	lsls	r2, r3
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	3301      	adds	r3, #1
 8000370:	61bb      	str	r3, [r7, #24]
 8000372:	69bb      	ldr	r3, [r7, #24]
 8000374:	2b07      	cmp	r3, #7
 8000376:	d9c1      	bls.n	80002fc <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	697a      	ldr	r2, [r7, #20]
 800037c:	605a      	str	r2, [r3, #4]
  }
}
 800037e:	bf00      	nop
 8000380:	3724      	adds	r7, #36	; 0x24
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr

08000388 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	460b      	mov	r3, r1
 8000392:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000394:	887a      	ldrh	r2, [r7, #2]
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	615a      	str	r2, [r3, #20]
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr

080003a4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	460b      	mov	r3, r1
 80003ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003b0:	78fb      	ldrb	r3, [r7, #3]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d006      	beq.n	80003c4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80003b6:	4909      	ldr	r1, [pc, #36]	; (80003dc <RCC_APB2PeriphClockCmd+0x38>)
 80003b8:	4b08      	ldr	r3, [pc, #32]	; (80003dc <RCC_APB2PeriphClockCmd+0x38>)
 80003ba:	699a      	ldr	r2, [r3, #24]
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	4313      	orrs	r3, r2
 80003c0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80003c2:	e006      	b.n	80003d2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80003c4:	4905      	ldr	r1, [pc, #20]	; (80003dc <RCC_APB2PeriphClockCmd+0x38>)
 80003c6:	4b05      	ldr	r3, [pc, #20]	; (80003dc <RCC_APB2PeriphClockCmd+0x38>)
 80003c8:	699a      	ldr	r2, [r3, #24]
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	43db      	mvns	r3, r3
 80003ce:	4013      	ands	r3, r2
 80003d0:	618b      	str	r3, [r1, #24]
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bc80      	pop	{r7}
 80003da:	4770      	bx	lr
 80003dc:	40021000 	.word	0x40021000

080003e0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
 80003e8:	460b      	mov	r3, r1
 80003ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003ec:	78fb      	ldrb	r3, [r7, #3]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d006      	beq.n	8000400 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80003f2:	4909      	ldr	r1, [pc, #36]	; (8000418 <RCC_APB1PeriphClockCmd+0x38>)
 80003f4:	4b08      	ldr	r3, [pc, #32]	; (8000418 <RCC_APB1PeriphClockCmd+0x38>)
 80003f6:	69da      	ldr	r2, [r3, #28]
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4313      	orrs	r3, r2
 80003fc:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80003fe:	e006      	b.n	800040e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000400:	4905      	ldr	r1, [pc, #20]	; (8000418 <RCC_APB1PeriphClockCmd+0x38>)
 8000402:	4b05      	ldr	r3, [pc, #20]	; (8000418 <RCC_APB1PeriphClockCmd+0x38>)
 8000404:	69da      	ldr	r2, [r3, #28]
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	43db      	mvns	r3, r3
 800040a:	4013      	ands	r3, r2
 800040c:	61cb      	str	r3, [r1, #28]
}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr
 8000418:	40021000 	.word	0x40021000

0800041c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000426:	2300      	movs	r3, #0
 8000428:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	881b      	ldrh	r3, [r3, #0]
 800042e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	4a2e      	ldr	r2, [pc, #184]	; (80004ec <TIM_TimeBaseInit+0xd0>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d013      	beq.n	8000460 <TIM_TimeBaseInit+0x44>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	4a2d      	ldr	r2, [pc, #180]	; (80004f0 <TIM_TimeBaseInit+0xd4>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d00f      	beq.n	8000460 <TIM_TimeBaseInit+0x44>
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000446:	d00b      	beq.n	8000460 <TIM_TimeBaseInit+0x44>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4a2a      	ldr	r2, [pc, #168]	; (80004f4 <TIM_TimeBaseInit+0xd8>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d007      	beq.n	8000460 <TIM_TimeBaseInit+0x44>
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a29      	ldr	r2, [pc, #164]	; (80004f8 <TIM_TimeBaseInit+0xdc>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d003      	beq.n	8000460 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a28      	ldr	r2, [pc, #160]	; (80004fc <TIM_TimeBaseInit+0xe0>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d108      	bne.n	8000472 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000460:	89fb      	ldrh	r3, [r7, #14]
 8000462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000466:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	885a      	ldrh	r2, [r3, #2]
 800046c:	89fb      	ldrh	r3, [r7, #14]
 800046e:	4313      	orrs	r3, r2
 8000470:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	4a22      	ldr	r2, [pc, #136]	; (8000500 <TIM_TimeBaseInit+0xe4>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d00c      	beq.n	8000494 <TIM_TimeBaseInit+0x78>
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4a21      	ldr	r2, [pc, #132]	; (8000504 <TIM_TimeBaseInit+0xe8>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d008      	beq.n	8000494 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000482:	89fb      	ldrh	r3, [r7, #14]
 8000484:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000488:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	88da      	ldrh	r2, [r3, #6]
 800048e:	89fb      	ldrh	r3, [r7, #14]
 8000490:	4313      	orrs	r3, r2
 8000492:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	89fa      	ldrh	r2, [r7, #14]
 8000498:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	889a      	ldrh	r2, [r3, #4]
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	881a      	ldrh	r2, [r3, #0]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a0f      	ldr	r2, [pc, #60]	; (80004ec <TIM_TimeBaseInit+0xd0>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d00f      	beq.n	80004d2 <TIM_TimeBaseInit+0xb6>
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	4a0e      	ldr	r2, [pc, #56]	; (80004f0 <TIM_TimeBaseInit+0xd4>)
 80004b6:	4293      	cmp	r3, r2
 80004b8:	d00b      	beq.n	80004d2 <TIM_TimeBaseInit+0xb6>
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4a12      	ldr	r2, [pc, #72]	; (8000508 <TIM_TimeBaseInit+0xec>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d007      	beq.n	80004d2 <TIM_TimeBaseInit+0xb6>
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4a11      	ldr	r2, [pc, #68]	; (800050c <TIM_TimeBaseInit+0xf0>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d003      	beq.n	80004d2 <TIM_TimeBaseInit+0xb6>
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4a10      	ldr	r2, [pc, #64]	; (8000510 <TIM_TimeBaseInit+0xf4>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d104      	bne.n	80004dc <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	7a1b      	ldrb	r3, [r3, #8]
 80004d6:	b29a      	uxth	r2, r3
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2201      	movs	r2, #1
 80004e0:	829a      	strh	r2, [r3, #20]
}
 80004e2:	bf00      	nop
 80004e4:	3714      	adds	r7, #20
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr
 80004ec:	40012c00 	.word	0x40012c00
 80004f0:	40013400 	.word	0x40013400
 80004f4:	40000400 	.word	0x40000400
 80004f8:	40000800 	.word	0x40000800
 80004fc:	40000c00 	.word	0x40000c00
 8000500:	40001000 	.word	0x40001000
 8000504:	40001400 	.word	0x40001400
 8000508:	40014000 	.word	0x40014000
 800050c:	40014400 	.word	0x40014400
 8000510:	40014800 	.word	0x40014800

08000514 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000514:	b480      	push	{r7}
 8000516:	b085      	sub	sp, #20
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	817b      	strh	r3, [r7, #10]
 8000522:	2300      	movs	r3, #0
 8000524:	81fb      	strh	r3, [r7, #14]
 8000526:	2300      	movs	r3, #0
 8000528:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	8c1b      	ldrh	r3, [r3, #32]
 800052e:	b29b      	uxth	r3, r3
 8000530:	f023 0301 	bic.w	r3, r3, #1
 8000534:	b29a      	uxth	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	8c1b      	ldrh	r3, [r3, #32]
 800053e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	889b      	ldrh	r3, [r3, #4]
 8000544:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	8b1b      	ldrh	r3, [r3, #24]
 800054a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 800054c:	897b      	ldrh	r3, [r7, #10]
 800054e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000552:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8000554:	897b      	ldrh	r3, [r7, #10]
 8000556:	f023 0303 	bic.w	r3, r3, #3
 800055a:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	881a      	ldrh	r2, [r3, #0]
 8000560:	897b      	ldrh	r3, [r7, #10]
 8000562:	4313      	orrs	r3, r2
 8000564:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8000566:	89fb      	ldrh	r3, [r7, #14]
 8000568:	f023 0302 	bic.w	r3, r3, #2
 800056c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	891a      	ldrh	r2, [r3, #8]
 8000572:	89fb      	ldrh	r3, [r7, #14]
 8000574:	4313      	orrs	r3, r2
 8000576:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	885a      	ldrh	r2, [r3, #2]
 800057c:	89fb      	ldrh	r3, [r7, #14]
 800057e:	4313      	orrs	r3, r2
 8000580:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4a24      	ldr	r2, [pc, #144]	; (8000618 <TIM_OC1Init+0x104>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d00f      	beq.n	80005aa <TIM_OC1Init+0x96>
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a23      	ldr	r2, [pc, #140]	; (800061c <TIM_OC1Init+0x108>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d00b      	beq.n	80005aa <TIM_OC1Init+0x96>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4a22      	ldr	r2, [pc, #136]	; (8000620 <TIM_OC1Init+0x10c>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d007      	beq.n	80005aa <TIM_OC1Init+0x96>
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a21      	ldr	r2, [pc, #132]	; (8000624 <TIM_OC1Init+0x110>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d003      	beq.n	80005aa <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4a20      	ldr	r2, [pc, #128]	; (8000628 <TIM_OC1Init+0x114>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d123      	bne.n	80005f2 <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 80005aa:	89fb      	ldrh	r3, [r7, #14]
 80005ac:	f023 0308 	bic.w	r3, r3, #8
 80005b0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	895a      	ldrh	r2, [r3, #10]
 80005b6:	89fb      	ldrh	r3, [r7, #14]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 80005bc:	89fb      	ldrh	r3, [r7, #14]
 80005be:	f023 0304 	bic.w	r3, r3, #4
 80005c2:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	889a      	ldrh	r2, [r3, #4]
 80005c8:	89fb      	ldrh	r3, [r7, #14]
 80005ca:	4313      	orrs	r3, r2
 80005cc:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 80005ce:	89bb      	ldrh	r3, [r7, #12]
 80005d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005d4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 80005d6:	89bb      	ldrh	r3, [r7, #12]
 80005d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80005dc:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	899a      	ldrh	r2, [r3, #12]
 80005e2:	89bb      	ldrh	r3, [r7, #12]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	89da      	ldrh	r2, [r3, #14]
 80005ec:	89bb      	ldrh	r3, [r7, #12]
 80005ee:	4313      	orrs	r3, r2
 80005f0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	89ba      	ldrh	r2, [r7, #12]
 80005f6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	897a      	ldrh	r2, [r7, #10]
 80005fc:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	88da      	ldrh	r2, [r3, #6]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	89fa      	ldrh	r2, [r7, #14]
 800060a:	841a      	strh	r2, [r3, #32]
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	40012c00 	.word	0x40012c00
 800061c:	40013400 	.word	0x40013400
 8000620:	40014000 	.word	0x40014000
 8000624:	40014400 	.word	0x40014400
 8000628:	40014800 	.word	0x40014800

0800062c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000638:	78fb      	ldrb	r3, [r7, #3]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d008      	beq.n	8000650 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	b29b      	uxth	r3, r3
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	b29a      	uxth	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800064e:	e007      	b.n	8000660 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	f023 0301 	bic.w	r3, r3, #1
 800065a:	b29a      	uxth	r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	801a      	strh	r2, [r3, #0]
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr

0800066a <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800066a:	b480      	push	{r7}
 800066c:	b083      	sub	sp, #12
 800066e:	af00      	add	r7, sp, #0
 8000670:	6078      	str	r0, [r7, #4]
 8000672:	460b      	mov	r3, r1
 8000674:	807b      	strh	r3, [r7, #2]
 8000676:	4613      	mov	r3, r2
 8000678:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800067a:	787b      	ldrb	r3, [r7, #1]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d008      	beq.n	8000692 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	899b      	ldrh	r3, [r3, #12]
 8000684:	b29a      	uxth	r2, r3
 8000686:	887b      	ldrh	r3, [r7, #2]
 8000688:	4313      	orrs	r3, r2
 800068a:	b29a      	uxth	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000690:	e009      	b.n	80006a6 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	899b      	ldrh	r3, [r3, #12]
 8000696:	b29a      	uxth	r2, r3
 8000698:	887b      	ldrh	r3, [r7, #2]
 800069a:	43db      	mvns	r3, r3
 800069c:	b29b      	uxth	r3, r3
 800069e:	4013      	ands	r3, r2
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	819a      	strh	r2, [r3, #12]
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr

080006b0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	460b      	mov	r3, r1
 80006ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d008      	beq.n	80006d4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 80006d2:	e007      	b.n	80006e4 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	881b      	ldrh	r3, [r3, #0]
 80006d8:	b29b      	uxth	r3, r3
 80006da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006de:	b29a      	uxth	r2, r3
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	801a      	strh	r2, [r3, #0]
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr

080006ee <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80006ee:	b480      	push	{r7}
 80006f0:	b085      	sub	sp, #20
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	6078      	str	r0, [r7, #4]
 80006f6:	460b      	mov	r3, r1
 80006f8:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	8b1b      	ldrh	r3, [r3, #24]
 8000702:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8000704:	89fb      	ldrh	r3, [r7, #14]
 8000706:	f023 0308 	bic.w	r3, r3, #8
 800070a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800070c:	89fa      	ldrh	r2, [r7, #14]
 800070e:	887b      	ldrh	r3, [r7, #2]
 8000710:	4313      	orrs	r3, r2
 8000712:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	89fa      	ldrh	r2, [r7, #14]
 8000718:	831a      	strh	r2, [r3, #24]
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr

08000724 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000730:	2300      	movs	r3, #0
 8000732:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000734:	2300      	movs	r3, #0
 8000736:	81bb      	strh	r3, [r7, #12]
 8000738:	2300      	movs	r3, #0
 800073a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	8a1b      	ldrh	r3, [r3, #16]
 8000740:	b29a      	uxth	r2, r3
 8000742:	887b      	ldrh	r3, [r7, #2]
 8000744:	4013      	ands	r3, r2
 8000746:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	899b      	ldrh	r3, [r3, #12]
 800074c:	b29a      	uxth	r2, r3
 800074e:	887b      	ldrh	r3, [r7, #2]
 8000750:	4013      	ands	r3, r2
 8000752:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000754:	89bb      	ldrh	r3, [r7, #12]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d005      	beq.n	8000766 <TIM_GetITStatus+0x42>
 800075a:	897b      	ldrh	r3, [r7, #10]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d002      	beq.n	8000766 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000760:	2301      	movs	r3, #1
 8000762:	73fb      	strb	r3, [r7, #15]
 8000764:	e001      	b.n	800076a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000766:	2300      	movs	r3, #0
 8000768:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800076a:	7bfb      	ldrb	r3, [r7, #15]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3714      	adds	r7, #20
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr

08000776 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000776:	b480      	push	{r7}
 8000778:	b083      	sub	sp, #12
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]
 800077e:	460b      	mov	r3, r1
 8000780:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000782:	887b      	ldrh	r3, [r7, #2]
 8000784:	43db      	mvns	r3, r3
 8000786:	b29a      	uxth	r2, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	821a      	strh	r2, [r3, #16]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
	...

08000798 <InitializeTimer>:
#include "stm32f10x.h"

volatile int counter_cycle = 0;

void InitializeTimer()
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 1;
 800079e:	2301      	movs	r3, #1
 80007a0:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80007a2:	2300      	movs	r3, #0
 80007a4:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 100;
 80007a6:	2364      	movs	r3, #100	; 0x64
 80007a8:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM3, &timerInitStructure);
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	4619      	mov	r1, r3
 80007b6:	4803      	ldr	r0, [pc, #12]	; (80007c4 <InitializeTimer+0x2c>)
 80007b8:	f7ff fe30 	bl	800041c <TIM_TimeBaseInit>
}
 80007bc:	bf00      	nop
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40000400 	.word	0x40000400

080007c8 <InitializePWMChannel>:

void InitializePWMChannel(int pulse1)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

    TIM_OCInitTypeDef TIM_OCInitStructure;
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80007d0:	2360      	movs	r3, #96	; 0x60
 80007d2:	813b      	strh	r3, [r7, #8]
    TIM_OCInitStructure.TIM_Pulse = pulse1;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	81fb      	strh	r3, [r7, #14]
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80007da:	2301      	movs	r3, #1
 80007dc:	817b      	strh	r3, [r7, #10]
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80007de:	2300      	movs	r3, #0
 80007e0:	823b      	strh	r3, [r7, #16]
    TIM_OC1Init(TIM3, &TIM_OCInitStructure);	//SELECIONA CANAL2 DO TIMER 2 (PA1, NESSE CASO)
 80007e2:	f107 0308 	add.w	r3, r7, #8
 80007e6:	4619      	mov	r1, r3
 80007e8:	4809      	ldr	r0, [pc, #36]	; (8000810 <InitializePWMChannel+0x48>)
 80007ea:	f7ff fe93 	bl	8000514 <TIM_OC1Init>

    TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80007ee:	2108      	movs	r1, #8
 80007f0:	4807      	ldr	r0, [pc, #28]	; (8000810 <InitializePWMChannel+0x48>)
 80007f2:	f7ff ff7c 	bl	80006ee <TIM_OC1PreloadConfig>
    TIM_ARRPreloadConfig(TIM3, ENABLE);
 80007f6:	2101      	movs	r1, #1
 80007f8:	4805      	ldr	r0, [pc, #20]	; (8000810 <InitializePWMChannel+0x48>)
 80007fa:	f7ff ff59 	bl	80006b0 <TIM_ARRPreloadConfig>
    TIM_Cmd(TIM3, ENABLE);
 80007fe:	2101      	movs	r1, #1
 8000800:	4803      	ldr	r0, [pc, #12]	; (8000810 <InitializePWMChannel+0x48>)
 8000802:	f7ff ff13 	bl	800062c <TIM_Cmd>
}
 8000806:	bf00      	nop
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40000400 	.word	0x40000400

08000814 <InitializeLEDs>:

void InitializeLEDs()
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800081a:	2101      	movs	r1, #1
 800081c:	2004      	movs	r0, #4
 800081e:	f7ff fdc1 	bl	80003a4 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000822:	2101      	movs	r1, #1
 8000824:	2002      	movs	r0, #2
 8000826:	f7ff fddb 	bl	80003e0 <RCC_APB1PeriphClockCmd>

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800082a:	2101      	movs	r1, #1
 800082c:	2010      	movs	r0, #16
 800082e:	f7ff fdb9 	bl	80003a4 <RCC_APB2PeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_6;
 8000832:	2340      	movs	r3, #64	; 0x40
 8000834:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000836:	2318      	movs	r3, #24
 8000838:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800083a:	2303      	movs	r3, #3
 800083c:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	4619      	mov	r1, r3
 8000842:	4809      	ldr	r0, [pc, #36]	; (8000868 <InitializeLEDs+0x54>)
 8000844:	f7ff fce4 	bl	8000210 <GPIO_Init>

    gpioStructure.GPIO_Pin = GPIO_Pin_15;
 8000848:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800084c:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 800084e:	2314      	movs	r3, #20
 8000850:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000852:	2302      	movs	r3, #2
 8000854:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &gpioStructure);
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	4619      	mov	r1, r3
 800085a:	4804      	ldr	r0, [pc, #16]	; (800086c <InitializeLEDs+0x58>)
 800085c:	f7ff fcd8 	bl	8000210 <GPIO_Init>
}
 8000860:	bf00      	nop
 8000862:	3708      	adds	r7, #8
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40010800 	.word	0x40010800
 800086c:	40011000 	.word	0x40011000

08000870 <TIM3_IRQHandler>:



void TIM3_IRQHandler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM3, TIM_IT_CC1) != RESET){
 8000874:	2102      	movs	r1, #2
 8000876:	486c      	ldr	r0, [pc, #432]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 8000878:	f7ff ff54 	bl	8000724 <TIM_GetITStatus>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d008      	beq.n	8000894 <TIM3_IRQHandler+0x24>
	    TIM_ClearITPendingBit(TIM3, TIM_IT_CC1);
 8000882:	2102      	movs	r1, #2
 8000884:	4868      	ldr	r0, [pc, #416]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 8000886:	f7ff ff76 	bl	8000776 <TIM_ClearITPendingBit>
	    GPIO_ResetBits(GPIOC, GPIO_Pin_15);
 800088a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800088e:	4867      	ldr	r0, [pc, #412]	; (8000a2c <TIM3_IRQHandler+0x1bc>)
 8000890:	f7ff fd7a 	bl	8000388 <GPIO_ResetBits>
	    //TIM3->CCR1 = 10;
	}
    counter_cycle++;
 8000894:	4b66      	ldr	r3, [pc, #408]	; (8000a30 <TIM3_IRQHandler+0x1c0>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3301      	adds	r3, #1
 800089a:	4a65      	ldr	r2, [pc, #404]	; (8000a30 <TIM3_IRQHandler+0x1c0>)
 800089c:	6013      	str	r3, [r2, #0]

    switch(counter_cycle){
 800089e:	4b64      	ldr	r3, [pc, #400]	; (8000a30 <TIM3_IRQHandler+0x1c0>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	3b01      	subs	r3, #1
 80008a4:	2b47      	cmp	r3, #71	; 0x47
 80008a6:	f200 80bd 	bhi.w	8000a24 <TIM3_IRQHandler+0x1b4>
 80008aa:	a201      	add	r2, pc, #4	; (adr r2, 80008b0 <TIM3_IRQHandler+0x40>)
 80008ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b0:	080009d1 	.word	0x080009d1
 80008b4:	080009d9 	.word	0x080009d9
 80008b8:	080009e1 	.word	0x080009e1
 80008bc:	080009e9 	.word	0x080009e9
 80008c0:	080009ef 	.word	0x080009ef
 80008c4:	080009f7 	.word	0x080009f7
 80008c8:	080009ff 	.word	0x080009ff
 80008cc:	08000a07 	.word	0x08000a07
 80008d0:	08000a0f 	.word	0x08000a0f
 80008d4:	08000a25 	.word	0x08000a25
 80008d8:	08000a25 	.word	0x08000a25
 80008dc:	08000a25 	.word	0x08000a25
 80008e0:	08000a25 	.word	0x08000a25
 80008e4:	08000a25 	.word	0x08000a25
 80008e8:	08000a25 	.word	0x08000a25
 80008ec:	08000a25 	.word	0x08000a25
 80008f0:	08000a25 	.word	0x08000a25
 80008f4:	08000a25 	.word	0x08000a25
 80008f8:	08000a25 	.word	0x08000a25
 80008fc:	08000a25 	.word	0x08000a25
 8000900:	08000a25 	.word	0x08000a25
 8000904:	08000a25 	.word	0x08000a25
 8000908:	08000a25 	.word	0x08000a25
 800090c:	08000a25 	.word	0x08000a25
 8000910:	08000a25 	.word	0x08000a25
 8000914:	08000a25 	.word	0x08000a25
 8000918:	08000a25 	.word	0x08000a25
 800091c:	08000a25 	.word	0x08000a25
 8000920:	08000a25 	.word	0x08000a25
 8000924:	08000a25 	.word	0x08000a25
 8000928:	08000a25 	.word	0x08000a25
 800092c:	08000a25 	.word	0x08000a25
 8000930:	08000a25 	.word	0x08000a25
 8000934:	08000a25 	.word	0x08000a25
 8000938:	08000a25 	.word	0x08000a25
 800093c:	08000a25 	.word	0x08000a25
 8000940:	08000a25 	.word	0x08000a25
 8000944:	08000a25 	.word	0x08000a25
 8000948:	08000a25 	.word	0x08000a25
 800094c:	08000a25 	.word	0x08000a25
 8000950:	08000a25 	.word	0x08000a25
 8000954:	08000a25 	.word	0x08000a25
 8000958:	08000a25 	.word	0x08000a25
 800095c:	08000a25 	.word	0x08000a25
 8000960:	08000a25 	.word	0x08000a25
 8000964:	08000a25 	.word	0x08000a25
 8000968:	08000a25 	.word	0x08000a25
 800096c:	08000a25 	.word	0x08000a25
 8000970:	08000a25 	.word	0x08000a25
 8000974:	08000a25 	.word	0x08000a25
 8000978:	08000a25 	.word	0x08000a25
 800097c:	08000a25 	.word	0x08000a25
 8000980:	08000a25 	.word	0x08000a25
 8000984:	08000a25 	.word	0x08000a25
 8000988:	08000a25 	.word	0x08000a25
 800098c:	08000a25 	.word	0x08000a25
 8000990:	08000a25 	.word	0x08000a25
 8000994:	08000a25 	.word	0x08000a25
 8000998:	08000a25 	.word	0x08000a25
 800099c:	08000a25 	.word	0x08000a25
 80009a0:	08000a25 	.word	0x08000a25
 80009a4:	08000a25 	.word	0x08000a25
 80009a8:	08000a25 	.word	0x08000a25
 80009ac:	08000a25 	.word	0x08000a25
 80009b0:	08000a25 	.word	0x08000a25
 80009b4:	08000a25 	.word	0x08000a25
 80009b8:	08000a25 	.word	0x08000a25
 80009bc:	08000a25 	.word	0x08000a25
 80009c0:	08000a25 	.word	0x08000a25
 80009c4:	08000a25 	.word	0x08000a25
 80009c8:	08000a25 	.word	0x08000a25
 80009cc:	08000a17 	.word	0x08000a17


    case 1:
    	TIM3->CCR1 = 73;	//VERDE = ESSE BIT "75"
 80009d0:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 80009d2:	2249      	movs	r2, #73	; 0x49
 80009d4:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 80009d6:	e025      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 2:
    	TIM3->CCR1 = 25;
 80009d8:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 80009da:	2219      	movs	r2, #25
 80009dc:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 80009de:	e021      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 3:
    	TIM3->CCR1 = 25;	//VERMELHOR = ESSE BIT "75"
 80009e0:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 80009e2:	2219      	movs	r2, #25
 80009e4:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 80009e6:	e01d      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 4:
    	TIM3->CCR1 = 25;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 80009ea:	2219      	movs	r2, #25
 80009ec:	869a      	strh	r2, [r3, #52]	; 0x34

    case 5:
    	TIM3->CCR1 = 25;	//AZUL = ESSE BIT "75"
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 80009f0:	2219      	movs	r2, #25
 80009f2:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 80009f4:	e016      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 6:
    	TIM3->CCR1 = 25;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 80009f8:	2219      	movs	r2, #25
 80009fa:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 80009fc:	e012      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 7:
    	TIM3->CCR1 = 25;
 80009fe:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 8000a00:	2219      	movs	r2, #25
 8000a02:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 8000a04:	e00e      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 8:
    	TIM3->CCR1 = 25;
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 8000a08:	2219      	movs	r2, #25
 8000a0a:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 8000a0c:	e00a      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 9:
    	TIM3->CCR1 = 0;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 8000a14:	e006      	b.n	8000a24 <TIM3_IRQHandler+0x1b4>

    case 72:
    	counter_cycle = 0;
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <TIM3_IRQHandler+0x1c0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
    	TIM3->CCR1 = 25;
 8000a1c:	4b02      	ldr	r3, [pc, #8]	; (8000a28 <TIM3_IRQHandler+0x1b8>)
 8000a1e:	2219      	movs	r2, #25
 8000a20:	869a      	strh	r2, [r3, #52]	; 0x34
    	break;
 8000a22:	bf00      	nop
    }
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40000400 	.word	0x40000400
 8000a2c:	40011000 	.word	0x40011000
 8000a30:	2000001c 	.word	0x2000001c

08000a34 <TIM3_Interrupt_init>:

void TIM3_Interrupt_init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
	/* NVIC Configuration */
	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the USARTx Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 8000a3a:	231d      	movs	r3, #29
 8000a3c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a46:	2301      	movs	r3, #1
 8000a48:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fb7d 	bl	800014c <NVIC_Init>

	//TIM_SelectInputTrigger(TIM3, TIM_TS_ITR0); //SELECIONA O SINAL COMO TRIG DO TIM3
	TIM_ITConfig(TIM3, TIM_IT_CC1, ENABLE); //ATIVA A FONTE DE INTERRUPT: TIM3, CANAL 2
 8000a52:	2201      	movs	r2, #1
 8000a54:	2102      	movs	r1, #2
 8000a56:	4803      	ldr	r0, [pc, #12]	; (8000a64 <TIM3_Interrupt_init+0x30>)
 8000a58:	f7ff fe07 	bl	800066a <TIM_ITConfig>
}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40000400 	.word	0x40000400

08000a68 <main>:

int main()
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
    InitializeLEDs(); //"Parece" ser boa pratica colocar as inicializacoes dos perifericos no topo da main!
 8000a6c:	f7ff fed2 	bl	8000814 <InitializeLEDs>

    // Initialize EXTI1
	TIM3_Interrupt_init(); //Deve vir aps "InitializeLEDs()", na main. Do contrario, nao inicializaria corretamente os perifericos
 8000a70:	f7ff ffe0 	bl	8000a34 <TIM3_Interrupt_init>

    InitializeTimer();
 8000a74:	f7ff fe90 	bl	8000798 <InitializeTimer>
    InitializePWMChannel(75); //75,22
 8000a78:	204b      	movs	r0, #75	; 0x4b
 8000a7a:	f7ff fea5 	bl	80007c8 <InitializePWMChannel>

    GPIO_ResetBits(GPIOC, GPIO_Pin_15);
 8000a7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a82:	4802      	ldr	r0, [pc, #8]	; (8000a8c <main+0x24>)
 8000a84:	f7ff fc80 	bl	8000388 <GPIO_ResetBits>

    while(1){
 8000a88:	e7fe      	b.n	8000a88 <main+0x20>
 8000a8a:	bf00      	nop
 8000a8c:	40011000 	.word	0x40011000

08000a90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ac8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a94:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a96:	e003      	b.n	8000aa0 <LoopCopyDataInit>

08000a98 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000a98:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000a9a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000a9c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000a9e:	3104      	adds	r1, #4

08000aa0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000aa0:	480b      	ldr	r0, [pc, #44]	; (8000ad0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000aa4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000aa6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000aa8:	d3f6      	bcc.n	8000a98 <CopyDataInit>
	ldr	r2, =_sbss
 8000aaa:	4a0b      	ldr	r2, [pc, #44]	; (8000ad8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000aac:	e002      	b.n	8000ab4 <LoopFillZerobss>

08000aae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000aae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ab0:	f842 3b04 	str.w	r3, [r2], #4

08000ab4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ab4:	4b09      	ldr	r3, [pc, #36]	; (8000adc <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000ab6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ab8:	d3f9      	bcc.n	8000aae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000aba:	f000 f83d 	bl	8000b38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000abe:	f000 f8f5 	bl	8000cac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ac2:	f7ff ffd1 	bl	8000a68 <main>
	bx	lr
 8000ac6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ac8:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000acc:	08000d14 	.word	0x08000d14
	ldr	r0, =_sdata
 8000ad0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ad4:	20000000 	.word	0x20000000
	ldr	r2, =_sbss
 8000ad8:	20000000 	.word	0x20000000
	ldr	r3, = _ebss
 8000adc:	20000020 	.word	0x20000020

08000ae0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ae0:	e7fe      	b.n	8000ae0 <ADC1_2_IRQHandler>

08000ae2 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0
}
 8000ae6:	bf00      	nop
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr

08000aee <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000af2:	e7fe      	b.n	8000af2 <HardFault_Handler+0x4>

08000af4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000af8:	e7fe      	b.n	8000af8 <MemManage_Handler+0x4>

08000afa <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000afe:	e7fe      	b.n	8000afe <BusFault_Handler+0x4>

08000b00 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <UsageFault_Handler+0x4>

08000b06 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b06:	b480      	push	{r7}
 8000b08:	af00      	add	r7, sp, #0
}
 8000b0a:	bf00      	nop
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bc80      	pop	{r7}
 8000b10:	4770      	bx	lr

08000b12 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc80      	pop	{r7}
 8000b1c:	4770      	bx	lr

08000b1e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
}
 8000b22:	bf00      	nop
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr

08000b2a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0
}
 8000b2e:	bf00      	nop
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr
	...

08000b38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000b3c:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <SystemInit+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <SystemInit+0x5c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000b48:	4912      	ldr	r1, [pc, #72]	; (8000b94 <SystemInit+0x5c>)
 8000b4a:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <SystemInit+0x5c>)
 8000b4c:	685a      	ldr	r2, [r3, #4]
 8000b4e:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <SystemInit+0x60>)
 8000b50:	4013      	ands	r3, r2
 8000b52:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000b54:	4a0f      	ldr	r2, [pc, #60]	; (8000b94 <SystemInit+0x5c>)
 8000b56:	4b0f      	ldr	r3, [pc, #60]	; (8000b94 <SystemInit+0x5c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b62:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000b64:	4a0b      	ldr	r2, [pc, #44]	; (8000b94 <SystemInit+0x5c>)
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <SystemInit+0x5c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b6e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000b70:	4a08      	ldr	r2, [pc, #32]	; (8000b94 <SystemInit+0x5c>)
 8000b72:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <SystemInit+0x5c>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000b7a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <SystemInit+0x5c>)
 8000b7e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000b82:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000b84:	f000 f80c 	bl	8000ba0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000b88:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <SystemInit+0x64>)
 8000b8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b8e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40021000 	.word	0x40021000
 8000b98:	f8ff0000 	.word	0xf8ff0000
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000ba4:	f000 f802 	bl	8000bac <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}

08000bac <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	607b      	str	r3, [r7, #4]
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000bba:	4a3a      	ldr	r2, [pc, #232]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000bbc:	4b39      	ldr	r3, [pc, #228]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000bc6:	4b37      	ldr	r3, [pc, #220]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bce:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d103      	bne.n	8000be4 <SetSysClockTo72+0x38>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000be2:	d1f0      	bne.n	8000bc6 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000be4:	4b2f      	ldr	r3, [pc, #188]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d002      	beq.n	8000bf6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	e001      	b.n	8000bfa <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d14b      	bne.n	8000c98 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000c00:	4a29      	ldr	r2, [pc, #164]	; (8000ca8 <SetSysClockTo72+0xfc>)
 8000c02:	4b29      	ldr	r3, [pc, #164]	; (8000ca8 <SetSysClockTo72+0xfc>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f043 0310 	orr.w	r3, r3, #16
 8000c0a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000c0c:	4a26      	ldr	r2, [pc, #152]	; (8000ca8 <SetSysClockTo72+0xfc>)
 8000c0e:	4b26      	ldr	r3, [pc, #152]	; (8000ca8 <SetSysClockTo72+0xfc>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f023 0303 	bic.w	r3, r3, #3
 8000c16:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000c18:	4a23      	ldr	r2, [pc, #140]	; (8000ca8 <SetSysClockTo72+0xfc>)
 8000c1a:	4b23      	ldr	r3, [pc, #140]	; (8000ca8 <SetSysClockTo72+0xfc>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000c24:	4a1f      	ldr	r2, [pc, #124]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c26:	4b1f      	ldr	r3, [pc, #124]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000c2c:	4a1d      	ldr	r2, [pc, #116]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c2e:	4b1d      	ldr	r3, [pc, #116]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000c34:	4a1b      	ldr	r2, [pc, #108]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c36:	4b1b      	ldr	r3, [pc, #108]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c3e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000c40:	4a18      	ldr	r2, [pc, #96]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000c4a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000c4c:	4a15      	ldr	r2, [pc, #84]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c4e:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000c56:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000c58:	4a12      	ldr	r2, [pc, #72]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c5a:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c62:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000c64:	bf00      	nop
 8000c66:	4b0f      	ldr	r3, [pc, #60]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d0f9      	beq.n	8000c66 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000c72:	4a0c      	ldr	r2, [pc, #48]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c74:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f023 0303 	bic.w	r3, r3, #3
 8000c7c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000c7e:	4a09      	ldr	r2, [pc, #36]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c80:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000c8a:	bf00      	nop
 8000c8c:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <SetSysClockTo72+0xf8>)
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f003 030c 	and.w	r3, r3, #12
 8000c94:	2b08      	cmp	r3, #8
 8000c96:	d1f9      	bne.n	8000c8c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bc80      	pop	{r7}
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	40022000 	.word	0x40022000

08000cac <__libc_init_array>:
 8000cac:	b570      	push	{r4, r5, r6, lr}
 8000cae:	2500      	movs	r5, #0
 8000cb0:	4e0c      	ldr	r6, [pc, #48]	; (8000ce4 <__libc_init_array+0x38>)
 8000cb2:	4c0d      	ldr	r4, [pc, #52]	; (8000ce8 <__libc_init_array+0x3c>)
 8000cb4:	1ba4      	subs	r4, r4, r6
 8000cb6:	10a4      	asrs	r4, r4, #2
 8000cb8:	42a5      	cmp	r5, r4
 8000cba:	d109      	bne.n	8000cd0 <__libc_init_array+0x24>
 8000cbc:	f000 f81a 	bl	8000cf4 <_init>
 8000cc0:	2500      	movs	r5, #0
 8000cc2:	4e0a      	ldr	r6, [pc, #40]	; (8000cec <__libc_init_array+0x40>)
 8000cc4:	4c0a      	ldr	r4, [pc, #40]	; (8000cf0 <__libc_init_array+0x44>)
 8000cc6:	1ba4      	subs	r4, r4, r6
 8000cc8:	10a4      	asrs	r4, r4, #2
 8000cca:	42a5      	cmp	r5, r4
 8000ccc:	d105      	bne.n	8000cda <__libc_init_array+0x2e>
 8000cce:	bd70      	pop	{r4, r5, r6, pc}
 8000cd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000cd4:	4798      	blx	r3
 8000cd6:	3501      	adds	r5, #1
 8000cd8:	e7ee      	b.n	8000cb8 <__libc_init_array+0xc>
 8000cda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000cde:	4798      	blx	r3
 8000ce0:	3501      	adds	r5, #1
 8000ce2:	e7f2      	b.n	8000cca <__libc_init_array+0x1e>
 8000ce4:	08000d0c 	.word	0x08000d0c
 8000ce8:	08000d0c 	.word	0x08000d0c
 8000cec:	08000d0c 	.word	0x08000d0c
 8000cf0:	08000d10 	.word	0x08000d10

08000cf4 <_init>:
 8000cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf6:	bf00      	nop
 8000cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cfa:	bc08      	pop	{r3}
 8000cfc:	469e      	mov	lr, r3
 8000cfe:	4770      	bx	lr

08000d00 <_fini>:
 8000d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d02:	bf00      	nop
 8000d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d06:	bc08      	pop	{r3}
 8000d08:	469e      	mov	lr, r3
 8000d0a:	4770      	bx	lr
