(S (NP (NP (DT A) (NN clock) (VBG synchronizing) (NN circuit)) (PP (IN for) (NP (JJ repeaterless) (NML (JJ low) (NN swing)) (NNS interconnects)))) (VP (VBZ is) (VP (VBN presented) (PP (IN in) (NP (DT this) (NN paper))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ uses) (NP (NP (DT a) (NN delay)) (VP (VBN locked) (S (NP (NN loop) (-LRB- -LRB-) (NN DLL) (-RRB- -RRB-)) (VP (TO to) (VP (VB generate) (NP (NP (JJ multiple) (NNS phases)) (PP (IN of) (NP (NP (DT the) (NN clock)) (, ,) (SBAR (WHPP (IN of) (WHNP (WDT which))) (S (NP (NP (DT the) (CD one) (JJS closest)) (PP (IN to) (NP (NP (DT the) (NN center)) (PP (IN of) (NP (DT the) (NN eye)))))) (VP (VBZ is) (VP (VBN picked) (PP (IN by) (NP (DT a) (NN phase) (NN detector) (NN loop)))))))))))))))) (. .))
(S (NP (DT The) (ADJP (VBN picked)) (NN phase)) (VP (VBZ is) (ADVP (RB then)) (ADJP (RB further) (JJ fine)) (S (ADJP (VBN tuned) (PP (IN by) (NP (NP (DT an) (NN analog) (NN voltage)) (VP (VBN controlled) (NP (NN delay)) (PP (IN to) (NP (NP (NN position)) (NP (DT the) (NN sampling) (NN clock)))) (PP (IN at) (NP (NP (DT the) (NN center)) (PP (IN of) (NP (DT the) (NN eye))))))))))) (. .))
(S (NP (DT A) (NML (NN clock) (NN domain)) (NN transfer) (NN circuit)) (ADVP (RB then)) (VP (VBZ transfers) (NP (DT the) (VBN sampled) (NNS data)) (PP (IN to) (NP (NP (DT the) (NN receiver) (NN clock) (NN domain)) (PP (IN with) (NP (NP (DT a) (JJ maximum) (NN latency)) (PP (IN of) (NP (CD three) (NN clock) (NNS cycles)))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN synchronizer)) (VP (VBZ has) (VP (VBN been) (VP (VBN designed) (CC and) (VBN fabricated) (PP (IN in) (NP (NML (CD 130) (NN nm)) (NNP UMC) (NNP MM) (NNP CMOS) (NN technology)))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ consumes) (NP (NP (CD 1.4) (NN mW)) (PP (IN from) (NP (DT a) (NML (CD 1.2) (NN V)) (NN supply)))) (PP (IN at) (NP (NP (DT a) (NN data) (NN rate)) (PP (IN of) (NP (CD 1.3) (NNS Gbps)))))) (. .))
(S (ADVP (RB Further)) (, ,) (NP (DT the) (VBN proposed) (NN synchronizer)) (VP (VBZ has) (VP (VBN been) (VP (VBN designed) (CC and) (VBN simulated) (PP (IN in) (NP (NP (NNP TSMC) (CD 65)) (NP (NN nm) (NN CMOS) (NN technology))))))) (. .))
(S (NP (NNP Post) (NN layout) (NNS simulations)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (NN synchronizer)) (VP (VBZ consumes) (NP (NP (CD 1.5) (NN mW)) (PP (IN from) (NP (DT a) (NML (CD 1) (NN V)) (NN supply)))) (, ,) (PP (IN at) (NP (NP (DT a) (NN data) (NN rate)) (PP (IN of) (NP (NP (CD 4) (NNS Gbps)) (PP (IN in) (NP (DT this) (NN technology))))))))))) (. .))
