============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Aug 31 2025  12:31:14 pm
  Module:                 input_taker_3
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin key_out_reg[59]/CLK->D
          Group: clk
     Startpoint: (R) i_cur_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) key_out_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     676            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     676            0     
                                              
             Setup:-      46                  
       Uncertainty:-     200                  
     Required Time:=     430                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  i_cur_reg[3]/CLK  -       -       R     (arrival)    114     -   250     0       0    (-,-) 
  i_cur_reg[3]/QN   -       CLK->QN R     DFFX1          2   9.7    65   174     174    (-,-) 
  g4920__9315/QN    -       IN1->QN F     NAND3X0        1   1.9    48    31     205    (-,-) 
  g26/ZN            -       INP->ZN R     INVX0          2   7.2    64    39     244    (-,-) 
  g28/QN            -       IN1->QN F     NAND2X2        1  10.3    46    32     275    (-,-) 
  g5069/QN          -       IN2->QN R     NAND2X4        1  28.4    61    36     311    (-,-) 
  fopt31/ZN         -       INP->ZN F     INVX8          1  53.9    36    27     338    (-,-) 
  fopt30/ZN         -       INP->ZN R     INVX16        96 154.9    43    27     365    (-,-) 
  g20/QN            -       IN1->QN F     NAND2X0        1   2.8    53    37     402    (-,-) 
  g4621__5122/QN    -       IN2->QN R     NAND2X1        1   1.7    41    28     429    (-,-) 
  key_out_reg[59]/D <<<     -       R     DFFX1          1     -     -     0     429    (-,-) 
#---------------------------------------------------------------------------------------------

