0.6
2018.2
Jun 14 2018
20:41:02
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sim_1/new/tb_4_bit_CLA_Adder.v,1551333194,verilog,,,,tb_4_bit_CLA_Adder,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v,1551321536,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v,,CLA,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v,1551321588,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v,,XOR,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v,1551331674,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v,,four_bit_CLA_Adder,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v,1551320715,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sim_1/new/tb_4_bit_CLA_Adder.v,,half_adder,,,,,,,,
