INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.srcs/sources_1/ip/vp_0/src/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.srcs/sources_1/ip/vp_0/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.srcs/sources_1/ip/vp_0/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.srcs/sources_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_4/8_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
