simSeconds 0.090169995994
simTicks 90169972728.71152
finalTick 610028894297092.0
simFreq 1000001000000.0
hostSeconds 255.49504097999997
hostTickRate 355995925.273474
hostMemory 53069673.945944
simInsts 110000131.07441399
simOps 112173810.99303001
hostInstRate 449565.53404399997
hostOpRate 458578.271911
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandMisses::cpu.inst 2.4351060000000007
system.l2.demandMisses::cpu.data 2.7016530000000003
system.l2.demandMisses::switch_cpus.inst 100.460086
system.l2.demandMisses::switch_cpus.data 774818.694857
system.l2.demandMisses::total 774918.6707959999
system.l2.overallMisses::cpu.inst 2.4351060000000007
system.l2.overallMisses::cpu.data 2.7016530000000003
system.l2.overallMisses::switch_cpus.inst 100.460086
system.l2.overallMisses::switch_cpus.data 774818.694857
system.l2.overallMisses::total 774918.6707959999
system.l2.demandMissLatency::switch_cpus.inst 11293832.365
system.l2.demandMissLatency::switch_cpus.data 80317001091.748
system.l2.demandMissLatency::total 80328258957.37349
system.l2.overallMissLatency::switch_cpus.inst 11293832.365
system.l2.overallMissLatency::switch_cpus.data 80317001091.748
system.l2.overallMissLatency::total 80328258957.37349
system.l2.demandAccesses::cpu.inst 2.4351060000000007
system.l2.demandAccesses::cpu.data 2.7016530000000003
system.l2.demandAccesses::switch_cpus.inst 274.07172399999996
system.l2.demandAccesses::switch_cpus.data 1412975.8125220002
system.l2.demandAccesses::total 1413249.400099
system.l2.overallAccesses::cpu.inst 2.4351060000000007
system.l2.overallAccesses::cpu.data 2.7016530000000003
system.l2.overallAccesses::switch_cpus.inst 274.07172399999996
system.l2.overallAccesses::switch_cpus.data 1412975.8125220002
system.l2.overallAccesses::total 1413249.400099
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.9999330000000002
system.l2.demandMissRate::switch_cpus.inst 0.5062511774619999
system.l2.demandMissRate::switch_cpus.data 0.5557530982800001
system.l2.demandMissRate::total 0.5554485521160001
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.9999330000000002
system.l2.overallMissRate::switch_cpus.inst 0.5062511774619999
system.l2.overallMissRate::switch_cpus.data 0.5557530982800001
system.l2.overallMissRate::total 0.5554485521160001
system.l2.demandAvgMissLatency::switch_cpus.inst 111158.08280392892
system.l2.demandAvgMissLatency::switch_cpus.data 102421.5978833746
system.l2.demandAvgMissLatency::total 102422.8440316698
system.l2.overallAvgMissLatency::switch_cpus.inst 111158.08280392892
system.l2.overallAvgMissLatency::switch_cpus.data 102421.5978833746
system.l2.overallAvgMissLatency::total 102422.8440316698
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 100.460086
system.l2.demandMshrMisses::switch_cpus.data 774818.694857
system.l2.demandMshrMisses::total 774918.6707959999
system.l2.overallMshrMisses::switch_cpus.inst 100.460086
system.l2.overallMshrMisses::switch_cpus.data 774818.694857
system.l2.overallMshrMisses::total 774918.6707959999
system.l2.demandMshrMissLatency::switch_cpus.inst 10289231.504999999
system.l2.demandMshrMissLatency::switch_cpus.data 72568814637.32802
system.l2.demandMshrMissLatency::total 72579072743.56349
system.l2.overallMshrMissLatency::switch_cpus.inst 10289231.504999999
system.l2.overallMshrMissLatency::switch_cpus.data 72568814637.32802
system.l2.overallMshrMissLatency::total 72579072743.56349
system.l2.demandMshrMissRate::switch_cpus.inst 0.5062511774619999
system.l2.demandMshrMissRate::switch_cpus.data 0.5557530982800001
system.l2.demandMshrMissRate::total 0.5554485521160001
system.l2.overallMshrMissRate::switch_cpus.inst 0.5062511774619999
system.l2.overallMshrMissRate::switch_cpus.data 0.5557530982800001
system.l2.overallMshrMissRate::total 0.5554485521160001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 101158.07280392892
system.l2.demandAvgMshrMissLatency::switch_cpus.data 92421.58841772992
system.l2.demandAvgMshrMissLatency::total 92422.83456598491
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 101158.07280392892
system.l2.overallAvgMshrMissLatency::switch_cpus.data 92421.58841772992
system.l2.overallAvgMshrMissLatency::total 92422.83456598491
system.l2.replacements 772944.334882
system.l2.ReadCleanReq.misses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 100.460086
system.l2.ReadCleanReq.misses::total 100.51105600000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 11293832.365
system.l2.ReadCleanReq.missLatency::total 11293832.365
system.l2.ReadCleanReq.accesses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 274.07172399999996
system.l2.ReadCleanReq.accesses::total 274.12269399999997
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.5062511774619999
system.l2.ReadCleanReq.missRate::total 0.5062511774619999
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 111158.08280392892
system.l2.ReadCleanReq.avgMissLatency::total 110977.74917351762
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 100.460086
system.l2.ReadCleanReq.mshrMisses::total 100.460086
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 10289231.504999999
system.l2.ReadCleanReq.mshrMissLatency::total 10289231.504999999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.5062511774619999
system.l2.ReadCleanReq.mshrMissRate::total 0.503823713216
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 101158.07280392892
system.l2.ReadCleanReq.avgMshrMissLatency::total 101158.07280392892
system.l2.ReadExReq.misses::cpu.data 0.523999
system.l2.ReadExReq.misses::switch_cpus.data 37071.911975
system.l2.ReadExReq.misses::total 37071.937392
system.l2.ReadExReq.missLatency::switch_cpus.data 3506903332.0369997
system.l2.ReadExReq.missLatency::total 3506903332.0369997
system.l2.ReadExReq.accesses::cpu.data 0.523999
system.l2.ReadExReq.accesses::switch_cpus.data 57487.10986999999
system.l2.ReadExReq.accesses::total 57487.135287
system.l2.ReadExReq.missRate::cpu.data 0.4320630000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.6410288620669999
system.l2.ReadExReq.missRate::total 0.6410288620669999
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94506.9280140072
system.l2.ReadExReq.avgMissLatency::total 94198.53508068231
system.l2.ReadExReq.mshrMisses::switch_cpus.data 37071.911975
system.l2.ReadExReq.mshrMisses::total 37071.911975
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3136184504.3169994
system.l2.ReadExReq.mshrMissLatency::total 3136184504.3169994
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.6410288620669999
system.l2.ReadExReq.mshrMissRate::total 0.636792686928
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84506.92469907031
system.l2.ReadExReq.avgMshrMissLatency::total 84506.92469907031
system.l2.ReadSharedReq.misses::cpu.data 2.177654
system.l2.ReadSharedReq.misses::switch_cpus.data 737746.910443
system.l2.ReadSharedReq.misses::total 737746.910443
system.l2.ReadSharedReq.missLatency::switch_cpus.data 76810107044.751
system.l2.ReadSharedReq.missLatency::total 76810107044.751
system.l2.ReadSharedReq.accesses::cpu.data 2.177654
system.l2.ReadSharedReq.accesses::switch_cpus.data 1355488.8302129998
system.l2.ReadSharedReq.accesses::total 1355488.8302129998
system.l2.ReadSharedReq.missRate::cpu.data 0.9999330000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.5467771778580001
system.l2.ReadSharedReq.missRate::total 0.5467771778580001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 102940.44039927931
system.l2.ReadSharedReq.avgMissLatency::total 102940.44039927931
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 737746.910443
system.l2.ReadSharedReq.mshrMisses::total 737746.910443
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 69432638142.44101
system.l2.ReadSharedReq.mshrMissLatency::total 69432638142.44101
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.5467771778580001
system.l2.ReadSharedReq.mshrMissRate::total 0.5467771778580001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 92940.43068849039
system.l2.ReadSharedReq.avgMshrMissLatency::total 92940.43068849039
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.l2.tags.tagsInUse 32280.379788033933
system.l2.tags.totalRefs 2989392.8964059995
system.l2.tags.sampledRefs 805712.380359
system.l2.tags.avgRefs 3.72372312601
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.034888873741
system.l2.tags.occupancies::cpu.data 1.4797444013970003
system.l2.tags.occupancies::switch_cpus.inst 10.965636160415002
system.l2.tags.occupancies::switch_cpus.data 32262.09736510453
system.l2.tags.avgOccs::cpu.inst 3.1580740000000004e-05
system.l2.tags.avgOccs::cpu.data 4.5278608e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.000334668237
system.l2.tags.avgOccs::switch_cpus.data 0.984561014408
system.l2.tags.avgOccs::total 0.985119041687
system.l2.tags.occupanciesTaskId::1024 32768.032768000005
system.l2.tags.ageTaskId_1024::0 42.362571
system.l2.tags.ageTaskId_1024::1 831.9005430000001
system.l2.tags.ageTaskId_1024::2 7845.621424999999
system.l2.tags.ageTaskId_1024::3 21478.829792999997
system.l2.tags.ratioOccsTaskId::1024 1.0000010000000001
system.l2.tags.tagAccesses 23386874.125862
system.l2.tags.dataAccesses 23386874.125862
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 100.460086
system.mem_ctrls.avgPriority_switch_cpus.data::samples 774740.7741200001
system.mem_ctrls.priorityMinLatency 1.8750018749999998e-08
system.mem_ctrls.priorityMaxLatency 0.0014291462007237502
system.mem_ctrls.numReadWriteTurnArounds 27059.651047
system.mem_ctrls.numWriteReadTurnArounds 27059.666323999998
system.mem_ctrls.numStayReadState 1837252.981676
system.mem_ctrls.numStayWriteState 415181.859234
system.mem_ctrls.readReqs 774918.6505839999
system.mem_ctrls.writeReqs 441619.249422
system.mem_ctrls.readBursts 774918.6505839999
system.mem_ctrls.writeBursts 441619.249422
system.mem_ctrls.servicedByWrQ 77.900525
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.5641343800000003
system.mem_ctrls.avgWrQLen 24.724464790000003
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 774918.6505839999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 441619.249422
system.mem_ctrls.rdQLenPdf::0 448307.924057
system.mem_ctrls.rdQLenPdf::1 312922.364499
system.mem_ctrls.rdQLenPdf::2 11600.921685000001
system.mem_ctrls.rdQLenPdf::3 1999.3276180000003
system.mem_ctrls.rdQLenPdf::4 9.561149
system.mem_ctrls.rdQLenPdf::5 0.6510509999999999
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.043568
system.mem_ctrls.wrQLenPdf::1 0.043568
system.mem_ctrls.wrQLenPdf::2 0.043568
system.mem_ctrls.wrQLenPdf::3 0.043568
system.mem_ctrls.wrQLenPdf::4 0.056277
system.mem_ctrls.wrQLenPdf::5 0.056277
system.mem_ctrls.wrQLenPdf::6 0.056277
system.mem_ctrls.wrQLenPdf::7 0.056277
system.mem_ctrls.wrQLenPdf::8 0.056277
system.mem_ctrls.wrQLenPdf::9 0.056277
system.mem_ctrls.wrQLenPdf::10 0.056277
system.mem_ctrls.wrQLenPdf::11 0.056277
system.mem_ctrls.wrQLenPdf::12 0.056277
system.mem_ctrls.wrQLenPdf::13 0.056277
system.mem_ctrls.wrQLenPdf::14 0.056277
system.mem_ctrls.wrQLenPdf::15 3631.536976
system.mem_ctrls.wrQLenPdf::16 3805.404121
system.mem_ctrls.wrQLenPdf::17 21146.248278000003
system.mem_ctrls.wrQLenPdf::18 26936.997209999998
system.mem_ctrls.wrQLenPdf::19 27157.203093
system.mem_ctrls.wrQLenPdf::20 27177.721321
system.mem_ctrls.wrQLenPdf::21 27154.309170999997
system.mem_ctrls.wrQLenPdf::22 27219.635636000003
system.mem_ctrls.wrQLenPdf::23 27248.530015999997
system.mem_ctrls.wrQLenPdf::24 27234.011247
system.mem_ctrls.wrQLenPdf::25 27237.474246
system.mem_ctrls.wrQLenPdf::26 27256.021122
system.mem_ctrls.wrQLenPdf::27 27547.531931999998
system.mem_ctrls.wrQLenPdf::28 27743.578538
system.mem_ctrls.wrQLenPdf::29 29431.499525
system.mem_ctrls.wrQLenPdf::30 28733.770664999996
system.mem_ctrls.wrQLenPdf::31 27817.240582000002
system.mem_ctrls.wrQLenPdf::32 27068.920207000003
system.mem_ctrls.wrQLenPdf::33 69.861559
system.mem_ctrls.wrQLenPdf::34 0.960658
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 4985.6336
system.mem_ctrls.bytesReadSys 49594793.637375996
system.mem_ctrls.bytesWrittenSys 28263631.963008
system.mem_ctrls.avgRdBWSys 529274809.3052632
system.mem_ctrls.avgWrBWSys 300443523.30758965
system.mem_ctrls.totGap 90167827075.71
system.mem_ctrls.avgGap 123972.87018416001
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 6429.445504
system.mem_ctrls.requestorReadBytes::switch_cpus.data 49583409.543680005
system.mem_ctrls.requestorReadRate::switch_cpus.inst 76023.66634545906
system.mem_ctrls.requestorReadRate::switch_cpus.data 529152620.001023
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 100.460086
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 774818.674645
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 6138134.39525
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 40486049775.85676
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 59841.18801935
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 51036.285325339995
system.mem_ctrls.dram.bytesRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesRead::cpu.data 172.90579200000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 6429.445504
system.mem_ctrls.dram.bytesRead::switch_cpus.data 49588393.308288
system.mem_ctrls.dram.bytesRead::total 49594791.768383995
system.mem_ctrls.dram.bytesInstRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 6429.445504
system.mem_ctrls.dram.bytesInstRead::total 6432.707584000001
system.mem_ctrls.dram.numReads::cpu.inst 2.4351060000000007
system.mem_ctrls.dram.numReads::cpu.data 2.7016530000000003
system.mem_ctrls.dram.numReads::switch_cpus.inst 100.460086
system.mem_ctrls.dram.numReads::switch_cpus.data 774818.645442
system.mem_ctrls.dram.numReads::total 774918.6213809999
system.mem_ctrls.dram.bwRead::cpu.inst 18218.813650999997
system.mem_ctrls.dram.bwRead::cpu.data 20184.792727
system.mem_ctrls.dram.bwRead::switch_cpus.inst 76023.714198
system.mem_ctrls.dram.bwRead::switch_cpus.data 529206060.54061794
system.mem_ctrls.dram.bwRead::total 529274792.40993094
system.mem_ctrls.dram.bwInstRead::cpu.inst 18218.813650999997
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 76023.714198
system.mem_ctrls.dram.bwInstRead::total 76791.373572
system.mem_ctrls.dram.bwTotal::cpu.inst 18218.813650999997
system.mem_ctrls.dram.bwTotal::cpu.data 20184.792727
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 76023.714198
system.mem_ctrls.dram.bwTotal::switch_cpus.data 529206060.54061794
system.mem_ctrls.dram.bwTotal::total 829718315.648087
system.mem_ctrls.dram.readBursts 774840.7500589999
system.mem_ctrls.dram.writeBursts 441623.688919
system.mem_ctrls.dram.perBankRdBursts::0 49469.848324000006
system.mem_ctrls.dram.perBankRdBursts::1 46206.193492000006
system.mem_ctrls.dram.perBankRdBursts::2 47028.70967599999
system.mem_ctrls.dram.perBankRdBursts::3 46639.699608
system.mem_ctrls.dram.perBankRdBursts::4 46780.749015
system.mem_ctrls.dram.perBankRdBursts::5 46512.13964800001
system.mem_ctrls.dram.perBankRdBursts::6 48887.643154
system.mem_ctrls.dram.perBankRdBursts::7 50643.992797000006
system.mem_ctrls.dram.perBankRdBursts::8 50871.425734000004
system.mem_ctrls.dram.perBankRdBursts::9 49079.374321
system.mem_ctrls.dram.perBankRdBursts::10 48438.183782
system.mem_ctrls.dram.perBankRdBursts::11 49244.656005
system.mem_ctrls.dram.perBankRdBursts::12 48804.702402
system.mem_ctrls.dram.perBankRdBursts::13 48787.001599
system.mem_ctrls.dram.perBankRdBursts::14 49353.792937
system.mem_ctrls.dram.perBankRdBursts::15 48092.637565000005
system.mem_ctrls.dram.perBankWrBursts::0 28771.298647999996
system.mem_ctrls.dram.perBankWrBursts::1 26096.165273
system.mem_ctrls.dram.perBankWrBursts::2 26578.421455
system.mem_ctrls.dram.perBankWrBursts::3 26003.735349000002
system.mem_ctrls.dram.perBankWrBursts::4 26192.595558
system.mem_ctrls.dram.perBankWrBursts::5 25379.666644
system.mem_ctrls.dram.perBankWrBursts::6 27266.583932
system.mem_ctrls.dram.perBankWrBursts::7 29065.534360999998
system.mem_ctrls.dram.perBankWrBursts::8 29482.960940000004
system.mem_ctrls.dram.perBankWrBursts::9 28316.356795
system.mem_ctrls.dram.perBankWrBursts::10 28018.326597
system.mem_ctrls.dram.perBankWrBursts::11 28476.939094999994
system.mem_ctrls.dram.perBankWrBursts::12 28053.569504000003
system.mem_ctrls.dram.perBankWrBursts::13 27946.312206000002
system.mem_ctrls.dram.perBankWrBursts::14 28373.773383000003
system.mem_ctrls.dram.perBankWrBursts::15 27601.449178999996
system.mem_ctrls.dram.totQLat 25963912520.467247
system.mem_ctrls.dram.totBusLat 3874203750.295
system.mem_ctrls.dram.totMemAccLat 40492176584.073494
system.mem_ctrls.dram.avgQLat 32292.53696072
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 51042.55571071999
system.mem_ctrls.dram.readRowHits 49820.883508
system.mem_ctrls.dram.writeRowHits 10420.971312
system.mem_ctrls.dram.readRowHitRate 10.27429682
system.mem_ctrls.dram.writeRowHitRate 4.72910343
system.mem_ctrls.dram.bytesPerActivate::samples 1156226.889339
system.mem_ctrls.dram.bytesPerActivate::mean 87.06543769375601
system.mem_ctrls.dram.bytesPerActivate::gmean 82.302865568038
system.mem_ctrls.dram.bytesPerActivate::stdev 40.799406751433
system.mem_ctrls.dram.bytesPerActivate::0-127 1125503.724945
system.mem_ctrls.dram.bytesPerActivate::128-255 26550.988553000003
system.mem_ctrls.dram.bytesPerActivate::256-383 1643.6114619999998
system.mem_ctrls.dram.bytesPerActivate::384-511 640.7305640000001
system.mem_ctrls.dram.bytesPerActivate::512-639 395.565386
system.mem_ctrls.dram.bytesPerActivate::640-767 255.294884
system.mem_ctrls.dram.bytesPerActivate::768-895 194.18943800000002
system.mem_ctrls.dram.bytesPerActivate::1024-1151 783.8154249999999
system.mem_ctrls.dram.bytesPerActivate::total 1156226.889339
system.mem_ctrls.dram.dramBytesRead 49589808.00377599
system.mem_ctrls.dram.dramBytesWritten 28263916.090816
system.mem_ctrls.dram.avgRdBW 529.2213519967569
system.mem_ctrls.dram.avgWrBW 300.44593043244004
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 6.48215479
system.mem_ctrls.dram.busUtilRead 4.13510461
system.mem_ctrls.dram.busUtilWrite 2.34646341
system.mem_ctrls.dram.pageHitRate 9.056823389999998
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.mem_ctrls.dram.rank0.actEnergy 4070068973.69604
system.mem_ctrls.dram.rank0.preEnergy 2163303208.366245
system.mem_ctrls.dram.rank0.readEnergy 2728686486.59796
system.mem_ctrls.dram.rank0.writeEnergy 1124148217.3738198
system.mem_ctrls.dram.rank0.refreshEnergy 7117957236.486721
system.mem_ctrls.dram.rank0.actBackEnergy 36046155724.752365
system.mem_ctrls.dram.rank0.preBackEnergy 4270607988.0206394
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 57520927835.293785
system.mem_ctrls.dram.rank0.averagePower 632.9255028444991
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 10782641082.643751
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3010990473.9979997
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 76376341172.06973
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4185360199.494601
system.mem_ctrls.dram.rank1.preEnergy 2224577845.4151454
system.mem_ctrls.dram.rank1.readEnergy 2803676468.8233004
system.mem_ctrls.dram.rank1.writeEnergy 1181127222.48744
system.mem_ctrls.dram.rank1.refreshEnergy 7117957236.486721
system.mem_ctrls.dram.rank1.actBackEnergy 36329736518.174225
system.mem_ctrls.dram.rank1.preBackEnergy 4031802983.1278396
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 57874238474.00926
system.mem_ctrls.dram.rank1.averagePower 636.7252164878751
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 10154661997.560751
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3010990868.441
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 77004319862.70976
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.membus.transDist::ReadResp 737846.8661699999
system.membus.transDist::ReadExReq 37071.937392
system.membus.transDist::ReadExResp 37071.908189
system.membus.transDist::ReadSharedReq 737846.8661699999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2322604.4182459996
system.membus.pktCount::total 2322604.4182459996
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 77858423.731392
system.membus.pktSize::total 77858423.731392
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 774918.6505839999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 774918.6505839999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 774918.6505839999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.membus.reqLayer0.occupancy 3551227488.938
system.membus.reqLayer0.utilization 2.0300000000000002e-05
system.membus.respLayer1.occupancy 4310028573.48375
system.membus.respLayer1.utilization 0.019786500000000002
system.membus.snoop_filter.totRequests 1547685.796865
system.membus.snoop_filter.hitSingleRequests 772767.146281
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 180339945.45742297
system.switch_cpus.cpi 1.803324024797
system.switch_cpus.ipc 0.5746836529870001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 130022281.39315802
system.switch_cpus.instsIssued 119195508.02121902
system.switch_cpus.squashedInstsExamined 28045273.709489
system.switch_cpus.squashedOperandsExamined 26464928.264379997
system.switch_cpus.numIssuedDist::samples 180323234.61052802
system.switch_cpus.numIssuedDist::mean 0.680426944907
system.switch_cpus.numIssuedDist::stdev 1.0489104915110001
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 114751932.61747898
system.switch_cpus.numIssuedDist::1 30618077.795864005
system.switch_cpus.numIssuedDist::2 20872330.032782998
system.switch_cpus.numIssuedDist::3 10779432.34275
system.switch_cpus.numIssuedDist::4 2477707.091649
system.switch_cpus.numIssuedDist::5 558307.4531249999
system.switch_cpus.numIssuedDist::6 144124.07241800003
system.switch_cpus.numIssuedDist::7 43222.57087
system.switch_cpus.numIssuedDist::8 78100.63359000001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.949038000000002
system.switch_cpus.numIssuedDist::total 180323234.61052802
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 4985.487344
system.switch_cpus.statFuBusy::MemWrite 321.07257400000003
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.000812
system.switch_cpus.statIssuedInstType_0::IntAlu 87547104.26096901
system.switch_cpus.statIssuedInstType_0::IntMult 1999353.039302
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 88826.40785
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 12435.198906000001
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 59562.93597499999
system.switch_cpus.statIssuedInstType_0::SimdCmp 10550.126549999999
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 117427.30803700001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 45808.988009
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 22561729.658489
system.switch_cpus.statIssuedInstType_0::MemWrite 6752710.096319999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 119195508.02121902
system.switch_cpus.issueRate 0.680367304304
system.switch_cpus.fuBusy 5306.559917999999
system.switch_cpus.fuBusyRate 4.5205003999999996e-05
system.switch_cpus.intInstQueueReads 417277922.49526596
system.switch_cpus.intInstQueueWrites 157336155.53897402
system.switch_cpus.intInstQueueWakeupAccesses 116393109.88969001
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1442572.7581430003
system.switch_cpus.vecInstQueueWrites 731399.5648909999
system.switch_cpus.vecInstQueueWakeupAccesses 700019.623851
system.switch_cpus.intAluAccesses 118479519.864272
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 721294.716053
system.switch_cpus.numSquashedInsts 1161233.7442000003
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 245.92953500000004
system.switch_cpus.idleCycles 16759.374619
system.switch_cpus.MemDepUnit__0.insertedLoads 24185395.024466
system.switch_cpus.MemDepUnit__0.insertedStores 7217565.840584999
system.switch_cpus.MemDepUnit__0.conflictingLoads 2405894.142408
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 12290751.394584002
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 11894643.629881999
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1702480.287069
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 342508.942105
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 118895.83410199998
system.switch_cpus.branchPred.lookups_0::CallDirect 35311.268063999996
system.switch_cpus.branchPred.lookups_0::CallIndirect 51070.859937
system.switch_cpus.branchPred.lookups_0::DirectCond 19288398.608868003
system.switch_cpus.branchPred.lookups_0::DirectUncond 1138433.782888
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 5743.797047
system.switch_cpus.branchPred.lookups_0::total 20637854.150906
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 35796.743228
system.switch_cpus.branchPred.squashes_0::CallDirect 1803.912666
system.switch_cpus.branchPred.squashes_0::CallIndirect 1479.032966
system.switch_cpus.branchPred.squashes_0::DirectCond 7061794.093118001
system.switch_cpus.branchPred.squashes_0::DirectUncond 188152.924821
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 445.801624
system.switch_cpus.branchPred.squashes_0::total 7289472.508423
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.285913
system.switch_cpus.branchPred.corrected_0::CallDirect 4.693115
system.switch_cpus.branchPred.corrected_0::CallIndirect 31.784903999999997
system.switch_cpus.branchPred.corrected_0::DirectCond 1314225.1428009998
system.switch_cpus.branchPred.corrected_0::DirectUncond 24.174325
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 20.468068999999996
system.switch_cpus.branchPred.corrected_0::total 1314306.549127
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 83098.94208700002
system.switch_cpus.branchPred.committed_0::CallDirect 33507.206611
system.switch_cpus.branchPred.committed_0::CallIndirect 49591.826971
system.switch_cpus.branchPred.committed_0::DirectCond 12226606.567132
system.switch_cpus.branchPred.committed_0::DirectUncond 950280.3834489998
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5297.846636
system.switch_cpus.branchPred.committed_0::total 13348382.772886
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.175421
system.switch_cpus.branchPred.mispredicted_0::CallDirect 1.4377179999999998
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 28.658560000000005
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1214286.789949
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 7.6558910000000004
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 17.327965
system.switch_cpus.branchPred.mispredicted_0::total 1214342.045504
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8962926.069109002
system.switch_cpus.branchPred.targetProvider_0::BTB 11499433.411230002
system.switch_cpus.branchPred.targetProvider_0::RAS 118895.366651
system.switch_cpus.branchPred.targetProvider_0::Indirect 56599.303916
system.switch_cpus.branchPred.targetProvider_0::total 20637854.150906
system.switch_cpus.branchPred.targetWrong_0::NoBranch 590830.6248050001
system.switch_cpus.branchPred.targetWrong_0::Return 723469.179242
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.081289
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 6.663791
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1314306.549127
system.switch_cpus.branchPred.condPredicted 19288398.608868003
system.switch_cpus.branchPred.condPredictedTaken 10334754.980564
system.switch_cpus.branchPred.condIncorrect 1314306.549127
system.switch_cpus.branchPred.predTakenBTBMiss 60.237309
system.switch_cpus.branchPred.NotTakenMispredicted 590837.3698850002
system.switch_cpus.branchPred.TakenMispredicted 723469.179242
system.switch_cpus.branchPred.BTBLookups 20637854.150906
system.switch_cpus.branchPred.BTBUpdates 590784.830999
system.switch_cpus.branchPred.BTBHits 17972450.369659998
system.switch_cpus.branchPred.BTBHitRatio 0.8729036824409999
system.switch_cpus.branchPred.BTBMispredicted 126.85334499999999
system.switch_cpus.branchPred.indirectLookups 56814.65698400001
system.switch_cpus.branchPred.indirectHits 56599.303916
system.switch_cpus.branchPred.indirectMisses 215.353068
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 118895.83410199998
system.switch_cpus.branchPred.btb.lookups::CallDirect 35311.268063999996
system.switch_cpus.branchPred.btb.lookups::CallIndirect 51070.859937
system.switch_cpus.branchPred.btb.lookups::DirectCond 19288398.608868003
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1138433.782888
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 5743.797047
system.switch_cpus.branchPred.btb.lookups::total 20637854.150906
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 118895.83410199998
system.switch_cpus.branchPred.btb.misses::CallDirect 10.660986999999999
system.switch_cpus.branchPred.btb.misses::CallIndirect 51070.859937
system.switch_cpus.branchPred.btb.misses::DirectCond 2489634.119396
system.switch_cpus.branchPred.btb.misses::DirectUncond 48.509777
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 5743.797047
system.switch_cpus.branchPred.btb.misses::total 2665403.781246
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4.693115
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 590755.9635589999
system.switch_cpus.branchPred.btb.updates::DirectUncond 24.174325
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 590784.830999
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4.693115
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 590755.9635589999
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 24.174325
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 590784.830999
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.switch_cpus.branchPred.indirectBranchPred.lookups 56814.65698400001
system.switch_cpus.branchPred.indirectBranchPred.hits 56599.303916
system.switch_cpus.branchPred.indirectBranchPred.misses 215.353068
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 52.25297299999998
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 56866.909957
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.000203
system.switch_cpus.branchPred.ras.pushes 122178.871229
system.switch_cpus.branchPred.ras.pops 122178.77973400001
system.switch_cpus.branchPred.ras.squashes 39079.688859999995
system.switch_cpus.branchPred.ras.used 83098.94208700002
system.switch_cpus.branchPred.ras.correct 83098.76666600001
system.switch_cpus.branchPred.ras.incorrect 0.175421
system.switch_cpus.commit.commitSquashedInsts 28045681.08927
system.switch_cpus.commit.branchMispredicts 1314277.6816869997
system.switch_cpus.commit.numCommittedDist::samples 170388744.087355
system.switch_cpus.commit.numCommittedDist::mean 0.6184005743259999
system.switch_cpus.commit.numCommittedDist::stdev 1.0370408027509999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 119643256.689982
system.switch_cpus.commit.numCommittedDist::1 19491384.773870002
system.switch_cpus.commit.numCommittedDist::2 11271396.12344
system.switch_cpus.commit.numCommittedDist::3 19982706.500063
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 170388744.087355
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 83099.033582
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.000812
system.switch_cpus.commit.committedInstType_0::IntAlu 75218731.827772
system.switch_cpus.commit.committedInstType_0::IntMult 1903267.9169519998
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 88775.41181599998
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 11712.759214999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 59513.083255000005
system.switch_cpus.commit.committedInstType_0::SimdCmp 10504.142057000001
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 114514.648755
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 45807.47337600001
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 18728085.693045
system.switch_cpus.commit.committedInstType_0::MemWrite 5801383.563883999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 101982296.520939
system.switch_cpus.commit.commitEligibleSamples 19982706.500063
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100005388.42247
system.switch_cpus.commitStats0.numOps 101982296.520939
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.316873
system.switch_cpus.commitStats0.numOpsNotNOP 101977008.415342
system.switch_cpus.commitStats0.cpi 1.803324024797
system.switch_cpus.commitStats0.ipc 0.5746836529870001
system.switch_cpus.commitStats0.numMemRefs 24529469.256929
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 90470417.459585
system.switch_cpus.commitStats0.numLoadInsts 18728085.693045
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5801383.5634779995
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 695460.6101550001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.000812
system.switch_cpus.commitStats0.committedInstType::IntAlu 75218731.827772
system.switch_cpus.commitStats0.committedInstType::IntMult 1903267.9169519998
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 88775.41181599998
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 11712.759214999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 59513.083255000005
system.switch_cpus.commitStats0.committedInstType::SimdCmp 10504.142057000001
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 114514.648755
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 45807.47337600001
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 18728085.693045
system.switch_cpus.commitStats0.committedInstType::MemWrite 5801383.563883999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 101982296.520939
system.switch_cpus.commitStats0.committedControl::IsControl 13348382.725769999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 13210394.110076
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 137988.615694
system.switch_cpus.commitStats0.committedControl::IsCondControl 12226606.388939999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1121776.33683
system.switch_cpus.commitStats0.committedControl::IsCall 83099.033582
system.switch_cpus.commitStats0.committedControl::IsReturn 83098.94208700002
system.switch_cpus.decode.idleCycles 36067124.295095995
system.switch_cpus.decode.blockedCycles 79962513.687652
system.switch_cpus.decode.runCycles 61204412.638444
system.switch_cpus.decode.unblockCycles 1774906.307243
system.switch_cpus.decode.squashCycles 1314277.6820929996
system.switch_cpus.decode.branchResolved 10443954.412898002
system.switch_cpus.decode.branchMispred 31.172419
system.switch_cpus.decode.decodedInsts 135373938.204187
system.switch_cpus.decode.squashedInsts 31.310663
system.switch_cpus.executeStats0.numInsts 118034274.14192098
system.switch_cpus.executeStats0.numNop 5334.590515
system.switch_cpus.executeStats0.numBranches 15645075.102467999
system.switch_cpus.executeStats0.numLoadInsts 22187863.414119996
system.switch_cpus.executeStats0.numStoreInsts 6678294.917672999
system.switch_cpus.executeStats0.instRate 0.673764618508
system.switch_cpus.executeStats0.numCCRegReads 50590615.844751
system.switch_cpus.executeStats0.numCCRegWrites 50535676.31167799
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 156147104.51754698
system.switch_cpus.executeStats0.numIntRegWrites 79681391.628728
system.switch_cpus.executeStats0.numMemRefs 28866158.331793003
system.switch_cpus.executeStats0.numMiscRegReads 9949035.960252
system.switch_cpus.executeStats0.numMiscRegWrites 1.0006100000000002
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11674928.081796998
system.switch_cpus.fetch.cycles 132983929.617176
system.switch_cpus.fetch.squashCycles 2628613.099066
system.switch_cpus.fetch.cacheLines 45143025.624937996
system.switch_cpus.fetch.icacheSquashes 395420.31705799996
system.switch_cpus.fetch.nisnDist::samples 180323234.61052802
system.switch_cpus.fetch.nisnDist::mean 0.8269123780309999
system.switch_cpus.fetch.nisnDist::stdev 1.1642657362379998
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 108412986.102072
system.switch_cpus.fetch.nisnDist::1 31453847.474923998
system.switch_cpus.fetch.nisnDist::2 6621696.6509340005
system.switch_cpus.fetch.nisnDist::3 33834704.382598005
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 180323234.61052802
system.switch_cpus.fetchStats0.numInsts 143719099.62039202
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.812702879707
system.switch_cpus.fetchStats0.numBranches 20637854.150906
system.switch_cpus.fetchStats0.branchRate 0.11485195067300001
system.switch_cpus.fetchStats0.icacheStallCycles 46024998.443818994
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1314277.6820929996
system.switch_cpus.iew.blockCycles 21598236.432421003
system.switch_cpus.iew.unblockCycles 366459.540195
system.switch_cpus.iew.dispatchedInsts 130027615.98489098
system.switch_cpus.iew.dispSquashedInsts 266747.179403
system.switch_cpus.iew.dispLoadInsts 24185395.024466
system.switch_cpus.iew.dispStoreInsts 7217565.840584999
system.switch_cpus.iew.dispNonSpecInsts 0.001218
system.switch_cpus.iew.iqFullEvents 42840.002921
system.switch_cpus.iew.lsqFullEvents 274090.078575
system.switch_cpus.iew.predictedTakenIncorrect 775654.083414
system.switch_cpus.iew.predictedNotTakenIncorrect 663201.068192
system.switch_cpus.iew.branchMispredicts 1438855.1516059996
system.switch_cpus.iew.instsToCommit 117278798.385761
system.switch_cpus.iew.writebackCount 117093129.51354101
system.switch_cpus.iew.producerInst 61321390.701356
system.switch_cpus.iew.consumerInst 97201112.334654
system.switch_cpus.iew.wbRate 0.668702976164
system.switch_cpus.iew.wbFanout 0.633846730309
system.switch_cpus.lsq0.forwLoads 132851.04363000003
system.switch_cpus.lsq0.squashedLoads 5457308.079543999
system.switch_cpus.lsq0.ignoredResponses 328.059426
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 1416181.5210680002
system.switch_cpus.lsq0.rescheduledLoads 20280.318972
system.switch_cpus.lsq0.blockedByCache 10729.186072999999
system.switch_cpus.lsq0.loadToUse::samples 18728086.232557002
system.switch_cpus.lsq0.loadToUse::mean 14.496514056189
system.switch_cpus.lsq0.loadToUse::stdev 46.692536888749
system.switch_cpus.lsq0.loadToUse::0-9 16805168.949782
system.switch_cpus.lsq0.loadToUse::110-119 4573.143865
system.switch_cpus.lsq0.loadToUse::120-129 4721.807401
system.switch_cpus.lsq0.loadToUse::140-149 61674.472318
system.switch_cpus.lsq0.loadToUse::150-159 13875.634305
system.switch_cpus.lsq0.loadToUse::170-179 209914.868932
system.switch_cpus.lsq0.loadToUse::180-189 31009.029268000002
system.switch_cpus.lsq0.loadToUse::overflows 65957.93145199999
system.switch_cpus.lsq0.loadToUse::min_value 1.050971
system.switch_cpus.lsq0.loadToUse::max_value 2096.940119
system.switch_cpus.lsq0.loadToUse::total 18728086.232557002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.000203
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.000203
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.000203
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 90169972728.71152
system.switch_cpus.rename.squashCycles 1314277.6820929996
system.switch_cpus.rename.idleCycles 37193707.288247
system.switch_cpus.rename.blockCycles 76926458.491033
system.switch_cpus.rename.serializeStallCycles 91.18082100000001
system.switch_cpus.rename.runCycles 61358181.83078999
system.switch_cpus.rename.unblockCycles 3530518.137544
system.switch_cpus.rename.renamedInsts 133853812.68463899
system.switch_cpus.rename.ROBFullEvents 947894.1117299999
system.switch_cpus.rename.IQFullEvents 244266.917964
system.switch_cpus.rename.fullRegistersEvents 403093.31270300003
system.switch_cpus.rename.renamedOperands 169059336.307289
system.switch_cpus.rename.lookups 253642188.84634802
system.switch_cpus.rename.intLookups 177772167.722818
system.switch_cpus.rename.committedMaps 126343330.87189099
system.switch_cpus.rename.undoneMaps 42716008.329882
system.switch_cpus.rename.serializing 3.5539229999999997
system.switch_cpus.rename.tempSerializing 0.000406
system.switch_cpus.rename.skidInsts 2983932.0167440004
system.switch_cpus.rob.reads 280434015.19222295
system.switch_cpus.rob.writes 270001132.119177
system.switch_cpus.rob.squashedLoads 5614444.979575
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1463590.3818630003
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.316873
system.switch_cpus.thread_0.numOps 101977008.415342
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1355762.4794420002
system.tol2bus.transDist::CleanEvict 925285.5641039999
system.tol2bus.transDist::ReadExReq 57487.135287
system.tol2bus.transDist::ReadExResp 57487.106084
system.tol2bus.transDist::ReadCleanReq 274.12269399999997
system.tol2bus.transDist::ReadSharedReq 1355488.8302129998
system.tol2bus.pktCount::total 4239729.986659
system.tol2bus.pktSize::total 142881291.799744
system.tol2bus.snoops 772944.334882
system.tol2bus.snoopTraffic 28263625.443136
system.tol2bus.snoopFanout::samples 2186193.74769
system.tol2bus.snoopFanout::mean 0.000170269399
system.tol2bus.snoopFanout::stdev 0.010643509849000001
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 2186016.312959
system.tol2bus.snoopFanout::1 177.434731
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 2186193.74769
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 90169972728.71152
system.tol2bus.reqLayer0.occupancy 2232511022.524
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 412222.4043950001
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 2119463773.8109999
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2826480.5414019995
system.tol2bus.snoop_filter.hitSingleRequests 1413231.1285939997
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 177.434731
system.tol2bus.snoop_filter.hitSingleSnoops 177.434731
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 441619.147549
system.l2.writebacks::total 441619.147549
system.l2.WritebackClean.hits::writebacks 255.12686
system.l2.WritebackClean.hits::total 255.12686
system.l2.WritebackClean.accesses::writebacks 255.12686
system.l2.WritebackClean.accesses::total 255.12686
system.l2.WritebackDirty.hits::writebacks 819015.624963
system.l2.WritebackDirty.hits::total 819015.624963
system.l2.WritebackDirty.accesses::writebacks 819015.624963
system.l2.WritebackDirty.accesses::total 819015.624963
system.mem_ctrls.avgPriority_writebacks::samples 441619.249422
system.mem_ctrls.rdPerTurnAround::samples 27059.666323999998
system.mem_ctrls.rdPerTurnAround::mean 30.596147423123004
system.mem_ctrls.rdPerTurnAround::gmean 28.302757210039
system.mem_ctrls.rdPerTurnAround::stdev 40.444896787690006
system.mem_ctrls.rdPerTurnAround::0-2047 141.897203
system.mem_ctrls.rdPerTurnAround::45056-47103 0.000203
system.mem_ctrls.rdPerTurnAround::total 27059.666323999998
system.mem_ctrls.wrPerTurnAround::samples 27059.651047
system.mem_ctrls.wrPerTurnAround::mean 15.953111315704
system.mem_ctrls.wrPerTurnAround::gmean 15.934306846666999
system.mem_ctrls.wrPerTurnAround::stdev 0.799458681032
system.mem_ctrls.wrPerTurnAround::16 23152.118703
system.mem_ctrls.wrPerTurnAround::18 2799.040874
system.mem_ctrls.wrPerTurnAround::19 837.436956
system.mem_ctrls.wrPerTurnAround::20 81.21400899999999
system.mem_ctrls.wrPerTurnAround::total 27059.651047
system.mem_ctrls.requestorWriteBytes::writebacks 28263916.090816
system.mem_ctrls.requestorWriteRate::writebacks 300445930.26467925
system.mem_ctrls.requestorWriteAccesses::writebacks 441619.249422
system.mem_ctrls.requestorWriteTotalLat::writebacks 2173420036908.568
system.mem_ctrls.requestorWriteAvgLat::writebacks 8513512.94754252
system.mem_ctrls.dram.bytesWritten::writebacks 28263631.963008
system.mem_ctrls.dram.bytesWritten::total 28263631.963008
system.mem_ctrls.dram.numWrites::writebacks 441619.249422
system.mem_ctrls.dram.numWrites::total 441619.249422
system.mem_ctrls.dram.bwWrite::writebacks 300443523.340637
system.mem_ctrls.dram.bwWrite::total 300443523.340637
system.mem_ctrls.dram.bwTotal::writebacks 300443523.340637
system.mem_ctrls.dram.bytesPerActivate::896-1023 122.24158900000002
system.membus.transDist::WritebackDirty 441619.249422
system.membus.transDist::CleanEvict 331147.896859
system.switch_cpus.nonSpecInstsAdded 0.001218
system.switch_cpus.commit.commitNonSpecStalls 0.001218
system.switch_cpus.executeStats0.numVecPredRegReads 31523.419766
system.switch_cpus.executeStats0.numVecPredRegWrites 10538.193241
system.switch_cpus.executeStats0.numVecRegReads 599607.01813
system.switch_cpus.executeStats0.numVecRegWrites 280222.61625599995
system.switch_cpus.lsq0.loadToUse::10-19 72294.62466900001
system.switch_cpus.lsq0.loadToUse::20-29 783310.4028500001
system.switch_cpus.lsq0.loadToUse::30-39 74870.83729000001
system.switch_cpus.lsq0.loadToUse::40-49 2534.830058
system.switch_cpus.lsq0.loadToUse::50-59 7076.646736000001
system.switch_cpus.lsq0.loadToUse::60-69 4155.826223
system.switch_cpus.lsq0.loadToUse::70-79 1422.6192729999998
system.switch_cpus.lsq0.loadToUse::80-89 1613.71742
system.switch_cpus.lsq0.loadToUse::90-99 2213.055328
system.switch_cpus.lsq0.loadToUse::100-109 2990.3660380000006
system.switch_cpus.lsq0.loadToUse::130-139 9695.032585
system.switch_cpus.lsq0.loadToUse::160-169 30382.060885000006
system.switch_cpus.lsq0.loadToUse::200-209 426867.48774
system.switch_cpus.lsq0.loadToUse::210-219 31476.760566
system.switch_cpus.lsq0.loadToUse::220-229 738.614354
system.switch_cpus.lsq0.loadToUse::230-239 564.2368329999999
system.switch_cpus.lsq0.loadToUse::240-249 660.9760769999998
system.switch_cpus.lsq0.loadToUse::250-259 1134.3805250000003
system.switch_cpus.lsq0.loadToUse::260-269 2692.814351
system.switch_cpus.lsq0.loadToUse::270-279 1561.620275
system.switch_cpus.lsq0.loadToUse::280-289 2055.073554
system.switch_cpus.lsq0.loadToUse::290-299 5427.342412
system.switch_cpus.rename.LQFullEvents 526559.759116
system.switch_cpus.rename.SQFullEvents 779011.7489249998
system.switch_cpus.rename.vecLookups 613611.859264
system.switch_cpus.rename.vecPredLookups 21136.167398999998
system.tol2bus.transDist::WritebackDirty 1260634.7725119998
system.tol2bus.transDist::WritebackClean 255.12686
system.l2.demandHits::switch_cpus.inst 173.61163799999997
system.l2.demandHits::switch_cpus.data 638157.117665
system.l2.demandHits::total 638330.7293029999
system.l2.overallHits::switch_cpus.inst 173.61163799999997
system.l2.overallHits::switch_cpus.data 638157.117665
system.l2.overallHits::total 638330.7293029999
system.l2.ReadCleanReq.hits::switch_cpus.inst 173.61163799999997
system.l2.ReadCleanReq.hits::total 173.61163799999997
system.l2.ReadExReq.hits::switch_cpus.data 20415.197894999998
system.l2.ReadExReq.hits::total 20415.197894999998
system.l2.ReadSharedReq.hits::switch_cpus.data 617741.9197699999
system.l2.ReadSharedReq.hits::total 617741.9197699999
system.l2.tags.occupancies::writebacks 5.751334297243999
system.l2.tags.avgOccs::writebacks 0.000175495567
system.mem_ctrls.rdPerTurnAround::0-511 1601.743511
system.mem_ctrls.rdPerTurnAround::512-1023 2.61847
system.mem_ctrls.rdPerTurnAround::15360-15871 0.148787
system.mem_ctrls.wrPerTurnAround::17 178.848983
system.switch_cpus.squashedInstsIssued 938.1756229999997
system.switch_cpus.lsq0.loadToUse::190-199 65451.401175
system.l2.tags.ageTaskId_1024::4 2569.318436
system.mem_ctrls.rdPerTurnAround::14-15 2.2581990000000003
system.mem_ctrls.rdPerTurnAround::16-17 41.653679000000004
system.mem_ctrls.rdPerTurnAround::18-19 336.33414500000003
system.mem_ctrls.rdPerTurnAround::20-21 1144.289344
system.mem_ctrls.rdPerTurnAround::22-23 2467.5181249999996
system.mem_ctrls.rdPerTurnAround::24-25 3767.654024
system.mem_ctrls.rdPerTurnAround::26-27 4431.081531000001
system.mem_ctrls.rdPerTurnAround::28-29 4320.803089
system.mem_ctrls.rdPerTurnAround::30-31 3586.1106149999996
system.mem_ctrls.rdPerTurnAround::32-33 2634.1665479999997
system.mem_ctrls.rdPerTurnAround::34-35 1782.1117689999999
system.mem_ctrls.rdPerTurnAround::36-37 1045.462654
system.mem_ctrls.rdPerTurnAround::38-39 601.325686
system.mem_ctrls.rdPerTurnAround::40-41 317.14488100000005
system.mem_ctrls.rdPerTurnAround::42-43 158.28772599999996
system.mem_ctrls.rdPerTurnAround::44-45 70.662373
system.mem_ctrls.rdPerTurnAround::46-47 32.404664000000004
system.mem_ctrls.rdPerTurnAround::48-49 14.548451000000002
system.mem_ctrls.rdPerTurnAround::50-51 5.571454
system.mem_ctrls.rdPerTurnAround::52-53 3.426994
system.mem_ctrls.rdPerTurnAround::54-55 0.522952
system.mem_ctrls.rdPerTurnAround::56-57 0.797607
system.mem_ctrls.wrPerTurnAround::21 10.962318999999999
system.mem_ctrls.dram.bytesPerActivate::64-127 4.332517999999999
system.mem_ctrls.dram.bytesPerActivate::192-255 4.357867
system.mem_ctrls.dram.bytesPerActivate::320-383 4.33245
system.mem_ctrls.dram.bytesPerActivate::448-511 4.33245
system.mem_ctrls.dram.bytesPerActivate::576-639 4.357867
system.mem_ctrls.dram.bytesPerActivate::704-767 4.332517999999999
system.mem_ctrls.dram.bytesPerActivate::768-831 126.02332499999999
system.mem_ctrls.rdPerTurnAround::14336-14847 0.20263100000000003
system.mem_ctrls.rdPerTurnAround::0-1023 54.871849999999995
system.mem_ctrls.rdPerTurnAround::17408-18431 0.043365
system.mem_ctrls.rdPerTurnAround::1024-1535 0.366931
system.mem_ctrls.rdPerTurnAround::14848-15359 0.419218
system.l2.InvalidateReq.hits::switch_cpus.data 0.012709
system.l2.InvalidateReq.hits::total 0.012709
system.l2.InvalidateReq.accesses::switch_cpus.data 0.012709
system.l2.InvalidateReq.accesses::total 0.012709
system.mem_ctrls.rdPerTurnAround::1024-2047 0.012709
system.mem_ctrls.rdPerTurnAround::20480-21503 0.012709
system.tol2bus.transDist::InvalidateReq 0.012709
system.tol2bus.transDist::InvalidateResp 0.012709
system.mem_ctrls.rdPerTurnAround::13824-14335 0.14760299999999998
system.l2.CleanEvict.mshrMisses::writebacks 0.144257
system.l2.CleanEvict.mshrMisses::total 0.144257
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::8-11 0.005915
system.mem_ctrls.rdPerTurnAround::12-15 0.005915
system.mem_ctrls.rdPerTurnAround::16-19 2.09391
system.mem_ctrls.rdPerTurnAround::20-23 17.419675
system.mem_ctrls.rdPerTurnAround::24-27 32.325475
system.mem_ctrls.rdPerTurnAround::28-31 26.36907
system.mem_ctrls.rdPerTurnAround::32-35 13.3679
system.mem_ctrls.rdPerTurnAround::36-39 4.80298
system.mem_ctrls.rdPerTurnAround::40-43 1.531985
system.mem_ctrls.rdPerTurnAround::44-47 0.43771
system.mem_ctrls.rdPerTurnAround::48-51 0.171535
system.mem_ctrls.rdPerTurnAround::52-55 0.08281
system.mem_ctrls.rdPerTurnAround::56-59 0.017745
system.mem_ctrls.rdPerTurnAround::60-63 0.041405
system.mem_ctrls.rdPerTurnAround::64-67 0.017745
system.mem_ctrls.wrPerTurnAround::22 0.029203
CPI 1.8033976454621041

Per-Address PND Load Violations:
