Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 14:13:51 2021
| Host         : LAPTOP-ONAOKO7P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -102.204    -4861.324                     62                  188        0.143        0.000                      0                  188        3.000        0.000                       0                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0     -102.204    -4861.324                     62                  188        0.143        0.000                      0                  188        4.500        0.000                       0                   190  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           62  Failing Endpoints,  Worst Slack     -102.204ns,  Total Violation    -4861.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -102.204ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        112.231ns  (logic 54.535ns (48.592%)  route 57.696ns (51.408%))
  Logic Levels:           291  (CARRY4=248 LUT4=13 LUT5=11 LUT6=19)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.934   111.003    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[31]_2[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.329   111.332 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[31]_INST_0/O
                         net (fo=1, routed)           0.000   111.332    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[31]
    SLICE_X63Y33         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.515     8.564    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y33         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)        0.075     9.128    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                        -111.332    
  -------------------------------------------------------------------
                         slack                               -102.204    

Slack (VIOLATED) :        -102.084ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        112.067ns  (logic 54.505ns (48.636%)  route 57.562ns (51.364%))
  Logic Levels:           291  (CARRY4=248 LUT4=13 LUT5=11 LUT6=19)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.800   110.868    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[31]_2[0]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299   111.167 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[13]_INST_0/O
                         net (fo=1, routed)           0.000   111.167    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[13]
    SLICE_X63Y34         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.516     8.565    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y34         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     9.083    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                        -111.167    
  -------------------------------------------------------------------
                         slack                               -102.084    

Slack (VIOLATED) :        -102.061ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        112.046ns  (logic 54.279ns (48.443%)  route 57.767ns (51.557%))
  Logic Levels:           288  (CARRY4=245 LUT4=13 LUT5=11 LUT6=19)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.838 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/O[1]
                         net (fo=1, routed)           1.005   110.843    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[23]_2[0]
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.303   111.146 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[21]_INST_0/O
                         net (fo=1, routed)           0.000   111.146    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[21]
    SLICE_X61Y35         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.516     8.565    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X61Y35         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X61Y35         FDRE (Setup_fdre_C_D)        0.031     9.085    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                        -111.146    
  -------------------------------------------------------------------
                         slack                               -102.061    

Slack (VIOLATED) :        -102.044ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        112.028ns  (logic 54.505ns (48.653%)  route 57.523ns (51.347%))
  Logic Levels:           291  (CARRY4=248 LUT4=13 LUT5=11 LUT6=19)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.761   110.829    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[31]_2[0]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299   111.128 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[19]_INST_0/O
                         net (fo=1, routed)           0.000   111.128    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[19]
    SLICE_X63Y34         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.516     8.565    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y34         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.031     9.085    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                        -111.129    
  -------------------------------------------------------------------
                         slack                               -102.044    

Slack (VIOLATED) :        -102.011ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        111.993ns  (logic 54.505ns (48.668%)  route 57.488ns (51.332%))
  Logic Levels:           291  (CARRY4=248 LUT3=1 LUT4=13 LUT5=10 LUT6=19)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.727   110.795    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.299   111.094 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[20]_INST_0/O
                         net (fo=1, routed)           0.000   111.094    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[20]
    SLICE_X65Y32         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.514     8.563    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y32         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.031     9.083    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                        -111.094    
  -------------------------------------------------------------------
                         slack                               -102.011    

Slack (VIOLATED) :        -102.009ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        111.992ns  (logic 54.505ns (48.668%)  route 57.487ns (51.332%))
  Logic Levels:           291  (CARRY4=248 LUT3=1 LUT4=13 LUT5=10 LUT6=19)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.726   110.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.299   111.093 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[16]_INST_0/O
                         net (fo=1, routed)           0.000   111.093    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[16]
    SLICE_X65Y32         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.514     8.563    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y32         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.032     9.084    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                        -111.093    
  -------------------------------------------------------------------
                         slack                               -102.009    

Slack (VIOLATED) :        -102.006ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        111.992ns  (logic 54.505ns (48.669%)  route 57.487ns (51.331%))
  Logic Levels:           291  (CARRY4=248 LUT4=13 LUT5=11 LUT6=19)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.725   110.793    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[31]_2[0]
    SLICE_X62Y35         LUT5 (Prop_lut5_I3_O)        0.299   111.092 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[3]_INST_0/O
                         net (fo=1, routed)           0.000   111.092    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[3]
    SLICE_X62Y35         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.517     8.566    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X62Y35         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.564     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031     9.086    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                        -111.092    
  -------------------------------------------------------------------
                         slack                               -102.006    

Slack (VIOLATED) :        -102.000ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        111.985ns  (logic 54.505ns (48.672%)  route 57.480ns (51.328%))
  Logic Levels:           291  (CARRY4=248 LUT1=1 LUT4=13 LUT5=10 LUT6=19)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 f  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.718   110.786    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X63Y35         LUT1 (Prop_lut1_I0_O)        0.299   111.085 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/q[0]_INST_0/O
                         net (fo=1, routed)           0.000   111.085    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
    SLICE_X63Y35         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.517     8.566    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y35         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.564     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.031     9.086    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                        -111.086    
  -------------------------------------------------------------------
                         slack                               -102.000    

Slack (VIOLATED) :        -101.999ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        111.983ns  (logic 54.505ns (48.673%)  route 57.478ns (51.327%))
  Logic Levels:           291  (CARRY4=248 LUT3=1 LUT4=13 LUT5=10 LUT6=19)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.716   110.784    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.299   111.083 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[28]_INST_0/O
                         net (fo=1, routed)           0.000   111.083    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[28]
    SLICE_X65Y33         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.515     8.564    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X65Y33         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X65Y33         FDRE (Setup_fdre_C_D)        0.031     9.084    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                        -111.083    
  -------------------------------------------------------------------
                         slack                               -101.999    

Slack (VIOLATED) :        -101.993ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        111.976ns  (logic 54.505ns (48.676%)  route 57.471ns (51.324%))
  Logic Levels:           291  (CARRY4=248 LUT3=1 LUT4=13 LUT5=10 LUT6=19)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.567    -0.900    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y4          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=38, routed)          0.857     0.413    design_1_i/div32_0/inst/div16_1/d[3]
    SLICE_X37Y4          LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.537    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.069 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.183 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.183    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.411 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.639 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.975 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=162, routed)         1.248     3.223    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.299     3.522 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_1__0/O
                         net (fo=1, routed)           0.664     4.186    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.571 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000     4.571    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.799    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.913    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.027    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.255 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.255    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.369 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.970     6.561    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.329     6.890 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_i_9__7/O
                         net (fo=6, routed)           0.801     7.691    design_1_i/div32_0/inst/div16_1/div8_1_n_168
    SLICE_X39Y4          LUT4 (Prop_lut4_I1_O)        0.327     8.018 r  design_1_i/div32_0/inst/div16_1/xh_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     8.018    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2_0[3]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.419    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.533    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.761    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.875    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.989    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.211 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=154, routed)         1.259    10.470    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_5__2[0]
    SLICE_X42Y0          LUT5 (Prop_lut5_I3_O)        0.299    10.769 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry_i_8__1/O
                         net (fo=8, routed)           0.489    11.258    design_1_i/div32_0/inst/div16_1/div8_1_n_301
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.124    11.382 r  design_1_i/div32_0/inst/div16_1/xh_carry_i_4__2/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3_0[2]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.783 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    11.783    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.353    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.467 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.467    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.581 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.581    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.803 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          1.213    14.016    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.299    14.315 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_i_3__3/O
                         net (fo=1, routed)           0.841    15.156    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4[1]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.663 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.663    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.777    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.891    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.005 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.005    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.119 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.119    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.455 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=148, routed)         1.061    17.516    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X43Y0          LUT4 (Prop_lut4_I1_O)        0.299    17.815 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_2__3/O
                         net (fo=1, routed)           0.921    18.737    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_11__1[2]
    SLICE_X41Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.705    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.927 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          1.265    21.191    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.299    21.490 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_i_1/O
                         net (fo=1, routed)           0.754    22.244    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_7__6[3]
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.640 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.640    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.757 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.874 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.874    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.991 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.108    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.225    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.342    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.561 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=143, routed)         1.091    24.652    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.295    24.947 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_3__5/O
                         net (fo=1, routed)           0.680    25.627    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_7__7[1]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.134    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.248    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.362    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.476    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.590    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.704    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.818    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.040 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=75, routed)          0.734    27.774    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.299    28.073 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__6/O
                         net (fo=1, routed)           1.133    29.206    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.960 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.960    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.074 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.074    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.188 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.188    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.302 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.302    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.416 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.416    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.638 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.374    32.012    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.299    32.311 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry_i_1__7/O
                         net (fo=1, routed)           0.753    33.064    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.460 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    33.460    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.577 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.577    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.694 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.694    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.811    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.928 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.928    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.045 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.045    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.279 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.498 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.837    35.334    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.295    35.629 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry_i_2__8/O
                         net (fo=1, routed)           1.021    36.650    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_6__10[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.048 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    37.048    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.162 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.162    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.276 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.276    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.390 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.390    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.504 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.504    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    37.618    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.732    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.068 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=137, routed)         1.652    39.720    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.299    40.019 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_4__3/O
                         net (fo=1, routed)           0.756    40.775    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_i_11__1[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.325 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.442 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.442    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.559 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.559    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.676 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    41.676    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=85, routed)          1.324    43.219    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/d[31][0]
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.295    43.514 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_i_3__7/O
                         net (fo=1, routed)           1.079    44.593    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_i_1__7[1]
    SLICE_X47Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.100 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.100    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.214 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    45.214    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.328 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    45.328    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.550 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=131, routed)         1.311    46.861    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.299    47.160 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_4__1/O
                         net (fo=1, routed)           0.871    48.031    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_i_11__0[0]
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.557 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.671 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.671    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.785    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.899    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.121 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          0.725    49.846    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__2_i_5__12[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.299    50.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.911    51.056    design_1_i/div32_0/inst/div16_1/div8_2_n_265
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.180 r  design_1_i/div32_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    51.180    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_7__14_0[2]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    51.560 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.560    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.677 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.677    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.794 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.794    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.028 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.028    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.145 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.145    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.262 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.262    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.481 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=125, routed)         1.115    53.596    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.295    53.891 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_3__13/O
                         net (fo=1, routed)           0.666    54.556    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_7[1]
    SLICE_X51Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.063 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.177 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    55.177    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.291 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.291    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.405 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.405    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.519 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.519    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.633 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.633    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.747 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.747    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.969 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=87, routed)          1.142    57.111    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry_i_4__0[0]
    SLICE_X55Y5          LUT5 (Prop_lut5_I3_O)        0.299    57.410 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_9__14/O
                         net (fo=7, routed)           0.813    58.223    design_1_i/div32_0/inst/div16_2/xh[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124    58.347 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_6/O
                         net (fo=1, routed)           0.000    58.347    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0_0[2]
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.745 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    58.745    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.859 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.859    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.973 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.973    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.087 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.087    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.201 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.201    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.315    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.429    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.651 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.319    60.970    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_0[8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.299    61.269 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_i_3__15/O
                         net (fo=1, routed)           0.525    61.794    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/DI[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.314 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.314    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.431 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.431    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.548 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.548    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.665 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.665    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.782    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.899 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.016 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.016    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.235 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=90, routed)          1.150    64.386    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.295    64.681 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/xh_carry__1_i_4__16/O
                         net (fo=1, routed)           0.630    65.310    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_6__2[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.836 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.836    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.950    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.064    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.178    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.292    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.406    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.628 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=123, routed)         1.343    67.971    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.299    68.270 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry_i_1__17/O
                         net (fo=1, routed)           0.575    68.844    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_i_6__3[1]
    SLICE_X54Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    69.240 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    69.240    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.357 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.357    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.474 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.474    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.591 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.591    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.708 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.708    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.825 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.825    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    69.942    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.059 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.059    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.278 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=94, routed)          1.163    71.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__4_i_7[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.295    71.737 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_9__18/O
                         net (fo=7, routed)           0.603    72.340    design_1_i/div32_0/inst/div16_2/div8_1_n_210
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    72.464 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_5__3/O
                         net (fo=1, routed)           0.000    72.464    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    72.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.321    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.657 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=121, routed)         0.915    74.572    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.299    74.871 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_4__19/O
                         net (fo=1, routed)           0.639    75.510    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[0]
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    76.036 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.036    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.150    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.264    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.378    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.492    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    76.606    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    76.720    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.942 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=100, routed)         1.176    78.118    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__4_i_5[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.299    78.417 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_9__20/O
                         net (fo=7, routed)           0.697    79.115    design_1_i/div32_0/inst/div16_2/div8_1_n_223
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    79.239 r  design_1_i/div32_0/inst/div16_2/xh_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000    79.239    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6_0[2]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.637 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=119, routed)         1.007    81.435    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.299    81.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/xh_carry_i_1__21/O
                         net (fo=1, routed)           0.596    82.330    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_6__7[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    82.726 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    82.726    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.843 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    82.843    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.960 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    82.960    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.077 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.077    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.194 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.194    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.311 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.311    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.428 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.428    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.545 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.545    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.764 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=101, routed)         1.011    84.775    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.295    85.070 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry__0_i_4__22/O
                         net (fo=1, routed)           0.379    85.449    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    85.999 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.350    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.009    86.476    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.593 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.593    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.710 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.710    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.929 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=115, routed)         1.035    87.964    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_1[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.295    88.259 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/xh_carry_i_8__23/O
                         net (fo=9, routed)           0.602    88.861    design_1_i/div32_0/inst/div16_2/p_1_in[34]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.985 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__8/O
                         net (fo=1, routed)           0.000    88.985    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_i_6__9_0[1]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.383 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    89.383    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.497 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.497    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.611 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.611    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.009    89.734    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.848 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    89.848    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    89.962    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.076    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.190 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.190    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.412 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=106, routed)         0.788    91.201    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.299    91.500 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_4__24/O
                         net (fo=1, routed)           0.795    92.295    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    92.821 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    92.830    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    92.944    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.058    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.172 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.172    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.286 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.400 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.400    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.514 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.514    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.736 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=116, routed)         1.182    94.918    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.299    95.217 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_3__25/O
                         net (fo=1, routed)           0.323    95.540    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_7__11[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.047 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.009    96.056    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.170 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.170    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.284 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.284    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.398 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.398    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.512 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.512    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.626 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.626    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.740 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.740    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.962 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=107, routed)         1.017    97.979    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/xh_carry__6_i_7[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.299    98.278 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[5]_INST_0_i_2/O
                         net (fo=7, routed)           0.354    98.632    design_1_i/div32_0/inst/div16_2/div8_2_n_197
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.756 r  design_1_i/div32_0/inst/div16_2/xh_carry_i_5__11/O
                         net (fo=1, routed)           0.000    98.756    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_i_6__12_0[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.154 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry/CO[3]
                         net (fo=1, routed)           0.009    99.163    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.277 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    99.277    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.391 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    99.391    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.505 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    99.505    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.619 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.619    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.733 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.733    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.847 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.847    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.961 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.961    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.183 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=112, routed)         1.047   101.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/xh_carry__6_7[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.299   101.529 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.526   102.056    design_1_i/div32_0/inst/div16_2/div8_2_n_196
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   102.180 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000   102.180    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_7__13[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.712 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.826 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.826    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.940 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.940    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.054 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   103.054    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.168 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   103.168    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.282 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.282    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.396 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.396    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=112, routed)         0.960   104.578    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.299   104.877 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/xh_carry__0_i_4__28/O
                         net (fo=1, routed)           0.479   105.356    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[7][0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   105.882 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.882    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.996 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.996    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.110 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.110    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.224 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.224    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.338 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.338    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.452 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.788 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=94, routed)          0.924   107.712    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[2][0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.299   108.011 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.627   108.637    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124   108.761 r  design_1_i/div32_0/inst/div16_2/xh_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000   108.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[7]_0[3]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.162 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000   109.162    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.276 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.276    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.390 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.390    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.504 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.504    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.618 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.618    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.732 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.732    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.846 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.846    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   110.068 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.709   110.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.299   111.076 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[24]_INST_0/O
                         net (fo=1, routed)           0.000   111.076    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[24]
    SLICE_X63Y32         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.514     8.563    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y32         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)        0.032     9.084    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                        -111.077    
  -------------------------------------------------------------------
                         slack                               -101.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.562    -0.585    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y12         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]/Q
                         net (fo=2, routed)           0.068    -0.376    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[63]
    SLICE_X37Y12         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.830    -0.825    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y12         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.066    -0.519    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[64]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.093%)  route 0.079ns (35.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.563    -0.584    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y10         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/Q
                         net (fo=4, routed)           0.079    -0.364    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[62]
    SLICE_X37Y10         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.832    -0.823    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y10         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/C
                         clock pessimism              0.239    -0.584    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.072    -0.512    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.569    -0.578    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/Q
                         net (fo=9, routed)           0.080    -0.357    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[17]
    SLICE_X51Y1          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.840    -0.815    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.237    -0.578    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.070    -0.508    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.587    -0.560    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y27         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=5, routed)           0.080    -0.339    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
    SLICE_X63Y27         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.855    -0.800    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y27         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.240    -0.560    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.070    -0.490    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.561    -0.586    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y18         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/Q
                         net (fo=9, routed)           0.080    -0.365    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[8]
    SLICE_X55Y18         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.830    -0.825    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y18         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.239    -0.586    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.070    -0.516    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.565    -0.582    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]/Q
                         net (fo=9, routed)           0.083    -0.358    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[40]
    SLICE_X36Y4          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.834    -0.821    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.070    -0.512    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[41]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.097%)  route 0.086ns (37.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.565    -0.582    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]/Q
                         net (fo=9, routed)           0.086    -0.355    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[42]
    SLICE_X36Y4          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.834    -0.821    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.072    -0.510    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[43]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]/Q
                         net (fo=9, routed)           0.080    -0.362    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[50]
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.833    -0.822    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.066    -0.517    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[51]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.231%)  route 0.082ns (36.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.565    -0.582    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y3          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]/Q
                         net (fo=9, routed)           0.082    -0.359    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[35]
    SLICE_X36Y3          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.834    -0.821    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y3          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.066    -0.516    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[36]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.565    -0.582    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y6          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]/Q
                         net (fo=9, routed)           0.091    -0.350    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[44]
    SLICE_X37Y6          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.834    -0.821    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y6          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.070    -0.512    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[45]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y15     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y15     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y9      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y3      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y5      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y27     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y3      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y3      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y27     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y2      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y9      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y2      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y4      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y6      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



