// Seed: 3932154881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output logic id_3,
    output supply0 id_4,
    output wand id_5,
    output wor id_6,
    input uwire id_7,
    output tri1 id_8,
    output wand id_9,
    output wand id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13,
    input tri0 id_14,
    input wand id_15,
    output tri1 id_16,
    input tri1 id_17,
    input uwire id_18,
    output wire id_19,
    input uwire id_20,
    input logic id_21
);
  wire id_23;
  always @(1 or 1'd0) begin
    if (1 ==? id_12) begin
      if (1 * 1) id_3 <= id_21;
    end
  end
  module_0(
      id_23, id_23, id_23, id_23, id_23
  ); timeunit 1ps;
endmodule
