# CPU
The is the final project of the Course -- "Computer Architecture"  
I use the Verilog to implememnt the MIPS CPU with 

* 31 instructions Pipline CPU
* 54 instructions Singal Cycle CPU
