# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_DL_D_flipflop
.inputs D Clock
.outputs Q
.subckt $dff CLK=Clock D=D Q=Q
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.end
