--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11442 paths analyzed, 2579 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.464ns.
--------------------------------------------------------------------------------
Slack:                  0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.109ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X0Y49.A1       net (fanout=4)        0.717   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X0Y49.A        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW1
    SLICE_X26Y50.B5      net (fanout=1)        1.333   system_i/axi_interconnect_1/N96
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      9.109ns (1.900ns logic, 7.209ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.979ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y50.C1      net (fanout=4)        1.758   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X26Y50.C       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW0
    SLICE_X26Y50.B6      net (fanout=1)        0.162   system_i/axi_interconnect_1/N95
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.979ns (1.900ns logic, 7.079ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.B        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y50.C2      net (fanout=2)        1.983   system_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X26Y50.CMUX    Tilo                  0.360   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y50.A5      net (fanout=1)        0.278   system_i/axi_interconnect_1/N87
    SLICE_X26Y50.A       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X26Y70.D1      net (fanout=1)        1.419   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X26Y70.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y83.C1      net (fanout=3)        1.530   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i
    SLICE_X26Y83.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X28Y83.A1      net (fanout=2)        0.832   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.933ns (1.822ns logic, 7.111ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (1.513 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X0Y49.A1       net (fanout=4)        0.717   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X0Y49.A        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW1
    SLICE_X26Y50.B5      net (fanout=1)        1.333   system_i/axi_interconnect_1/N96
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.927ns (1.850ns logic, 7.077ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DMUX     Tshcko                0.652   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1
    SLICE_X0Y49.B5       net (fanout=4)        0.805   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1
    SLICE_X0Y49.B        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y50.C2      net (fanout=2)        1.983   system_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X26Y50.CMUX    Tilo                  0.360   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y50.A5      net (fanout=1)        0.278   system_i/axi_interconnect_1/N87
    SLICE_X26Y50.A       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X26Y70.D1      net (fanout=1)        1.419   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X26Y70.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y83.C1      net (fanout=3)        1.530   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i
    SLICE_X26Y83.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X28Y83.A1      net (fanout=2)        0.832   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (2.018ns logic, 6.847ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.859ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.BMUX     Tilo                  0.374   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X0Y49.A1       net (fanout=4)        0.717   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X0Y49.A        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW1
    SLICE_X26Y50.B5      net (fanout=1)        1.333   system_i/axi_interconnect_1/N96
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.859ns (1.836ns logic, 7.023ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.276ns (1.561 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y45.DQ         Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                         system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2         net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX       Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                         system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X13Y49.A5        net (fanout=4)        0.902   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X13Y49.AMUX      Tilo                  0.320   system_i/axi_interconnect_1/DEBUG_MC_MP_BRESP[0]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X26Y60.D2        net (fanout=1)        1.672   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X26Y60.CMUX      Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X27Y82.B3        net (fanout=3)        1.427   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y82.B         Tilo                  0.124   system_i/axi_interconnect_1_M_BVALID[2]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.850   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        8.866ns (2.760ns logic, 6.106ns route)
                                                         (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.066ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.810 - 0.873)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2
    SLICE_X27Y76.B1      net (fanout=5)        1.616   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<2>1
    SLICE_X27Y76.C3      net (fanout=6)        0.640   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[2]
    SLICE_X27Y76.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y76.A5      net (fanout=14)       0.335   system_i/axi_interconnect_1_M_ARVALID[2]
    SLICE_X27Y76.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2
    SLICE_X27Y77.A5      net (fanout=2)        0.416   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X27Y77.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3
    SLICE_X26Y67.B2      net (fanout=5)        1.277   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X26Y67.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D6      net (fanout=1)        0.171   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      9.066ns (2.262ns logic, 6.804ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.797ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (1.513 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y50.C1      net (fanout=4)        1.758   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X26Y50.C       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW0
    SLICE_X26Y50.B6      net (fanout=1)        0.162   system_i/axi_interconnect_1/N95
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (1.850ns logic, 6.947ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.BMUX     Tilo                  0.374   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y50.C1      net (fanout=4)        1.758   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X26Y50.C       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW0
    SLICE_X26Y50.B6      net (fanout=1)        0.162   system_i/axi_interconnect_1/N95
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (1.836ns logic, 6.893ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.677ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (1.513 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.BMUX     Tilo                  0.374   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X0Y49.A1       net (fanout=4)        0.717   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X0Y49.A        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW1
    SLICE_X26Y50.B5      net (fanout=1)        1.333   system_i/axi_interconnect_1/N96
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.677ns (1.786ns logic, 6.891ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.724ns (Levels of Logic = 6)
  Clock Path Skew:      -0.239ns (1.517 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.CQ      Tcko                  0.456   system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X26Y51.B2      net (fanout=7)        1.411   system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X26Y51.BMUX    Tilo                  0.376   system_i/axi_interconnect_1/N42
                                                       system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y49.B1      net (fanout=3)        0.837   system_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X26Y49.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_complete
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
    SLICE_X26Y51.D3      net (fanout=1)        0.859   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
    SLICE_X26Y51.D       Tilo                  0.124   system_i/axi_interconnect_1/N42
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3_SW0
    SLICE_X26Y67.D2      net (fanout=1)        1.430   system_i/axi_interconnect_1/N42
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.838ns logic, 6.886ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.884ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.163 - 0.195)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2
    SLICE_X27Y76.B1      net (fanout=5)        1.616   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<2>1
    SLICE_X27Y76.C3      net (fanout=6)        0.640   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[2]
    SLICE_X27Y76.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y76.A5      net (fanout=14)       0.335   system_i/axi_interconnect_1_M_ARVALID[2]
    SLICE_X27Y76.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2
    SLICE_X27Y77.A5      net (fanout=2)        0.416   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X27Y77.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3
    SLICE_X26Y67.B2      net (fanout=5)        1.277   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X26Y67.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D6      net (fanout=1)        0.171   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (2.212ns logic, 6.672ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  1.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.616ns (Levels of Logic = 4)
  Clock Path Skew:      -0.276ns (1.561 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y45.CQ         Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4         net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.BMUX       Tilo                  0.374   system_i/axi_interconnect_1_M_ARVALID[0]
                                                         system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X13Y49.A5        net (fanout=4)        0.902   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X13Y49.AMUX      Tilo                  0.320   system_i/axi_interconnect_1/DEBUG_MC_MP_BRESP[0]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X26Y60.D2        net (fanout=1)        1.672   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X26Y60.CMUX      Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X27Y82.B3        net (fanout=3)        1.427   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y82.B         Tilo                  0.124   system_i/axi_interconnect_1_M_BVALID[2]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.850   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        8.616ns (2.696ns logic, 5.920ns route)
                                                         (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.547ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (1.513 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.BMUX     Tilo                  0.374   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y50.C1      net (fanout=4)        1.758   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X26Y50.C       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1_SW0
    SLICE_X26Y50.B6      net (fanout=1)        0.162   system_i/axi_interconnect_1/N95
    SLICE_X26Y50.B       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D1      net (fanout=1)        1.555   system_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL[1]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.547ns (1.786ns logic, 6.761ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (1.513 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.B        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y50.C2      net (fanout=2)        1.983   system_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X26Y50.CMUX    Tilo                  0.360   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y50.A5      net (fanout=1)        0.278   system_i/axi_interconnect_1/N87
    SLICE_X26Y50.A       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X26Y70.D1      net (fanout=1)        1.419   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X26Y70.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y83.C1      net (fanout=3)        1.530   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i
    SLICE_X26Y83.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X26Y83.D4      net (fanout=2)        0.478   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (1.772ns logic, 6.757ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.517ns (Levels of Logic = 6)
  Clock Path Skew:      -0.334ns (1.503 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X13Y49.A5      net (fanout=4)        0.902   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X13Y49.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/DEBUG_MC_MP_BRESP[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X26Y60.D2      net (fanout=1)        1.672   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X26Y60.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y63.A5      net (fanout=3)        0.581   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y63.A       Tilo                  0.124   system_i/axi_interconnect_1/N48
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y63.C1      net (fanout=2)        0.685   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y63.C       Tilo                  0.124   system_i/axi_interconnect_1/N48
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW0
    SLICE_X26Y75.C2      net (fanout=1)        1.376   system_i/axi_interconnect_1/N48
    SLICE_X26Y75.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.517ns (2.046ns logic, 6.471ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.733ns (Levels of Logic = 8)
  Clock Path Skew:      -0.055ns (0.810 - 0.865)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.DQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y76.B4      net (fanout=57)       1.221   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<2>1
    SLICE_X27Y76.C3      net (fanout=6)        0.640   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[2]
    SLICE_X27Y76.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y76.A5      net (fanout=14)       0.335   system_i/axi_interconnect_1_M_ARVALID[2]
    SLICE_X27Y76.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2
    SLICE_X27Y77.A5      net (fanout=2)        0.416   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X27Y77.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3
    SLICE_X26Y67.B2      net (fanout=5)        1.277   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X26Y67.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D6      net (fanout=1)        0.171   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.733ns (2.324ns logic, 6.409ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.542ns (Levels of Logic = 6)
  Clock Path Skew:      -0.243ns (1.513 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.CQ      Tcko                  0.456   system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X26Y51.B2      net (fanout=7)        1.411   system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X26Y51.BMUX    Tilo                  0.376   system_i/axi_interconnect_1/N42
                                                       system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y49.B1      net (fanout=3)        0.837   system_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X26Y49.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_complete
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
    SLICE_X26Y51.D3      net (fanout=1)        0.859   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
    SLICE_X26Y51.D       Tilo                  0.124   system_i/axi_interconnect_1/N42
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3_SW0
    SLICE_X26Y67.D2      net (fanout=1)        1.430   system_i/axi_interconnect_1/N42
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.542ns (1.788ns logic, 6.754ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.461ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (1.513 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DMUX     Tshcko                0.652   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1
    SLICE_X0Y49.B5       net (fanout=4)        0.805   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_rdack_i_D1
    SLICE_X0Y49.B        Tilo                  0.124   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y50.C2      net (fanout=2)        1.983   system_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X26Y50.CMUX    Tilo                  0.360   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y50.A5      net (fanout=1)        0.278   system_i/axi_interconnect_1/N87
    SLICE_X26Y50.A       Tilo                  0.124   system_i/axi_interconnect_1/N95
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X26Y70.D1      net (fanout=1)        1.419   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X26Y70.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y83.C1      net (fanout=3)        1.530   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i
    SLICE_X26Y83.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X26Y83.D4      net (fanout=2)        0.478   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.461ns (1.968ns logic, 6.493ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.366ns (Levels of Logic = 6)
  Clock Path Skew:      -0.334ns (1.503 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X13Y49.A5      net (fanout=4)        0.902   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X13Y49.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/DEBUG_MC_MP_BRESP[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X26Y60.D2      net (fanout=1)        1.672   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X26Y60.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y63.A5      net (fanout=3)        0.581   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y63.A       Tilo                  0.124   system_i/axi_interconnect_1/N48
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y75.B1      net (fanout=2)        1.411   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y75.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X26Y75.C5      net (fanout=1)        0.499   system_i/axi_interconnect_1/N49
    SLICE_X26Y75.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.366ns (2.046ns logic, 6.320ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.810 - 0.864)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.AQ      Tcko                  0.456   system_i/axi_interconnect_1_M_BVALID[2]
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i
    SLICE_X26Y83.B3      net (fanout=6)        0.895   system_i/axi_interconnect_1_M_BVALID[2]
    SLICE_X26Y83.BMUX    Tilo                  0.374   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_BVALID1
    SLICE_X27Y54.D2      net (fanout=1)        2.003   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bvalid[2]
    SLICE_X27Y54.CMUX    Topdc                 0.536   system_i/axi_interconnect_1/N84
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.l
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X27Y74.C1      net (fanout=4)        1.615   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i
    SLICE_X27Y74.CMUX    Tilo                  0.357   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1
    SLICE_X26Y74.C2      net (fanout=1)        0.800   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.579ns (1.942ns logic, 6.637ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  1.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.334ns (1.503 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.456   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X0Y49.B4       net (fanout=7)        1.069   system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X0Y49.BMUX     Tilo                  0.374   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X13Y49.A5      net (fanout=4)        0.902   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X13Y49.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/DEBUG_MC_MP_BRESP[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X26Y60.D2      net (fanout=1)        1.672   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X26Y60.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y63.A5      net (fanout=3)        0.581   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y63.A       Tilo                  0.124   system_i/axi_interconnect_1/N48
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y63.C1      net (fanout=2)        0.685   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y63.C       Tilo                  0.124   system_i/axi_interconnect_1/N48
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW0
    SLICE_X26Y75.C2      net (fanout=1)        1.376   system_i/axi_interconnect_1/N48
    SLICE_X26Y75.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.267ns (1.982ns logic, 6.285ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.274ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.517 - 1.837)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.DQ       Tcko                  0.518   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.B2       net (fanout=4)        1.255   system_i/axi_gpio_oled_res/axi_gpio_oled_res/ip2bus_wrack_i_D1
    SLICE_X0Y49.BMUX     Tilo                  0.376   system_i/axi_interconnect_1_M_ARVALID[0]
                                                       system_i/axi_gpio_oled_res/axi_gpio_oled_res/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X13Y49.A5      net (fanout=4)        0.902   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X13Y49.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/DEBUG_MC_MP_BRESP[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X26Y60.D2      net (fanout=1)        1.672   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X26Y60.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.B5      net (fanout=3)        0.852   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y74.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X26Y74.C6      net (fanout=4)        0.173   system_i/axi_interconnect_1/N26
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.274ns (2.096ns logic, 6.178ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.386ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (1.561 - 1.753)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X20Y41.CQ        Tcko                  0.518   system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X23Y44.A2        net (fanout=7)        1.139   system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X23Y44.AMUX      Tilo                  0.354   system_i/axi_interconnect_1_M_ARREADY[3]
                                                         system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y53.B2        net (fanout=3)        1.543   system_i/axi_interconnect_1_M_AWREADY[3]
    SLICE_X26Y53.BMUX      Tilo                  0.376   system_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/reset
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X26Y60.D5        net (fanout=1)        0.633   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X26Y60.CMUX      Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X27Y82.B3        net (fanout=3)        1.427   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y82.B         Tilo                  0.124   system_i/axi_interconnect_1_M_BVALID[2]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.850   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        8.386ns (2.794ns logic, 5.592ns route)
                                                         (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.551ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.DQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y76.B4      net (fanout=57)       1.221   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<2>1
    SLICE_X27Y76.C3      net (fanout=6)        0.640   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[2]
    SLICE_X27Y76.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y76.A5      net (fanout=14)       0.335   system_i/axi_interconnect_1_M_ARVALID[2]
    SLICE_X27Y76.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2
    SLICE_X27Y77.A5      net (fanout=2)        0.416   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X27Y77.AMUX    Tilo                  0.320   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3
    SLICE_X26Y67.B2      net (fanout=5)        1.277   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X26Y67.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1
    SLICE_X26Y67.D6      net (fanout=1)        0.171   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y83.D2      net (fanout=2)        1.192   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y83.CLK     Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.551ns (2.274ns logic, 6.277ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.810 - 0.861)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
    SLICE_X26Y83.B4      net (fanout=8)        0.780   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
    SLICE_X26Y83.BMUX    Tilo                  0.374   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_BVALID1
    SLICE_X27Y54.D2      net (fanout=1)        2.003   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bvalid[2]
    SLICE_X27Y54.CMUX    Topdc                 0.536   system_i/axi_interconnect_1/N84
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.l
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X27Y74.C1      net (fanout=4)        1.615   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i
    SLICE_X27Y74.CMUX    Tilo                  0.357   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1
    SLICE_X26Y74.C2      net (fanout=1)        0.800   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (1.942ns logic, 6.522ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  1.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.446ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.810 - 0.873)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.DQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3
    SLICE_X26Y53.A3      net (fanout=13)       2.344   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
    SLICE_X26Y53.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y51.D1      net (fanout=3)        0.861   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y51.D       Tilo                  0.124   system_i/axi_interconnect_1/N42
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3_SW0
    SLICE_X26Y67.D2      net (fanout=1)        1.430   system_i/axi_interconnect_1/N42
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.446ns (1.462ns logic, 6.984ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.450ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.810 - 0.865)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.DQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X26Y53.A1      net (fanout=57)       2.286   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X26Y53.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y51.D1      net (fanout=3)        0.861   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y51.D       Tilo                  0.124   system_i/axi_interconnect_1/N42
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3_SW0
    SLICE_X26Y67.D2      net (fanout=1)        1.430   system_i/axi_interconnect_1/N42
    SLICE_X26Y67.CMUX    Topdc                 0.539   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_awready[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l3
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X26Y74.C1      net (fanout=4)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i
    SLICE_X26Y74.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y83.A2      net (fanout=2)        1.324   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y83.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.450ns (1.524ns logic, 6.926ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2 (FF)
  Destination:          system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.381ns (Levels of Logic = 6)
  Clock Path Skew:      -0.103ns (0.770 - 0.873)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2 to system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2
    SLICE_X27Y76.B1      net (fanout=5)        1.616   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01181
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<2>1
    SLICE_X26Y78.D2      net (fanout=6)        1.065   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[2]
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X27Y80.B1      net (fanout=1)        0.997   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X27Y80.BMUX    Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y80.A1      net (fanout=3)        0.685   system_i/axi_interconnect_1_M_AWVALID[2]
    SLICE_X27Y80.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X32Y92.D1      net (fanout=50)       1.805   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X32Y92.D       Tilo                  0.124   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i[4]
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11
    SLICE_X33Y91.A1      net (fanout=1)        0.806   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i[4]
    SLICE_X33Y91.CLK     Tas                   0.095   system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_rstpot
                                                       system_i/axi_spi_oled/axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    -------------------------------------------------  ---------------------------
    Total                                      8.381ns (1.407ns logic, 6.974ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y21.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y21.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_dc/axi_gpio_oled_dc/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_res/axi_gpio_oled_res/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_res/axi_gpio_oled_res/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_res/axi_gpio_oled_res/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_res/axi_gpio_oled_res/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X8Y40.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_vbat/axi_gpio_oled_vbat/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X8Y40.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_vdd/axi_gpio_oled_vdd/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_vdd/axi_gpio_oled_vdd/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X10Y38.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_oled_vdd/axi_gpio_oled_vdd/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: system_i/axi_gpio_oled_vdd/axi_gpio_oled_vdd/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X10Y38.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[6]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
  Location pin: SLICE_X34Y52.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[6]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
  Location pin: SLICE_X34Y52.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[6]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
  Location pin: SLICE_X34Y52.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[6]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
  Location pin: SLICE_X34Y52.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[6]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
  Location pin: SLICE_X34Y52.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[6]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
  Location pin: SLICE_X34Y52.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[4]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
  Location pin: SLICE_X34Y53.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[4]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
  Location pin: SLICE_X34Y53.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[4]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
  Location pin: SLICE_X34Y53.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[4]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
  Location pin: SLICE_X34Y53.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[3]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
  Location pin: SLICE_X34Y56.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[3]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
  Location pin: SLICE_X34Y56.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[3]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
  Location pin: SLICE_X34Y56.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int[3]/CLK
  Logical resource: system_i/axi_spi_oled/axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
  Location pin: SLICE_X34Y56.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.055ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y91.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X27Y91.BX      net (fanout=1)        0.483   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X27Y91.CLK     Tdick                 0.081   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.537ns logic, 0.483ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Delay:                  1.033ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y91.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X27Y91.CX      net (fanout=1)        0.481   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X27Y91.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.517ns logic, 0.481ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11444 paths, 0 nets, and 4117 connections

Design statistics:
   Minimum period:   9.464ns{1}   (Maximum frequency: 105.664MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 22 16:06:43 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



