Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Nov 11 10:25:31 2020
| Host         : lmpcc running 64-bit SUSE Linux Enterprise Server 15 SP1
| Command      : report_control_sets -verbose -file sys_control_unit_control_sets_placed.rpt
| Design       : sys_control_unit
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              74 |           17 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------------------------+------------------------------+------------------+----------------+
|     Clock Signal    |                       Enable Signal                       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------------------------------------+------------------------------+------------------+----------------+
|  read_clk_IBUF_BUFG | inter_frame_en_i_2_n_0                                    | fsm_en_IBUF_inst/O           |                1 |              1 |
|  read_clk_IBUF_BUFG | de_frame_start0                                           | FSM_onehot_state_reg_n_0_[4] |                1 |              1 |
|  read_clk_IBUF_BUFG | init_load_cnt[2]_i_1_n_0                                  | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | vnu_pipe_load_cnt_inst[1].vnu_pipe_load_cnt[1][2]_i_1_n_0 | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | vnu_pipe_load_cnt_inst[0].vnu_pipe_load_cnt[0][2]_i_1_n_0 | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | cnu_pipe_load_cnt_inst[2].cnu_pipe_load_cnt[2][2]_i_1_n_0 | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | cnu_pipe_load_cnt_inst[3].cnu_pipe_load_cnt[3][2]_i_1_n_0 | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | cnu_pipe_load_cnt_inst[0].cnu_pipe_load_cnt[0][2]_i_1_n_0 | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | cnu_pipe_load_cnt_inst[1].cnu_pipe_load_cnt[1][2]_i_1_n_0 | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | dnu_pipe_load_cnt[2]_i_1_n_0                              | rstn_IBUF_inst/O             |                1 |              3 |
|  read_clk_IBUF_BUFG | FSM_onehot_state_reg_n_0_[2]                              | c2v_msg_psp                  |                1 |              5 |
|  read_clk_IBUF_BUFG | v2c_msg_en_OBUF                                           | rstn_IBUF_inst/O             |                1 |              6 |
|  read_clk_IBUF_BUFG |                                                           | fsm_en_IBUF_inst/O           |                4 |             10 |
|  read_clk_IBUF_BUFG |                                                           | FSM_onehot_state[10]_i_1_n_0 |                3 |             11 |
| ~read_clk_IBUF_BUFG |                                                           | rstn_IBUF_inst/O             |                3 |             14 |
|  read_clk_IBUF_BUFG |                                                           | rstn_IBUF_inst/O             |               16 |             60 |
+---------------------+-----------------------------------------------------------+------------------------------+------------------+----------------+


