# Generated by vmake version 2.2

# Define path to each library
LIB_STD = /usr/local/fpga/modeltechdir/modeltech65c/modeltech/linux_x86_64/../std
LIB_IEEE = /usr/local/fpga/modeltechdir/modeltech65c/modeltech/linux_x86_64/../ieee
LIB_UNISIM = /usr/local/xilinx/vhdl65c/unisim
LIB_WORK = work

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
WORK__testbench__behavioral = $(LIB_WORK)/testbench/behavioral.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__math_pack__body = $(LIB_WORK)/math_pack/body.dat
WORK__math_pack = $(LIB_WORK)/math_pack/_primary.dat
WORK__gen_enc__behavioral = $(LIB_WORK)/gen_enc/behavioral.dat
WORK__gen_enc = $(LIB_WORK)/gen_enc/_primary.dat
WORK__first_one_detector__behavioral = $(LIB_WORK)/first_one_detector/behavioral.dat
WORK__first_one_detector = $(LIB_WORK)/first_one_detector/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__testbench__behavioral) \
    $(WORK__testbench) \
    $(WORK__math_pack__body) \
    $(WORK__math_pack) \
    $(WORK__gen_enc__behavioral) \
    $(WORK__gen_enc) \
    $(WORK__first_one_detector__behavioral) \
    $(WORK__first_one_detector)

$(WORK__first_one_detector) \
$(WORK__first_one_detector__behavioral) : /home/local/xkoran01/firmware/trunk/comp/base/misc/first_one_detector/first_one_detector.vhd \
		$(WORK__gen_enc) \
		$(WORK__math_pack) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/local/xkoran01/firmware/trunk/comp/base/misc/first_one_detector/first_one_detector.vhd

$(WORK__gen_enc) \
$(WORK__gen_enc__behavioral) : /home/local/xkoran01/firmware/trunk/comp/base/logic/enc/enc.vhd \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/local/xkoran01/firmware/trunk/comp/base/logic/enc/enc.vhd

$(WORK__math_pack) \
$(WORK__math_pack__body) : /home/local/xkoran01/firmware/trunk/comp/base/pkg/math_pack.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/local/xkoran01/firmware/trunk/comp/base/pkg/math_pack.vhd

$(WORK__testbench) \
$(WORK__testbench__behavioral) : tb_first_one_detector.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(WORK__first_one_detector) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work tb_first_one_detector.vhd

