rom_d.v,verilog,xil_defaultlib,../../../../Lab5_23.gen/sources_1/ip/rom_d/sim/rom_d.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
