{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683385500437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683385500437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:35:00 2023 " "Processing started: Sat May 06 20:35:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683385500437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683385500437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683385500437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683385500807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683385500807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_components/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-bhv " "Found design unit 1: clock-bhv" {  } { { "all_components/clock.vhd" "" { Text "D:/SEM_4/ee309/project/all_components/clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "all_components/clock.vhd" "" { Text "D:/SEM_4/ee309/project/all_components/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683385508246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components.vhd 90 44 " "Found 90 design units, including 44 entities, in source file all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_components " "Found design unit 1: all_components" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 L_shift-Shift1 " "Found design unit 2: L_shift-Shift1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 390 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SE7-SE7 " "Found design unit 3: SE7-SE7" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 417 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_3to1_16-Behavioral " "Found design unit 4: mux_3to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 445 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Decoder-behave " "Found design unit 5: Decoder-behave" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 instr_memory-memory_comp " "Found design unit 6: instr_memory-memory_comp" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux_2to1_3-Behavioral " "Found design unit 7: mux_2to1_3-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 697 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux_2to1_8-Behavioral " "Found design unit 8: mux_2to1_8-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 mux_4to1_1-Behavioral " "Found design unit 9: mux_4to1_1-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 750 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 mux_2to1_16-Behavioral " "Found design unit 10: mux_2to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 mux_5to1_16-Behavioral " "Found design unit 11: mux_5to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 mux_6to1_16-Behavioral " "Found design unit 12: mux_6to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 863 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Adder-add " "Found design unit 13: Adder-add" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 897 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU-alu " "Found design unit 14: ALU-alu" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 935 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 reg_carry-sim " "Found design unit 15: reg_carry-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 complementor-Behavioral " "Found design unit 16: complementor-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 counter1-count_inst " "Found design unit 17: counter1-count_inst" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 data_memory-memory_comp " "Found design unit 18: data_memory-memory_comp" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1286 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 Decrement-struct " "Found design unit 19: Decrement-struct" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1329 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 Gates " "Found design unit 20: Gates" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 INVERTER-Equations " "Found design unit 21: INVERTER-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 AND_2-Equations " "Found design unit 22: AND_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 NAND_2-Equations " "Found design unit 23: NAND_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1410 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 OR_2-Equations " "Found design unit 24: OR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 NOR_2-Equations " "Found design unit 25: NOR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1432 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 XOR_2-Equations " "Found design unit 26: XOR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1444 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 XNOR_2-Equations " "Found design unit 27: XNOR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1455 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 HALF_ADDER-Equations " "Found design unit 28: HALF_ADDER-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 increment-struct " "Found design unit 29: increment-struct" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 LLI-LLI " "Found design unit 30: LLI-LLI" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1516 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 mux_2x1_16-viru_god " "Found design unit 31: mux_2x1_16-viru_god" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1535 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 mux_4to1_3-Behavioral " "Found design unit 32: mux_4to1_3-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 mux_4to1_16-Behavioral " "Found design unit 33: mux_4to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1589 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 mux_8to1_16-Behavioral " "Found design unit 34: mux_8to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1613 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 reg_a-sim " "Found design unit 35: reg_a-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "36 reg_b-sim " "Found design unit 36: reg_b-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "37 reg_c1-sim " "Found design unit 37: reg_c1-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1726 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "38 reg_d-sim " "Found design unit 38: reg_d-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1762 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "39 reg_e-sim " "Found design unit 39: reg_e-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1799 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "40 reg_file_1-behave " "Found design unit 40: reg_file_1-behave" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1835 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "41 SE6-SE6 " "Found design unit 41: SE6-SE6" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "42 SE9-SE9 " "Found design unit 42: SE9-SE9" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1934 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "43 SE10-Sign " "Found design unit 43: SE10-Sign" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1961 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "44 shifter_6_7-Shift1 " "Found design unit 44: shifter_6_7-Shift1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1993 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "45 shift_9_10-Shift9 " "Found design unit 45: shift_9_10-Shift9" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 2018 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "46 reg_z-sim " "Found design unit 46: reg_z-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 2044 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "1 L_shift " "Found entity 1: L_shift" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE7 " "Found entity 2: SE7" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_3to1_16 " "Found entity 3: mux_3to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder " "Found entity 4: Decoder" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "5 instr_memory " "Found entity 5: instr_memory" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_2to1_3 " "Found entity 6: mux_2to1_3" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_2to1_8 " "Found entity 7: mux_2to1_8" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_4to1_1 " "Found entity 8: mux_4to1_1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_2to1_16 " "Found entity 9: mux_2to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_5to1_16 " "Found entity 10: mux_5to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_6to1_16 " "Found entity 11: mux_6to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "12 Adder " "Found entity 12: Adder" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU " "Found entity 13: ALU" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "14 reg_carry " "Found entity 14: reg_carry" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "15 complementor " "Found entity 15: complementor" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "16 Counter1 " "Found entity 16: Counter1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "17 data_memory " "Found entity 17: data_memory" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "18 Decrement " "Found entity 18: Decrement" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "19 INVERTER " "Found entity 19: INVERTER" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "20 AND_2 " "Found entity 20: AND_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "21 NAND_2 " "Found entity 21: NAND_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "22 OR_2 " "Found entity 22: OR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "23 NOR_2 " "Found entity 23: NOR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "24 XOR_2 " "Found entity 24: XOR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "25 XNOR_2 " "Found entity 25: XNOR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "26 HALF_ADDER " "Found entity 26: HALF_ADDER" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "27 increment " "Found entity 27: increment" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "28 LLI " "Found entity 28: LLI" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "29 mux_2x1_16 " "Found entity 29: mux_2x1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "30 mux_4to1_3 " "Found entity 30: mux_4to1_3" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "31 mux_4to1_16 " "Found entity 31: mux_4to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "32 mux_8to1_16 " "Found entity 32: mux_8to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "33 reg_a " "Found entity 33: reg_a" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "34 reg_b " "Found entity 34: reg_b" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "35 reg_c1 " "Found entity 35: reg_c1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "36 reg_d " "Found entity 36: reg_d" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "37 reg_e " "Found entity 37: reg_e" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "38 reg_file_1 " "Found entity 38: reg_file_1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "39 SE6 " "Found entity 39: SE6" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1895 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "40 SE9 " "Found entity 40: SE9" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "41 SE10 " "Found entity 41: SE10" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "42 shifter_6_7 " "Found entity 42: shifter_6_7" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "43 shift_9_10 " "Found entity 43: shift_9_10" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "44 reg_z " "Found entity 44: reg_z" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 2034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683385508246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behave " "Found design unit 1: main-behave" {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683385508246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683385508246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683385508293 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SE_in4 main.vhd(27) " "VHDL Signal Declaration warning at main.vhd(27): used implicit default value for signal \"SE_in4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683385508293 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_out main.vhd(31) " "VHDL Signal Declaration warning at main.vhd(31): used implicit default value for signal \"C_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683385508293 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_out main.vhd(31) " "VHDL Signal Declaration warning at main.vhd(31): used implicit default value for signal \"Z_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683385508293 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M17_out main.vhd(31) " "Verilog HDL or VHDL warning at main.vhd(31): object \"M17_out\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683385508293 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SE_in5 main.vhd(39) " "VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal \"SE_in5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/project/main.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683385508293 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a reg_a:P1 " "Elaborating entity \"reg_a\" for hierarchy \"reg_a:P1\"" {  } { { "main.vhd" "P1" { Text "D:/SEM_4/ee309/project/main.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rega_input all_components.vhd(1657) " "VHDL Process Statement warning at all_components.vhd(1657): signal \"rega_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipeline1 = 0\" all_components.vhd(1657) " "VHDL Report Statement at all_components.vhd(1657): \"pipeline1 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1657 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[0\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[0\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[0\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[0\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[1\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[1\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[1\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[1\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[2\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[2\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[2\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[2\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[3\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[3\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[3\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[3\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[4\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[4\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[4\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[4\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[5\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[5\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[5\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[5\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[6\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[6\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[6\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[6\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[7\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[7\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[7\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[7\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[8\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[8\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[8\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[8\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[9\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[9\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[9\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[9\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[10\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[10\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[10\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[10\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[11\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[11\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[11\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[11\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[12\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[12\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[12\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[12\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[13\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[13\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[13\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[13\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[14\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[14\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[14\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[14\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[15\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[15\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[15\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[15\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[16\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[16\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[16\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[16\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[17\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[17\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[17\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[17\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[18\] all_components.vhd(1658) " "Can't infer register for \"rega_output\[18\]\" at all_components.vhd(1658) because it does not hold its value outside the clock edge" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1658 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683385508324 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[18\] all_components.vhd(1655) " "Inferred latch for \"rega_output\[18\]\" at all_components.vhd(1655)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/project/all_components.vhd" 1655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683385508324 "|main|reg_a:P1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reg_a:P1 " "Can't elaborate user hierarchy \"reg_a:P1\"" {  } { { "main.vhd" "P1" { Text "D:/SEM_4/ee309/project/main.vhd" 119 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1683385508340 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683385508402 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 20:35:08 2023 " "Processing ended: Sat May 06 20:35:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683385508402 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683385508402 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683385508402 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683385508402 ""}
