
---------- Begin Simulation Statistics ----------
final_tick                                16548716250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    263                       # Simulator instruction rate (inst/s)
host_mem_usage                                7861148                       # Number of bytes of host memory used
host_op_rate                                      269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27243.48                       # Real time elapsed on the host
host_tick_rate                                 387073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7152352                       # Number of instructions simulated
sim_ops                                       7340384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010545                       # Number of seconds simulated
sim_ticks                                 10545208750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.415193                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26474                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37597                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                540                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3242                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             31677                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5020                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1328                       # Number of indirect misses.
system.cpu.branchPred.lookups                   58628                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9854                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          806                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      311501                       # Number of instructions committed
system.cpu.committedOps                        350495                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.398827                       # CPI: cycles per instruction
system.cpu.discardedOps                          9445                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             174628                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          911390                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.227333                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      540                       # number of quiesce instructions executed
system.cpu.numCycles                          1370239                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       540                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  197491     56.35%     56.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1189      0.34%     56.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90584     25.84%     82.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 61231     17.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   350495                       # Class of committed instruction
system.cpu.quiesceCycles                     15502095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          458849                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              236347                       # Transaction distribution
system.membus.trans_dist::ReadResp             236929                       # Transaction distribution
system.membus.trans_dist::WriteReq             147489                       # Transaction distribution
system.membus.trans_dist::WriteResp            147489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          278                       # Transaction distribution
system.membus.trans_dist::CleanEvict              199                       # Transaction distribution
system.membus.trans_dist::ReadExReq               196                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           349                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       756772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       756772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 769705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        69267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24216444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24216444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24300623                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            384951                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007896                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  384927     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              384951                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1053939480                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10997500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              480187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2154875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9112465                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1472825700                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1168750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6214766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1553691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7768457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1553691                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6214766                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7768457                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7768457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7768457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15536914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       313344                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       313344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       504090                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       504090                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1519618                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1548290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1634868                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12171                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24313860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26030855                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2739478625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1820361                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          762                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2218002810                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1444890000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12429531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4661074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6214766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     23305371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6214766                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4661074                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10875840                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12429531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10875840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10875840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34181210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4661074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10875840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15536914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4661074                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1602624                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6263698                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4661074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15536914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1602624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21800612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       235794                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       235794                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       142592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       142592                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       745474                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       756772                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23855108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24216444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       471369                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       471369    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       471369                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1144144980                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1321551000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1136224828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24859062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43503359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1204587249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31073828                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31109104                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62182932                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1167298656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55968167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43503359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1266770181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8781824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26279940                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15532036                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25624580                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       274432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4591617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       485377                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3008513                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     18644297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1634483718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    832778583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6214766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2492121363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    957073894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1472899813                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2429973707                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     18644297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2591557611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2305678396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6214766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4922095070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          233                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          256                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1414102                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       139589                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1553691                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1414102                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1414102                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1414102                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       139589                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1553691                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15073284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15123964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9143680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       235521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       137216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        35277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1429396455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1602624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3168074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1434202429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1687212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24859062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    832778583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6214766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1553691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            867093314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1687212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24894339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2262175038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6214766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1553691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1602624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3168074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2301295742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    372605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003295786000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              426371                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152235                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236316                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8948                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7711551400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1180900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13911276400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32651.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58901.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       330                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   220278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  208474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    818                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.924046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.177278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.305732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          497      1.93%      1.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          663      2.58%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          379      1.47%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      1.45%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          542      2.11%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          379      1.47%     11.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          340      1.32%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          476      1.85%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22077     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     837.599291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.017486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            146     51.77%     51.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.35%     52.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.35%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     15.60%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.35%     68.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.71%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           81     28.72%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2623            1      0.35%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.71%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     506.663121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    142.780085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.132838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            133     47.16%     47.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      2.13%     49.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.71%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.06%     51.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.35%     51.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.35%     52.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.35%     52.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      3.90%     56.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          123     43.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15115520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9144256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15123964                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9143680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1433.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       867.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1434.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    867.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10545268125                       # Total gap between requests
system.mem_ctrls.avgGap                      27810.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15064836                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8781824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 35276.684304613693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1428595332.453707933426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1602623.561150460970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3143797.414157401305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1838939.414072765503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24859062.178356591612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 832778582.974945902824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6214765.544589147903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1456585.674513081554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       235521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       137216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       430875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13851135320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37926420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21783785                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3219823565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28498352850                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 157970834530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    396171375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43388250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53859.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58810.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    143118.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41731.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11582099.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6957605.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1151256.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    386886.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    169485.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12697305.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8860034.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        429579656.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       198566090.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100936609.200005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123819463.237496                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     113117256.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       987576414.862509                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         93.651670                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5882079050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    570360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4094477200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1080                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17942642.824074                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    110617037.326027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        91625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545313625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6859689125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9689027125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       125255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           125255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       125255                       # number of overall hits
system.cpu.icache.overall_hits::total          125255                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10115000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10115000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10115000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10115000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       125488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       125488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       125488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       125488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001857                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43412.017167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43412.017167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43412.017167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43412.017167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9749125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9749125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9749125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9749125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001857                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001857                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001857                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001857                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.738197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.738197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.738197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.738197                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       125255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          125255                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10115000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10115000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       125488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       125488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43412.017167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43412.017167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9749125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9749125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.738197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.738197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.261671                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               82939                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1727.895833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.261671                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            251209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           251209                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147407                       # number of overall hits
system.cpu.dcache.overall_hits::total          147407                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          714                       # number of overall misses
system.cpu.dcache.overall_misses::total           714                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52980750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52980750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52980750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52980750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148121                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004820                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004820                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74202.731092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74202.731092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74202.731092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74202.731092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          278                       # number of writebacks
system.cpu.dcache.writebacks::total               278                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39824875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39824875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39824875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39824875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12012375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12012375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003679                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73073.165138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73073.165138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73073.165138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73073.165138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.105505                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.105505                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    429                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25998750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25998750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74494.985673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74494.985673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          553                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          553                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25454750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25454750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12012375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12012375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72936.246418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72936.246418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.197107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.197107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26982000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26982000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73923.287671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73923.287671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73316.964286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73316.964286                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           420.780984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            363.277389                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   420.780984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.821838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            593029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           593029                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16548716250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16548802500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    263                       # Simulator instruction rate (inst/s)
host_mem_usage                                7861148                       # Number of bytes of host memory used
host_op_rate                                      269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27243.57                       # Real time elapsed on the host
host_tick_rate                                 387075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7152361                       # Number of instructions simulated
sim_ops                                       7340399                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010545                       # Number of seconds simulated
sim_ticks                                 10545295000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.413021                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26476                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37601                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                541                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3244                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             31677                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5020                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1328                       # Number of indirect misses.
system.cpu.branchPred.lookups                   58634                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9856                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          806                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      311510                       # Number of instructions committed
system.cpu.committedOps                        350510                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.399143                       # CPI: cycles per instruction
system.cpu.discardedOps                          9452                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             174645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41786                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          911484                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.227317                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      540                       # number of quiesce instructions executed
system.cpu.numCycles                          1370377                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       540                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  197499     56.35%     56.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1189      0.34%     56.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90590     25.85%     82.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 61231     17.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   350510                       # Class of committed instruction
system.cpu.quiesceCycles                     15502095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          458893                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              236347                       # Transaction distribution
system.membus.trans_dist::ReadResp             236930                       # Transaction distribution
system.membus.trans_dist::WriteReq             147489                       # Transaction distribution
system.membus.trans_dist::WriteResp            147489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          279                       # Transaction distribution
system.membus.trans_dist::CleanEvict              199                       # Transaction distribution
system.membus.trans_dist::ReadExReq               196                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           350                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       756772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       756772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 769708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        69395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24216444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24216444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24300751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            384952                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007896                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  384928     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              384952                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1053946355                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10997500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              480187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2154875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9118215                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1472825700                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1168750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6214715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1553679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7768393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1553679                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6214715                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7768393                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7768393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7768393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15536787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       313344                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       313344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       504090                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       504090                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1519618                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1548290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1634868                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12171                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24313860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26030855                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2739478625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1820361                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          762                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2218002810                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1444890000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12429429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4661036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6214715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     23305180                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6214715                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4661036                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10875751                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12429429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10875751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10875751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34180931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4661036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10875751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15536787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4661036                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1602610                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6263646                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4661036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15536787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1602610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21800433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       235794                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       235794                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       142592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       142592                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       745474                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       756772                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23855108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24216444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       471369                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       471369    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       471369                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1144144980                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1321551000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1136215535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24858859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43503003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1204577397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31073574                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31108850                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62182424                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1167289109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55967709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43503003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1266759820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8781824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26279940                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15532036                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25624580                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       274432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4591617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       485377                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3008513                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     18644144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1634470349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    832771772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6214715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2492100980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    957066066                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1472887767                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2429953832                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     18644144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2591536415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2305659538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6214715                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4922054812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          233                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          256                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1414090                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       139588                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1553679                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1414090                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1414090                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1414090                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       139588                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1553679                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15073284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15124028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9143744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       235521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       137216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142871                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        35276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1429384764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1602610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3174117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1434196767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1693267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24858859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    832771772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6214715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1553679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            867092291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1693267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24894135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2262156535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6214715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1553679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1602610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3174117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2301289058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    372605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003295786000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              426374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152235                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142871                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142871                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8948                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7711551400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1180905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13911302650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32651.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58901.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       330                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   220279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236315                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142871                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  208474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    818                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.924046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.177278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.305732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          497      1.93%      1.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          663      2.58%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          379      1.47%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      1.45%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          542      2.11%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          379      1.47%     11.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          340      1.32%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          476      1.85%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22077     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     837.599291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.017486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            146     51.77%     51.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.35%     52.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.35%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     15.60%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.35%     68.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.71%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           81     28.72%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2623            1      0.35%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.71%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     506.663121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    142.780085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.132838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            133     47.16%     47.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      2.13%     49.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.71%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.06%     51.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.35%     51.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.35%     52.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.35%     52.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      3.90%     56.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          123     43.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15115584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9144256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15124028                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9143744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1433.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       867.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1434.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    867.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10545470625                       # Total gap between requests
system.mem_ctrls.avgGap                      27810.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15064836                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8781824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 35276.395776505065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1428583647.968122243881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1602610.453287461540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3149840.758366646245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1838924.373381683603                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24858858.856011141092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 832771771.676373243332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6214714.714002785273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1456573.761094402755                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       235521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       137216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       430875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13851135320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37926420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21810035                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3219823565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28498352850                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 157970834530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    396171375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43388250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53859.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58810.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    143118.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41701.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11540586.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6957605.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1151256.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    386886.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    169485.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12697305.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8860034.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           429581475                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       198566090.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100936609.200005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123821794.574996                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     113117256.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       987580564.950009                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         93.651298                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5882079050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    570360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4094563450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1080                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17942642.824074                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    110617037.326027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        91625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545313625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6859775375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9689027125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       125267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           125267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       125267                       # number of overall hits
system.cpu.icache.overall_hits::total          125267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10115000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10115000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10115000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10115000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       125500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       125500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       125500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       125500                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001857                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43412.017167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43412.017167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43412.017167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43412.017167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9749125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9749125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9749125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9749125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001857                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001857                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001857                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001857                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.738197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.738197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.738197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.738197                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       125267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          125267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10115000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10115000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       125500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       125500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43412.017167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43412.017167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9749125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9749125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.738197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.738197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.261784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2258843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4997.440265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.261784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            251233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           251233                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147411                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147411                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147411                       # number of overall hits
system.cpu.dcache.overall_hits::total          147411                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          715                       # number of overall misses
system.cpu.dcache.overall_misses::total           715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53041375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53041375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53041375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53041375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74183.741259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74183.741259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74183.741259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74183.741259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.dcache.writebacks::total               279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39883750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39883750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39883750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39883750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12012375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12012375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73047.161172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73047.161172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73047.161172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73047.161172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.105505                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.105505                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26059375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26059375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74455.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74455.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          553                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          553                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25513625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25513625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12012375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12012375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72896.071429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72896.071429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.197107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.197107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26982000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26982000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73923.287671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73923.287671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73316.964286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73316.964286                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           420.781166                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              298248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            341.635739                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   420.781166                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.821838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            593050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           593050                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16548802500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
