Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 21 21:27:08 2020
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 490 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.225        0.000                      0                   61        0.217        0.000                      0                   61        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.225        0.000                      0                   61        0.217        0.000                      0                   61       15.125        0.000                       0                    36  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.225ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.963ns (20.812%)  route 3.664ns (79.188%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 29.911 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.646     3.899    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X17Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.612    29.911    design_1_i/initializer_0/inst/clk_i
    SLICE_X17Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.573    30.483    
                         clock uncertainty           -0.155    30.328    
    SLICE_X17Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.123    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         30.123    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 26.225    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.963ns (21.483%)  route 3.520ns (78.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 29.911 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.501     3.754    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X19Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.612    29.911    design_1_i/initializer_0/inst/clk_i
    SLICE_X19Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.573    30.483    
                         clock uncertainty           -0.155    30.328    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.123    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         30.123    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.963ns (21.483%)  route 3.520ns (78.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 29.911 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.501     3.754    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.612    29.911    design_1_i/initializer_0/inst/clk_i
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                         clock pessimism              0.573    30.483    
                         clock uncertainty           -0.155    30.328    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.123    design_1_i/initializer_0/inst/port_0_o_reg[1]
  -------------------------------------------------------------------
                         required time                         30.123    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.963ns (21.483%)  route 3.520ns (78.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 29.911 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.501     3.754    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.612    29.911    design_1_i/initializer_0/inst/clk_i
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                         clock pessimism              0.573    30.483    
                         clock uncertainty           -0.155    30.328    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.123    design_1_i/initializer_0/inst/port_0_o_reg[2]
  -------------------------------------------------------------------
                         required time                         30.123    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.963ns (21.483%)  route 3.520ns (78.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 29.911 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.501     3.754    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.612    29.911    design_1_i/initializer_0/inst/clk_i
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.573    30.483    
                         clock uncertainty           -0.155    30.328    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.123    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         30.123    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.963ns (21.483%)  route 3.520ns (78.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 29.911 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.501     3.754    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.612    29.911    design_1_i/initializer_0/inst/clk_i
    SLICE_X18Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.573    30.483    
                         clock uncertainty           -0.155    30.328    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.123    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                         30.123    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.390ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.963ns (21.519%)  route 3.512ns (78.481%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.910 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.795     1.485    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.296     1.781 r  design_1_i/initializer_0/inst/port_0_o[7]_i_7/O
                         net (fo=2, routed)           0.584     2.365    design_1_i/initializer_0/inst/port_0_o[7]_i_7_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.124     2.489 r  design_1_i/initializer_0/inst/port_0_o[7]_i_4/O
                         net (fo=1, routed)           0.640     3.129    design_1_i/initializer_0/inst/port_0_o[7]_i_4_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.253 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.494     3.746    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X21Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.611    29.910    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y100        FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.587    30.496    
                         clock uncertainty           -0.155    30.341    
    SLICE_X21Y100        FDRE (Setup_fdre_C_CE)      -0.205    30.136    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         30.136    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 26.390    

Slack (MET) :             26.520ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.191ns (26.003%)  route 3.389ns (73.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.910 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.738    -0.729    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDSE (Prop_fdse_C_Q)         0.419    -0.310 r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=29, routed)          1.573     1.263    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.322     1.585 r  design_1_i/initializer_0/inst/wr_o_i_13/O
                         net (fo=1, routed)           0.796     2.381    design_1_i/initializer_0/inst/wr_o_i_13_n_0
    SLICE_X22Y100        LUT4 (Prop_lut4_I3_O)        0.326     2.707 r  design_1_i/initializer_0/inst/wr_o_i_5/O
                         net (fo=1, routed)           1.020     3.728    design_1_i/initializer_0/inst/wr_o_i_5_n_0
    SLICE_X20Y101        LUT6 (Prop_lut6_I4_O)        0.124     3.852 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.611    29.910    design_1_i/initializer_0/inst/clk_i
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.587    30.496    
                         clock uncertainty           -0.155    30.341    
    SLICE_X20Y101        FDRE (Setup_fdre_C_D)        0.031    30.372    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                         30.372    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 26.520    

Slack (MET) :             26.637ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.966ns (21.648%)  route 3.496ns (78.352%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.910 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.737    -0.730    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y104        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDSE (Prop_fdse_C_Q)         0.419    -0.311 r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/Q
                         net (fo=23, routed)          1.602     1.291    design_1_i/initializer_0/inst/clk_i_counter[11]
    SLICE_X21Y102        LUT4 (Prop_lut4_I0_O)        0.299     1.590 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_7/O
                         net (fo=3, routed)           0.828     2.418    design_1_i/initializer_0/inst/clk_i_counter[19]_i_7_n_0
    SLICE_X21Y103        LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_8/O
                         net (fo=20, routed)          1.067     3.609    design_1_i/initializer_0/inst/clk_i_counter[19]_i_8_n_0
    SLICE_X23Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.733 r  design_1_i/initializer_0/inst/clk_i_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.733    design_1_i/initializer_0/inst/clk_i_counter[12]_i_1_n_0
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.611    29.910    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                         clock pessimism              0.587    30.496    
                         clock uncertainty           -0.155    30.341    
    SLICE_X23Y102        FDSE (Setup_fdse_C_D)        0.029    30.370    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         30.370    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 26.637    

Slack (MET) :             26.637ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.966ns (21.638%)  route 3.498ns (78.362%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.910 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.737    -0.730    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y104        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDSE (Prop_fdse_C_Q)         0.419    -0.311 r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/Q
                         net (fo=23, routed)          1.602     1.291    design_1_i/initializer_0/inst/clk_i_counter[11]
    SLICE_X21Y102        LUT4 (Prop_lut4_I0_O)        0.299     1.590 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_7/O
                         net (fo=3, routed)           0.828     2.418    design_1_i/initializer_0/inst/clk_i_counter[19]_i_7_n_0
    SLICE_X21Y103        LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_8/O
                         net (fo=20, routed)          1.069     3.611    design_1_i/initializer_0/inst/clk_i_counter[19]_i_8_n_0
    SLICE_X23Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.735 r  design_1_i/initializer_0/inst/clk_i_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.735    design_1_i/initializer_0/inst/clk_i_counter[14]_i_1_n_0
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.611    29.910    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                         clock pessimism              0.587    30.496    
                         clock uncertainty           -0.155    30.341    
    SLICE_X23Y102        FDSE (Setup_fdse_C_D)        0.031    30.372    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         30.372    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                 26.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/init_num_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.123    -0.239    design_1_i/initializer_0/inst/init_num
    SLICE_X21Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  design_1_i/initializer_0/inst/init_num_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/initializer_0/inst/init_num_i_1_n_0
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
                         clock pessimism              0.234    -0.503    
    SLICE_X21Y102        FDRE (Hold_fdre_C_D)         0.092    -0.411    design_1_i/initializer_0/inst/init_num_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/cs_can_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/cs_can_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.645    -0.502    design_1_i/initializer_0/inst/clk_i
    SLICE_X18Y102        FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/initializer_0/inst/cs_can_o_reg/Q
                         net (fo=3, routed)           0.185    -0.176    design_1_i/initializer_0/inst/cs_can_o
    SLICE_X18Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  design_1_i/initializer_0/inst/cs_can_o_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/initializer_0/inst/cs_can_o_i_1_n_0
    SLICE_X18Y102        FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X18Y102        FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
                         clock pessimism              0.235    -0.502    
    SLICE_X18Y102        FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/initializer_0/inst/cs_can_o_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.183ns (43.277%)  route 0.240ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.240    -0.122    design_1_i/initializer_0/inst/init_num
    SLICE_X23Y102        LUT3 (Prop_lut3_I1_O)        0.042    -0.080 r  design_1_i/initializer_0/inst/clk_i_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/initializer_0/inst/clk_i_counter[1]_i_1_n_0
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X23Y102        FDSE (Hold_fdse_C_D)         0.107    -0.380    design_1_i/initializer_0/inst/clk_i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.207%)  route 0.242ns (56.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.242    -0.120    design_1_i/initializer_0/inst/init_num
    SLICE_X23Y102        LUT3 (Prop_lut3_I1_O)        0.043    -0.077 r  design_1_i/initializer_0/inst/clk_i_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    design_1_i/initializer_0/inst/clk_i_counter[2]_i_1_n_0
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X23Y102        FDSE (Hold_fdse_C_D)         0.107    -0.380    design_1_i/initializer_0/inst/clk_i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/ale_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.563%)  route 0.222ns (54.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/ale_o_reg/Q
                         net (fo=9, routed)           0.222    -0.139    design_1_i/initializer_0/inst/ale_o
    SLICE_X20Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.234    -0.503    
    SLICE_X20Y101        FDRE (Hold_fdre_C_D)         0.091    -0.412    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.190ns (43.115%)  route 0.251ns (56.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.251    -0.111    design_1_i/initializer_0/inst/init_num
    SLICE_X23Y103        LUT3 (Prop_lut3_I1_O)        0.049    -0.062 r  design_1_i/initializer_0/inst/clk_i_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    design_1_i/initializer_0/inst/clk_i_counter[7]_i_1_n_0
    SLICE_X23Y103        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.917    -0.738    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y103        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[7]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X23Y103        FDSE (Hold_fdse_C_D)         0.107    -0.381    design_1_i/initializer_0/inst/clk_i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.677%)  route 0.240ns (56.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.240    -0.122    design_1_i/initializer_0/inst/init_num
    SLICE_X23Y102        LUT3 (Prop_lut3_I1_O)        0.045    -0.077 r  design_1_i/initializer_0/inst/clk_i_counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    design_1_i/initializer_0/inst/clk_i_counter[12]_i_1_n_0
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X23Y102        FDSE (Hold_fdse_C_D)         0.091    -0.396    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.473%)  route 0.242ns (56.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.242    -0.120    design_1_i/initializer_0/inst/init_num
    SLICE_X23Y102        LUT3 (Prop_lut3_I1_O)        0.045    -0.075 r  design_1_i/initializer_0/inst/clk_i_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    design_1_i/initializer_0/inst/clk_i_counter[14]_i_1_n_0
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y102        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X23Y102        FDSE (Hold_fdse_C_D)         0.092    -0.395    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.465%)  route 0.252ns (57.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.643    -0.504    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y104        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/Q
                         net (fo=18, routed)          0.252    -0.111    design_1_i/initializer_0/inst/clk_i_counter[0]
    SLICE_X20Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.066 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000    -0.066    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.918    -0.737    design_1_i/initializer_0/inst/clk_i
    SLICE_X20Y101        FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.250    -0.487    
    SLICE_X20Y101        FDRE (Hold_fdre_C_D)         0.092    -0.395    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.594%)  route 0.251ns (57.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.644    -0.503    design_1_i/initializer_0/inst/clk_i
    SLICE_X21Y102        FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.251    -0.111    design_1_i/initializer_0/inst/init_num
    SLICE_X23Y103        LUT3 (Prop_lut3_I1_O)        0.045    -0.066 r  design_1_i/initializer_0/inst/clk_i_counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    design_1_i/initializer_0/inst/clk_i_counter[18]_i_1_n_0
    SLICE_X23Y103        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.917    -0.738    design_1_i/initializer_0/inst/clk_i
    SLICE_X23Y103        FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X23Y103        FDSE (Hold_fdse_C_D)         0.092    -0.396    design_1_i/initializer_0/inst/clk_i_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X20Y101    design_1_i/initializer_0/inst/ale_o_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X8Y85      design_1_i/initializer_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X18Y102    design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X21Y102    design_1_i/initializer_0/inst/init_num_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X18Y101    design_1_i/initializer_0/inst/port_0_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X19Y100    design_1_i/initializer_0/inst/port_0_o_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X8Y85      design_1_i/initializer_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X21Y103    design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y103    design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y103    design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X8Y85      design_1_i/initializer_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X8Y85      design_1_i/initializer_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X20Y101    design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X20Y101    design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X23Y104    design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X18Y102    design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X18Y102    design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X21Y102    design_1_i/initializer_0/inst/init_num_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X21Y102    design_1_i/initializer_0/inst/init_num_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X18Y101    design_1_i/initializer_0/inst/port_0_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



