{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731455626718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731455626728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 02:53:46 2024 " "Processing started: Wed Nov 13 02:53:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731455626728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1731455626728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision labSIM2 -output D:/repos/verilog/labSIM2/labSIM2.qar labSIM2 " "Command: quartus_sh --archive -revision labSIM2 -output D:/repos/verilog/labSIM2/labSIM2.qar labSIM2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1731455626728 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision labSIM2 -output D:/repos/verilog/labSIM2/labSIM2.qar labSIM2 " "Quartus(args): -qar -revision labSIM2 -output D:/repos/verilog/labSIM2/labSIM2.qar labSIM2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1731455626728 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1731455627048 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1731455627855 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "Shell" 0 0 1731455627923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1731455629143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Shell" 0 -1 1731455629143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labsim2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file labsim2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labSIM2_1 " "Found entity 1: labSIM2_1" {  } { { "labSIM2_1.sv" "" { Text "D:/repos/verilog/labSIM2/labSIM2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labsim2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labsim2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labSIM2_1 " "Found entity 1: tb_labSIM2_1" {  } { { "tb_labSIM2.sv" "" { Text "D:/repos/verilog/labSIM2/tb_labSIM2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_3 " "Found entity 1: lab6_3" {  } { { "lab6_3.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_1 " "Found entity 1: lab6_1" {  } { { "lab6_1.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_2 " "Found entity 1: lab6_2" {  } { { "lab6_2.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labsim2_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labsim2_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labSIM2_2 " "Found entity 1: tb_labSIM2_2" {  } { { "tb_labSIM2_2.sv" "" { Text "D:/repos/verilog/labSIM2/tb_labSIM2_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labsim2_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file labsim2_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labSIM2_3 " "Found entity 1: labSIM2_3" {  } { { "labSIM2_3.sv" "" { Text "D:/repos/verilog/labSIM2/labSIM2_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labsim2_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labsim2_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labSIM2_3 " "Found entity 1: tb_labSIM2_3" {  } { { "tb_labSIM2_3.sv" "" { Text "D:/repos/verilog/labSIM2/tb_labSIM2_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1731455637371 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6_3.sv(40) " "Verilog HDL Instantiation warning at lab6_3.sv(40): instance has no name" {  } { { "lab6_3.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_3.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Shell" 0 -1 1731455637372 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "tb_labSIM2 " "Top-level design entity \"tb_labSIM2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Shell" 0 -1 1731455637434 ""}
{ "Error" "0" "" "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" {  } {  } 0 0 "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" 0 0 "Shell" 0 0 1731455638034 ""}
{ "Error" "0" "" "Failed to discover source files from compiler. Check Analysis & Elaboration report." {  } {  } 0 0 "Failed to discover source files from compiler. Check Analysis & Elaboration report." 0 0 "Shell" 0 0 1731455638034 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1731455638051 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1731455638051 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1731455638051 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1731455638650 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1731455638653 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "Shell" 0 0 1731455638653 ""}
{ "Info" "0" "" "Parsing: labSIM2_1.sv" {  } {  } 0 0 "Parsing: labSIM2_1.sv" 0 0 "Shell" 0 0 1731455638820 ""}
{ "Info" "0" "" "Parsing: tb_labSIM2.sv" {  } {  } 0 0 "Parsing: tb_labSIM2.sv" 0 0 "Shell" 0 0 1731455638822 ""}
{ "Info" "0" "" "Parsing: lab6_3.sv" {  } {  } 0 0 "Parsing: lab6_3.sv" 0 0 "Shell" 0 0 1731455638823 ""}
{ "Info" "0" "" "Parsing: lab6_1.sv" {  } {  } 0 0 "Parsing: lab6_1.sv" 0 0 "Shell" 0 0 1731455638825 ""}
{ "Info" "0" "" "Parsing: lab6_2.sv" {  } {  } 0 0 "Parsing: lab6_2.sv" 0 0 "Shell" 0 0 1731455638827 ""}
{ "Info" "0" "" "Parsing: tb_labSIM2_2.sv" {  } {  } 0 0 "Parsing: tb_labSIM2_2.sv" 0 0 "Shell" 0 0 1731455638828 ""}
{ "Info" "0" "" "Parsing: labSIM2_3.sv" {  } {  } 0 0 "Parsing: labSIM2_3.sv" 0 0 "Shell" 0 0 1731455638830 ""}
{ "Info" "0" "" "Parsing: tb_labSIM2_3.sv" {  } {  } 0 0 "Parsing: tb_labSIM2_3.sv" 0 0 "Shell" 0 0 1731455638831 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1731455638837 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "D:/repos/verilog/labSIM2/ " "Using common directory D:/repos/verilog/labSIM2/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1731455638860 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1731455638899 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1731455638899 ""}
{ "Info" "0" "" "Generated archive 'D:/repos/verilog/labSIM2/labSIM2.qar'" {  } {  } 0 0 "Generated archive 'D:/repos/verilog/labSIM2/labSIM2.qar'" 0 0 "Shell" 0 0 1731455638899 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1731455638900 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1731455638900 ""}
{ "Info" "0" "" "Generated report 'labSIM2.archive.rpt'" {  } {  } 0 0 "Generated report 'labSIM2.archive.rpt'" 0 0 "Shell" 0 0 1731455638901 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1731455638910 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731455638910 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 02:53:58 2024 " "Processing ended: Wed Nov 13 02:53:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731455638910 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731455638910 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731455638910 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1731455638910 ""}
