// Seed: 2040088971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout supply0 id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_10;
  ;
  assign id_8 = id_8 !== 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_6,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3
  );
  output wire id_3;
  output wire id_2;
  inout supply0 id_1;
  wire id_7;
  assign id_1 = 1;
  wire id_8;
  always @(id_4 - -1'b0, negedge -1) id_4 = -1;
  parameter id_9 = 1;
endmodule
