$comment
	File created using the following command:
		vcd file I2E.msim.vcd -direction
$end
$date
	Fri Oct 31 12:23:14 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module I2E_completo_vlg_vec_tst $end
$var reg 1 ! SCL $end
$var reg 1 " treg_SDA $end
$var reg 1 # UNO $end
$var wire 1 $ ACK $end
$var wire 1 % DATO [7] $end
$var wire 1 & DATO [6] $end
$var wire 1 ' DATO [5] $end
$var wire 1 ( DATO [4] $end
$var wire 1 ) DATO [3] $end
$var wire 1 * DATO [2] $end
$var wire 1 + DATO [1] $end
$var wire 1 , DATO [0] $end
$var wire 1 - DIRECCION [6] $end
$var wire 1 . DIRECCION [5] $end
$var wire 1 / DIRECCION [4] $end
$var wire 1 0 DIRECCION [3] $end
$var wire 1 1 DIRECCION [2] $end
$var wire 1 2 DIRECCION [1] $end
$var wire 1 3 DIRECCION [0] $end
$var wire 1 4 fin_dir $end
$var wire 1 5 Hab_Dir $end
$var wire 1 6 SDA $end
$var wire 1 7 soy $end
$var wire 1 8 sampler $end
$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 @ bidireccional~o $end
$var wire 1 A ACK~output_o $end
$var wire 1 B fin_dir~output_o $end
$var wire 1 C soy~output_o $end
$var wire 1 D Hab_Dir~output_o $end
$var wire 1 E DATO[7]~output_o $end
$var wire 1 F DATO[6]~output_o $end
$var wire 1 G DATO[5]~output_o $end
$var wire 1 H DATO[4]~output_o $end
$var wire 1 I DATO[3]~output_o $end
$var wire 1 J DATO[2]~output_o $end
$var wire 1 K DATO[1]~output_o $end
$var wire 1 L DATO[0]~output_o $end
$var wire 1 M DIRECCION[6]~output_o $end
$var wire 1 N DIRECCION[5]~output_o $end
$var wire 1 O DIRECCION[4]~output_o $end
$var wire 1 P DIRECCION[3]~output_o $end
$var wire 1 Q DIRECCION[2]~output_o $end
$var wire 1 R DIRECCION[1]~output_o $end
$var wire 1 S DIRECCION[0]~output_o $end
$var wire 1 T UNO~input_o $end
$var wire 1 U SCL~input_o $end
$var wire 1 V SCL~inputclkctrl_outclk $end
$var wire 1 W contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 X ~GND~combout $end
$var wire 1 Y contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 Z contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 [ contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 \ contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 ] contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 ^ contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 _ contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 ` contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 a contador7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 b inst|Selector1~0_combout $end
$var wire 1 c inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 d inst1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 e inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout $end
$var wire 1 f inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 g inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 h inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 i inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 j inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 k inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 l inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 m inst|Selector0~0_combout $end
$var wire 1 n inst|fstate.Guarda_Dat~q $end
$var wire 1 o inst|Selector2~0_combout $end
$var wire 1 p inst|Selector2~1_combout $end
$var wire 1 q inst|Selector2~2_combout $end
$var wire 1 r inst|fstate.Idle~q $end
$var wire 1 s inst|Selector1~1_combout $end
$var wire 1 t inst|Selector1~2_combout $end
$var wire 1 u inst|fstate.Guarda_dir~q $end
$var wire 1 v bidireccional_ibuf~o $end
$var wire 1 w registro7|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 x registro7|LPM_SHIFTREG_component|dffs[2]~feeder_combout $end
$var wire 1 y registro7|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 z registro7|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 { registro7|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 | inst28|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout $end
$var wire 1 } inst|reg_fstate~1_combout $end
$var wire 1 ~ inst|fstate.RoW~q $end
$var wire 1 !! inst|fstate.ACK_State~feeder_combout $end
$var wire 1 "! inst|fstate.ACK_State~q $end
$var wire 1 #! inst3~combout $end
$var wire 1 $! inst3~clkctrl_outclk $end
$var wire 1 %! registro8bits|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 &! registro8bits|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 '! registro8bits|LPM_SHIFTREG_component|dffs[2]~feeder_combout $end
$var wire 1 (! registro8bits|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 )! registro8bits|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 *! registro8bits|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 +! registro8bits|LPM_SHIFTREG_component|dffs[6]~feeder_combout $end
$var wire 1 ,! registro8bits|LPM_SHIFTREG_component|dffs[7]~feeder_combout $end
$var wire 1 -! inst2~combout $end
$var wire 1 .! inst2~clkctrl_outclk $end
$var wire 1 /! registro7|LPM_SHIFTREG_component|dffs[6]~feeder_combout $end
$var wire 1 0! contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 1! contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 2! contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 3! contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 4! inst28|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] $end
$var wire 1 5! registro7|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 6! registro7|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 7! registro7|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 8! registro7|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 9! registro7|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 :! registro7|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 ;! registro7|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 <! inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 =! inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 >! inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 ?! inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 @! registro8bits|LPM_SHIFTREG_component|dffs [7] $end
$var wire 1 A! registro8bits|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 B! registro8bits|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 C! registro8bits|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 D! registro8bits|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 E! registro8bits|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 F! registro8bits|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 G! registro8bits|LPM_SHIFTREG_component|dffs [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
0$
0,
0+
0*
0)
0(
0'
0&
0%
03
02
01
00
0/
0.
0-
04
05
16
07
x8
09
1:
x;
1<
1=
1>
0?
z@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
1U
1V
1W
0X
0Y
0Z
1[
0\
0]
0^
1_
0`
1a
0b
1c
0d
0e
0f
0g
1h
0i
0j
1k
0l
0m
0n
1o
1p
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
03!
02!
01!
00!
14!
0;!
0:!
09!
08!
07!
06!
05!
0?!
0>!
0=!
0<!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
$end
#10000
0"
0!
06
0v
0U
0V
08
0%!
1s
0o
1t
0p
1q
#30000
1!
1U
1V
18
1r
1u
0s
1-!
1D
1.!
15
13!
1Y
0W
1Z
#40000
0!
0U
0V
08
0-!
0.!
#50000
1"
1!
16
1v
1U
1V
18
1%!
1-!
1.!
12!
03!
1;!
0[
0Z
0Y
1W
1w
1S
13
1\
1[
1Z
0\
#60000
0!
0U
0V
08
0-!
0.!
#70000
0"
1!
06
0v
1U
1V
18
0%!
1-!
1.!
13!
1:!
0;!
1Y
0W
1x
0w
1R
0S
12
03
0[
0Z
1\
#80000
0!
0U
0V
08
0-!
0.!
#90000
1!
1U
1V
18
1-!
1.!
11!
02!
03!
19!
0:!
1]
0\
1[
1Z
0Y
1W
1y
0x
1Q
0R
11
02
1^
0]
1\
0Z
0^
#100000
0!
0U
0V
08
0-!
0.!
#110000
1!
1U
1V
18
1-!
1.!
13!
18!
09!
1Y
0W
1z
0y
1P
0Q
10
01
1Z
#120000
0!
0U
0V
08
0-!
0.!
#130000
1"
1!
16
1v
1U
1V
18
1%!
1-!
1.!
12!
03!
17!
08!
1;!
0[
0Z
0Y
1W
1{
0z
1w
1O
0P
1S
1/
00
13
1]
0\
1[
1Z
1^
0]
1\
0^
#140000
0!
0U
0V
08
0-!
0.!
#150000
1!
1U
1V
18
1-!
1.!
13!
16!
07!
1:!
0a
1Y
0W
1/!
0|
0{
1x
1N
0O
1R
1.
0/
12
0t
0[
0Z
04!
1b
1]
0\
1}
1C
1B
17
14
1^
#160000
0!
0U
0V
08
0-!
0.!
#170000
0"
1!
06
0v
1U
1V
18
0%!
1-!
1.!
01!
02!
03!
1~
15!
06!
19!
0;!
0u
1a
0]
1\
1[
1Z
0Y
1W
1!!
1|
0/!
14!
1y
0w
0-!
0}
1M
0N
1Q
0S
0D
0.!
1-
0.
11
03
05
0^
0\
0Z
0C
07
0b
0B
04
#180000
0!
0U
0V
08
#190000
1!
1U
1V
18
0~
1"!
0!!
1m
1A
1@
1$
x6
xv
x%!
#200000
0!
0U
0V
08
#290000
1!
1U
1V
18
1n
0"!
1#!
0A
z@
1$!
0$
06
0v
0%!
1?!
xG!
1f
0c
x&!
xL
x,
1g
#300000
0!
0U
0V
08
0#!
0$!
#310000
1"
1!
16
1v
1U
1V
18
1%!
1#!
1$!
1>!
0?!
xF!
1G!
0h
0g
0f
1c
x'!
1&!
xK
1L
x+
1,
1?
1h
1g
0?
#320000
0!
0U
0V
08
0#!
0$!
#330000
0"
1!
06
0v
1U
1V
18
0%!
1#!
1$!
1?!
xE!
1F!
0G!
1f
0c
x(!
1'!
0&!
xJ
1K
0L
x*
1+
0,
0h
0g
1?
#340000
0!
0U
0V
08
0#!
0$!
#350000
1"
1!
16
1v
1U
1V
18
1%!
1#!
1$!
0>!
0?!
1=!
xD!
1E!
0F!
1G!
1h
1g
0f
1c
1i
0?
x)!
1(!
0'!
1&!
xI
1J
0K
1L
x)
1*
0+
1,
0i
1?
0g
1j
0j
#360000
0!
0U
0V
08
0#!
0$!
#370000
0"
1!
06
0v
1U
1V
18
0%!
1#!
1$!
1?!
xC!
1D!
0E!
1F!
0G!
1f
0c
x*!
1)!
0(!
1'!
0&!
xH
1I
0J
1K
0L
x(
1)
0*
1+
0,
1g
#380000
0!
0U
0V
08
0#!
0$!
#390000
1"
1!
16
1v
1U
1V
18
1%!
1#!
1$!
1>!
0?!
xB!
1C!
0D!
1E!
0F!
1G!
0h
0g
0f
1c
x+!
1*!
0)!
1(!
0'!
1&!
xG
1H
0I
1J
0K
1L
x'
1(
0)
1*
0+
1,
1i
0?
1h
1g
1j
0i
1?
0j
#400000
0!
0U
0V
08
0#!
0$!
#410000
0"
1!
06
0v
1U
1V
18
0%!
1#!
1$!
1?!
xA!
1B!
0C!
1D!
0E!
1F!
0G!
1f
0c
x,!
1+!
0*!
1)!
0(!
1'!
0&!
xF
1G
0H
1I
0J
1K
0L
x&
1'
0(
1)
0*
1+
0,
0h
0g
1i
0?
1j
#420000
0!
0U
0V
08
0#!
0$!
#430000
1"
1!
16
1v
1U
1V
18
1%!
1#!
1$!
1<!
0>!
0?!
0=!
x@!
1A!
0B!
1C!
0D!
1E!
0F!
1G!
0k
0j
1d
1h
1g
0f
1c
0i
1?
1,!
0+!
1*!
0)!
1(!
0'!
1&!
xE
1F
0G
1H
0I
1J
0K
1L
x%
1&
0'
1(
0)
1*
0+
1,
1l
1p
0m
1e
0?
0g
1k
1j
0q
0l
#440000
0!
0U
0V
08
0#!
0$!
#450000
0"
1!
06
0v
1U
1V
18
0%!
1#!
1$!
0<!
0n
0r
1@!
0A!
1B!
0C!
1D!
0E!
1F!
0G!
0j
0d
0#!
0p
1s
0,!
1+!
0*!
1)!
0(!
1'!
0&!
1E
0F
1G
0H
1I
0J
1K
0L
0$!
1%
0&
1'
0(
1)
0*
1+
0,
0e
1q
1t
#460000
0!
0U
0V
08
#470000
1!
1U
1V
18
1r
1u
0s
1-!
1D
1.!
15
13!
05!
18!
0:!
1Y
0W
1z
0x
0M
1P
0R
0-
10
02
1Z
#480000
0!
0U
0V
08
0-!
0.!
#490000
1!
1U
1V
18
1-!
1.!
12!
03!
17!
09!
0[
0Z
0Y
1W
1{
0y
1O
0Q
1/
01
1\
1[
1Z
0\
#500000
0!
0U
0V
08
0-!
0.!
#510000
1!
1U
1V
18
1-!
1.!
13!
16!
08!
1Y
0W
1/!
0z
1N
0P
1.
00
0[
0Z
1\
#520000
0!
0U
0V
08
0-!
0.!
#530000
1!
1U
1V
18
1-!
1.!
11!
02!
03!
15!
07!
1]
0\
1[
1Z
0Y
1W
0{
1M
0O
1-
0/
1^
0]
1\
0Z
0^
#540000
0!
0U
0V
08
0-!
0.!
#550000
1!
1U
1V
18
1-!
1.!
13!
06!
1Y
0W
0/!
0N
0.
1Z
#560000
0!
0U
0V
08
0-!
0.!
#570000
1!
1U
1V
18
1-!
1.!
12!
03!
05!
0[
0Z
0Y
1W
0M
0-
1]
0\
1[
1Z
1^
0]
1\
0^
#580000
0!
0U
0V
08
0-!
0.!
#590000
1!
1U
1V
18
1-!
1.!
13!
0a
1Y
0W
0t
0[
0Z
1b
1]
0\
0q
1B
14
1^
#600000
0!
0U
0V
08
0-!
0.!
#610000
1!
1U
1V
18
1-!
1.!
01!
02!
03!
0r
0u
1a
0]
1\
1[
1Z
0Y
1W
1s
0-!
1q
0D
0.!
05
1t
0^
0\
0Z
0b
0B
04
#620000
0!
0U
0V
08
#1000000
