{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704851586596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704851586597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 05:23:06 2024 " "Processing started: Wed Jan 10 05:23:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704851586597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851586597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cos_x -c cos_x " "Command: quartus_map --read_settings_files=on --write_settings_files=off cos_x -c cos_x" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851586598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704851587509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704851587510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cos_x " "Found entity 1: cos_x" {  } { { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv 7 7 " "Found 7 design units, including 7 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_16_bit " "Found entity 2: register_16_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_add_16_bit " "Found entity 3: sub_add_16_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplier_16_bit " "Found entity 4: multiplier_16_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""} { "Info" "ISGN_ENTITY_NAME" "5 greater_8_bit " "Found entity 5: greater_8_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_2_to_1 " "Found entity 6: mux_2_to_1" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""} { "Info" "ISGN_ENTITY_NAME" "7 LUT_8_bit " "Found entity 7: LUT_8_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb_part " "Found entity 1: comb_part" {  } { { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851616122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cos_x " "Elaborating entity \"cos_x\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704851616322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_part comb_part:datapath " "Elaborating entity \"comb_part\" for hierarchy \"comb_part:datapath\"" {  } { { "../main_circuit.sv" "datapath" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter comb_part:datapath\|my_counter:cntr " "Elaborating entity \"my_counter\" for hierarchy \"comb_part:datapath\|my_counter:cntr\"" {  } { { "../comb_part.sv" "cntr" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_8_bit comb_part:datapath\|LUT_8_bit:lut " "Elaborating entity \"LUT_8_bit\" for hierarchy \"comb_part:datapath\|LUT_8_bit:lut\"" {  } { { "../comb_part.sv" "lut" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 comb_part:datapath\|mux_2_to_1:mux_2 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"comb_part:datapath\|mux_2_to_1:mux_2\"" {  } { { "../comb_part.sv" "mux_2" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16_bit comb_part:datapath\|register_16_bit:reg_x " "Elaborating entity \"register_16_bit\" for hierarchy \"comb_part:datapath\|register_16_bit:reg_x\"" {  } { { "../comb_part.sv" "reg_x" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add_16_bit comb_part:datapath\|sub_add_16_bit:sub_add " "Elaborating entity \"sub_add_16_bit\" for hierarchy \"comb_part:datapath\|sub_add_16_bit:sub_add\"" {  } { { "../comb_part.sv" "sub_add" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616444 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO components.sv(26) " "Verilog HDL Always Construct warning at components.sv(26): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704851616447 "|cos_x|comb_part:datapath|sub_add_16_bit:sub_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO components.sv(31) " "Inferred latch for \"CO\" at components.sv(31)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616449 "|cos_x|comb_part:datapath|sub_add_16_bit:sub_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16_bit comb_part:datapath\|multiplier_16_bit:mult " "Elaborating entity \"multiplier_16_bit\" for hierarchy \"comb_part:datapath\|multiplier_16_bit:mult\"" {  } { { "../comb_part.sv" "mult" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greater_8_bit comb_part:datapath\|greater_8_bit:greater " "Elaborating entity \"greater_8_bit\" for hierarchy \"comb_part:datapath\|greater_8_bit:greater\"" {  } { { "../comb_part.sv" "greater" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_ " "Elaborating entity \"controller\" for hierarchy \"controller:controller_\"" {  } { { "../main_circuit.sv" "controller_" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851616484 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_x state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704851616489 "|cos_x|controller:controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704851616490 "|cos_x|controller:controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_1 state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704851616490 "|cos_x|controller:controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_2 state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704851616490 "|cos_x|controller:controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704851616490 "|cos_x|controller:controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done state_machine.sv(6) " "Inferred latch for \"done\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616494 "|cos_x|controller:controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_2 state_machine.sv(6) " "Inferred latch for \"sel_2\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616494 "|cos_x|controller:controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1 state_machine.sv(6) " "Inferred latch for \"sel_1\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616495 "|cos_x|controller:controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t state_machine.sv(6) " "Inferred latch for \"sel_t\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616495 "|cos_x|controller:controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x state_machine.sv(6) " "Inferred latch for \"sel_x\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851616495 "|cos_x|controller:controller_"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "comb_part:datapath\|sub_add_16_bit:sub_add\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"comb_part:datapath\|sub_add_16_bit:sub_add\|Add0\"" {  } { { "../components.sv" "Add0" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 29 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851617924 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "comb_part:datapath\|multiplier_16_bit:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"comb_part:datapath\|multiplier_16_bit:mult\|Mult0\"" {  } { { "../components.sv" "Mult0" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851617924 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704851617924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_part:datapath\|sub_add_16_bit:sub_add\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"comb_part:datapath\|sub_add_16_bit:sub_add\|lpm_add_sub:Add0\"" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851618130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_part:datapath\|sub_add_16_bit:sub_add\|lpm_add_sub:Add0 " "Instantiated megafunction \"comb_part:datapath\|sub_add_16_bit:sub_add\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618130 ""}  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704851618130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3j " "Found entity 1: add_sub_l3j" {  } { { "db/add_sub_l3j.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/add_sub_l3j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851618316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851618316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\"" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851618407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851618407 ""}  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704851618407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851618592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851618592 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1704851619801 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704851619801 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851619801 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851619801 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851619801 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1704851619801 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704851619801 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1704851619801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851620156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620157 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704851620157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851620340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851620340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851620561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851620561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851620698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851620699 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704851620699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_out_kv82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704851620882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851620882 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621164 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704851621164 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704851621164 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"comb_part:datapath\|multiplier_16_bit:mult\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_main/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alireze/intelFPGA/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 39 -1 0 } } { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 25 0 0 } } { "../main_circuit.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/main_circuit.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704851621175 "|cos_x|comb_part:datapath|multiplier_16_bit:mult|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704851621175 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704851621175 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704851621512 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "380 " "Ignored 380 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1704851621552 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "364 " "Ignored 364 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704851621552 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704851621552 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:controller_\|sel_1 controller:controller_\|sel_t " "Duplicate LATCH primitive \"controller:controller_\|sel_1\" merged with LATCH primitive \"controller:controller_\|sel_t\"" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1704851621565 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1704851621565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_\|done " "Latch controller:controller_\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_\|ps~4 " "Ports D and ENA on the latch are fed by the same signal controller:controller_\|ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704851621567 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704851621567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_\|sel_t " "Latch controller:controller_\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_\|ps~4 " "Ports D and ENA on the latch are fed by the same signal controller:controller_\|ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704851621567 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704851621567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_\|sel_x " "Latch controller:controller_\|sel_x has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_\|ps~4 " "Ports D and ENA on the latch are fed by the same signal controller:controller_\|ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704851621568 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704851621568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_\|sel_2 " "Latch controller:controller_\|sel_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_\|ps~4 " "Ports D and ENA on the latch are fed by the same signal controller:controller_\|ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704851621568 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704851621568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704851625025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704851628899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704851628899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704851629142 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704851629142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Implemented 406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704851629142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704851629142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704851629207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 05:23:49 2024 " "Processing ended: Wed Jan 10 05:23:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704851629207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704851629207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704851629207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704851629207 ""}
