
FREERTOS_NOTIFYADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000100c8  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001da4  080102b8  080102b8  000202b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801205c  0801205c  000301ec  2**0
                  CONTENTS
  4 .ARM          00000000  0801205c  0801205c  000301ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801205c  0801205c  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801205c  0801205c  0002205c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012060  08012060  00022060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08012064  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b70  200001ec  08012250  000301ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d5c  08012250  00031d5c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024060  00000000  00000000  00030215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a52  00000000  00000000  00054275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001eb0  00000000  00000000  00059cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c48  00000000  00000000  0005bb78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021480  00000000  00000000  0005d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000264fd  00000000  00000000  0007ec40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b2238  00000000  00000000  000a513d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00157375  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009398  00000000  00000000  001573c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001ec 	.word	0x200001ec
 800020c:	00000000 	.word	0x00000000
 8000210:	080102a0 	.word	0x080102a0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001f0 	.word	0x200001f0
 800022c:	080102a0 	.word	0x080102a0

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2lz>:
 8000c48:	b538      	push	{r3, r4, r5, lr}
 8000c4a:	4605      	mov	r5, r0
 8000c4c:	460c      	mov	r4, r1
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4628      	mov	r0, r5
 8000c54:	4621      	mov	r1, r4
 8000c56:	f7ff ff21 	bl	8000a9c <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x20>
 8000c5c:	4628      	mov	r0, r5
 8000c5e:	4621      	mov	r1, r4
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4628      	mov	r0, r5
 8000c6a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fc97 	bl	80005b8 <__aeabi_dmul>
 8000c8a:	f7ff ff6d 	bl	8000b68 <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc18 	bl	80004c4 <__aeabi_ui2d>
 8000c94:	2200      	movs	r2, #0
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c98:	f7ff fc8e 	bl	80005b8 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff fad0 	bl	8000248 <__aeabi_dsub>
 8000ca8:	f7ff ff5e 	bl	8000b68 <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <LCD_WR_REG>:
_lcd_dev lcddev;

//写寄存器函数
//regval:寄存器值
void LCD_WR_REG(vu16 regval)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	80fb      	strh	r3, [r7, #6]
    regval = regval;        //使用-O2优化的时候,必须插入的延时
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regval;  //写入要写的寄存器序号
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <LCD_WR_REG+0x24>)
 8000cca:	88fa      	ldrh	r2, [r7, #6]
 8000ccc:	b292      	uxth	r2, r2
 8000cce:	801a      	strh	r2, [r3, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bc80      	pop	{r7}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	6c0007fe 	.word	0x6c0007fe

08000ce0 <LCD_WR_DATA>:

//写LCD数据
//data:要写入的值
void LCD_WR_DATA(vu16 data)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	80fb      	strh	r3, [r7, #6]
    data = data;            //使用-O2优化的时候,必须插入的延时
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 8000cf0:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <LCD_WR_DATA+0x24>)
 8000cf2:	88fa      	ldrh	r2, [r7, #6]
 8000cf4:	b292      	uxth	r2, r2
 8000cf6:	805a      	strh	r2, [r3, #2]
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	6c0007fe 	.word	0x6c0007fe

08000d08 <LCD_RD_DATA>:

//读LCD数据
//返回值:读到的值
u16 LCD_RD_DATA(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
    vu16 ram;               //防止被优化
    ram = LCD->LCD_RAM;
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <LCD_RD_DATA+0x1c>)
 8000d10:	885b      	ldrh	r3, [r3, #2]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	80fb      	strh	r3, [r7, #6]
    return ram;
 8000d16:	88fb      	ldrh	r3, [r7, #6]
 8000d18:	b29b      	uxth	r3, r3
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	6c0007fe 	.word	0x6c0007fe

08000d28 <LCD_WriteReg>:

//写寄存器
//LCD_Reg:寄存器地址
//LCD_RegValue:要写入的数据
void LCD_WriteReg(u16 LCD_Reg,u16 LCD_RegValue)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	460a      	mov	r2, r1
 8000d32:	80fb      	strh	r3, [r7, #6]
 8000d34:	4613      	mov	r3, r2
 8000d36:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = LCD_Reg;         //写入要写的寄存器序号
 8000d38:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <LCD_WriteReg+0x28>)
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = LCD_RegValue;    //写入数据
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <LCD_WriteReg+0x28>)
 8000d40:	88bb      	ldrh	r3, [r7, #4]
 8000d42:	8053      	strh	r3, [r2, #2]
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	6c0007fe 	.word	0x6c0007fe

08000d54 <LCD_WriteRAM_Prepare>:
    return LCD_RD_DATA();           //返回读到的值
}

//开始写GRAM
void LCD_WriteRAM_Prepare(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <LCD_WriteRAM_Prepare+0x14>)
 8000d5a:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <LCD_WriteRAM_Prepare+0x18>)
 8000d5c:	8912      	ldrh	r2, [r2, #8]
 8000d5e:	801a      	strh	r2, [r3, #0]
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	6c0007fe 	.word	0x6c0007fe
 8000d6c:	20000208 	.word	0x20000208

08000d70 <LCD_SetCursor>:

//设置光标位置
//Xpos:横坐标
//Ypos:纵坐标
void LCD_SetCursor(u16 Xpos, u16 Ypos)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	460a      	mov	r2, r1
 8000d7a:	80fb      	strh	r3, [r7, #6]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 8000d80:	4b65      	ldr	r3, [pc, #404]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000d82:	889b      	ldrh	r3, [r3, #4]
 8000d84:	f641 1263 	movw	r2, #6499	; 0x1963
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d167      	bne.n	8000e5c <LCD_SetCursor+0xec>
    {
        if (lcddev.dir == 0)   //x坐标需要变换
 8000d8c:	4b62      	ldr	r3, [pc, #392]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000d8e:	799b      	ldrb	r3, [r3, #6]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d11e      	bne.n	8000dd2 <LCD_SetCursor+0x62>
        {
            Xpos = lcddev.width - 1 - Xpos;
 8000d94:	4b60      	ldr	r3, [pc, #384]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000d96:	881a      	ldrh	r2, [r3, #0]
 8000d98:	88fb      	ldrh	r3, [r7, #6]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	80fb      	strh	r3, [r7, #6]
            LCD_WR_REG(lcddev.setxcmd);
 8000da2:	4b5d      	ldr	r3, [pc, #372]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000da4:	895b      	ldrh	r3, [r3, #10]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff ff86 	bl	8000cb8 <LCD_WR_REG>
            LCD_WR_DATA(0);
 8000dac:	2000      	movs	r0, #0
 8000dae:	f7ff ff97 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(0);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f7ff ff94 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(Xpos >> 8);
 8000db8:	88fb      	ldrh	r3, [r7, #6]
 8000dba:	0a1b      	lsrs	r3, r3, #8
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff ff8e 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(Xpos & 0XFF);
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff ff88 	bl	8000ce0 <LCD_WR_DATA>
 8000dd0:	e021      	b.n	8000e16 <LCD_SetCursor+0xa6>
        }
        else
        {
            LCD_WR_REG(lcddev.setxcmd);
 8000dd2:	4b51      	ldr	r3, [pc, #324]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000dd4:	895b      	ldrh	r3, [r3, #10]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff ff6e 	bl	8000cb8 <LCD_WR_REG>
            LCD_WR_DATA(Xpos >> 8);
 8000ddc:	88fb      	ldrh	r3, [r7, #6]
 8000dde:	0a1b      	lsrs	r3, r3, #8
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff7c 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(Xpos & 0XFF);
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff ff76 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA((lcddev.width - 1) >> 8);
 8000df4:	4b48      	ldr	r3, [pc, #288]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	121b      	asrs	r3, r3, #8
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff6e 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA((lcddev.width - 1) & 0XFF);
 8000e04:	4b44      	ldr	r3, [pc, #272]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ff65 	bl	8000ce0 <LCD_WR_DATA>
        }

        LCD_WR_REG(lcddev.setycmd);
 8000e16:	4b40      	ldr	r3, [pc, #256]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e18:	899b      	ldrh	r3, [r3, #12]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff4c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos >> 8);
 8000e20:	88bb      	ldrh	r3, [r7, #4]
 8000e22:	0a1b      	lsrs	r3, r3, #8
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ff5a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Ypos & 0XFF);
 8000e2c:	88bb      	ldrh	r3, [r7, #4]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff ff54 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) >> 8);
 8000e38:	4b37      	ldr	r3, [pc, #220]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e3a:	885b      	ldrh	r3, [r3, #2]
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	121b      	asrs	r3, r3, #8
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff ff4c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e4a:	885b      	ldrh	r3, [r3, #2]
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ff43 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Xpos & 0XFF);
        LCD_WR_REG(lcddev.setycmd);
        LCD_WR_DATA(Ypos >> 8);
        LCD_WR_DATA(Ypos & 0XFF);
    }
}
 8000e5a:	e058      	b.n	8000f0e <LCD_SetCursor+0x19e>
    else if (lcddev.id == 0X5510)
 8000e5c:	4b2e      	ldr	r3, [pc, #184]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e5e:	889b      	ldrh	r3, [r3, #4]
 8000e60:	f245 5210 	movw	r2, #21776	; 0x5510
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d130      	bne.n	8000eca <LCD_SetCursor+0x15a>
        LCD_WR_REG(lcddev.setxcmd);
 8000e68:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e6a:	895b      	ldrh	r3, [r3, #10]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff23 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Xpos >> 8);
 8000e72:	88fb      	ldrh	r3, [r7, #6]
 8000e74:	0a1b      	lsrs	r3, r3, #8
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff ff31 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 1);
 8000e7e:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e80:	895b      	ldrh	r3, [r3, #10]
 8000e82:	3301      	adds	r3, #1
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff16 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Xpos & 0XFF);
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff24 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8000e98:	4b1f      	ldr	r3, [pc, #124]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e9a:	899b      	ldrh	r3, [r3, #12]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ff0b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos >> 8);
 8000ea2:	88bb      	ldrh	r3, [r7, #4]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff19 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 1);
 8000eae:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000eb0:	899b      	ldrh	r3, [r3, #12]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fefe 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos & 0XFF);
 8000ebc:	88bb      	ldrh	r3, [r7, #4]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff0c 	bl	8000ce0 <LCD_WR_DATA>
}
 8000ec8:	e021      	b.n	8000f0e <LCD_SetCursor+0x19e>
        LCD_WR_REG(lcddev.setxcmd);
 8000eca:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000ecc:	895b      	ldrh	r3, [r3, #10]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fef2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Xpos >> 8);
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Xpos & 0XFF);
 8000ee0:	88fb      	ldrh	r3, [r7, #6]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fefa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000eee:	899b      	ldrh	r3, [r3, #12]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fee1 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos >> 8);
 8000ef6:	88bb      	ldrh	r3, [r7, #4]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff feef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Ypos & 0XFF);
 8000f02:	88bb      	ldrh	r3, [r7, #4]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fee9 	bl	8000ce0 <LCD_WR_DATA>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000208 	.word	0x20000208

08000f1c <LCD_Scan_Dir>:
//dir:0~7,代表8个方向(具体定义见lcd.h)
//9341/5310/5510/1963/7789等IC已经实际测试
//注意:其他函数可能会受到此函数设置的影响(尤其是9341),
//所以,一般设置为L2R_U2D即可,如果设置为其他扫描方式,可能导致显示不正常.
void LCD_Scan_Dir(u8 dir)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
    u16 regval = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	81fb      	strh	r3, [r7, #14]
    u16 dirreg = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	81bb      	strh	r3, [r7, #12]
    u16 temp;

    //横屏时，对1963不改变扫描方向, 其他IC改变扫描方向！竖屏时1963改变方向, 其他IC不改变扫描方向
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 8000f2e:	4b9a      	ldr	r3, [pc, #616]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f30:	799b      	ldrb	r3, [r3, #6]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d105      	bne.n	8000f42 <LCD_Scan_Dir+0x26>
 8000f36:	4b98      	ldr	r3, [pc, #608]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f38:	889b      	ldrh	r3, [r3, #4]
 8000f3a:	f641 1263 	movw	r2, #6499	; 0x1963
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d109      	bne.n	8000f56 <LCD_Scan_Dir+0x3a>
 8000f42:	4b95      	ldr	r3, [pc, #596]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f44:	799b      	ldrb	r3, [r3, #6]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d134      	bne.n	8000fb4 <LCD_Scan_Dir+0x98>
 8000f4a:	4b93      	ldr	r3, [pc, #588]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f4c:	889b      	ldrh	r3, [r3, #4]
 8000f4e:	f641 1263 	movw	r2, #6499	; 0x1963
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d12e      	bne.n	8000fb4 <LCD_Scan_Dir+0x98>
    {
        switch (dir)   //方向转换
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b07      	cmp	r3, #7
 8000f5a:	d82c      	bhi.n	8000fb6 <LCD_Scan_Dir+0x9a>
 8000f5c:	a201      	add	r2, pc, #4	; (adr r2, 8000f64 <LCD_Scan_Dir+0x48>)
 8000f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f62:	bf00      	nop
 8000f64:	08000f85 	.word	0x08000f85
 8000f68:	08000f8b 	.word	0x08000f8b
 8000f6c:	08000f91 	.word	0x08000f91
 8000f70:	08000f97 	.word	0x08000f97
 8000f74:	08000f9d 	.word	0x08000f9d
 8000f78:	08000fa3 	.word	0x08000fa3
 8000f7c:	08000fa9 	.word	0x08000fa9
 8000f80:	08000faf 	.word	0x08000faf
        {
            case 0:
                dir = 6;
 8000f84:	2306      	movs	r3, #6
 8000f86:	71fb      	strb	r3, [r7, #7]
                break;
 8000f88:	e015      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 1:
                dir = 7;
 8000f8a:	2307      	movs	r3, #7
 8000f8c:	71fb      	strb	r3, [r7, #7]
                break;
 8000f8e:	e012      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 2:
                dir = 4;
 8000f90:	2304      	movs	r3, #4
 8000f92:	71fb      	strb	r3, [r7, #7]
                break;
 8000f94:	e00f      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 3:
                dir = 5;
 8000f96:	2305      	movs	r3, #5
 8000f98:	71fb      	strb	r3, [r7, #7]
                break;
 8000f9a:	e00c      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 4:
                dir = 1;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	71fb      	strb	r3, [r7, #7]
                break;
 8000fa0:	e009      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 5:
                dir = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	71fb      	strb	r3, [r7, #7]
                break;
 8000fa6:	e006      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 6:
                dir = 3;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	71fb      	strb	r3, [r7, #7]
                break;
 8000fac:	e003      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 7:
                dir = 2;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	71fb      	strb	r3, [r7, #7]
                break;
 8000fb2:	e000      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>
        }
    }
 8000fb4:	bf00      	nop

    switch (dir)
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	2b07      	cmp	r3, #7
 8000fba:	d836      	bhi.n	800102a <LCD_Scan_Dir+0x10e>
 8000fbc:	a201      	add	r2, pc, #4	; (adr r2, 8000fc4 <LCD_Scan_Dir+0xa8>)
 8000fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc2:	bf00      	nop
 8000fc4:	0800102b 	.word	0x0800102b
 8000fc8:	08000fe5 	.word	0x08000fe5
 8000fcc:	08000fef 	.word	0x08000fef
 8000fd0:	08000ff9 	.word	0x08000ff9
 8000fd4:	08001003 	.word	0x08001003
 8000fd8:	0800100d 	.word	0x0800100d
 8000fdc:	08001017 	.word	0x08001017
 8000fe0:	08001021 	.word	0x08001021
        case L2R_U2D://从左到右,从上到下
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U://从左到右,从下到上
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fea:	81fb      	strh	r3, [r7, #14]
            break;
 8000fec:	e01d      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case R2L_U2D://从右到左,从上到下
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 8000fee:	89fb      	ldrh	r3, [r7, #14]
 8000ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ff4:	81fb      	strh	r3, [r7, #14]
            break;
 8000ff6:	e018      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case R2L_D2U://从右到左,从下到上
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8000ff8:	89fb      	ldrh	r3, [r7, #14]
 8000ffa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000ffe:	81fb      	strh	r3, [r7, #14]
            break;
 8001000:	e013      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case U2D_L2R://从上到下,从左到右
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8001002:	89fb      	ldrh	r3, [r7, #14]
 8001004:	f043 0320 	orr.w	r3, r3, #32
 8001008:	81fb      	strh	r3, [r7, #14]
            break;
 800100a:	e00e      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case U2D_R2L://从上到下,从右到左
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 800100c:	89fb      	ldrh	r3, [r7, #14]
 800100e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001012:	81fb      	strh	r3, [r7, #14]
            break;
 8001014:	e009      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case D2U_L2R://从下到上,从左到右
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8001016:	89fb      	ldrh	r3, [r7, #14]
 8001018:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800101c:	81fb      	strh	r3, [r7, #14]
            break;
 800101e:	e004      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case D2U_R2L://从下到上,从右到左
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8001020:	89fb      	ldrh	r3, [r7, #14]
 8001022:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001026:	81fb      	strh	r3, [r7, #14]
            break;
 8001028:	bf00      	nop
    }

    if (lcddev.id == 0X5510)dirreg = 0X3600;
 800102a:	4b5b      	ldr	r3, [pc, #364]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800102c:	889b      	ldrh	r3, [r3, #4]
 800102e:	f245 5210 	movw	r2, #21776	; 0x5510
 8001032:	4293      	cmp	r3, r2
 8001034:	d103      	bne.n	800103e <LCD_Scan_Dir+0x122>
 8001036:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 800103a:	81bb      	strh	r3, [r7, #12]
 800103c:	e001      	b.n	8001042 <LCD_Scan_Dir+0x126>
    else dirreg = 0X36;
 800103e:	2336      	movs	r3, #54	; 0x36
 8001040:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X9341 || lcddev.id == 0X7789)   //9341 & 7789 要设置BGR位
 8001042:	4b55      	ldr	r3, [pc, #340]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001044:	889b      	ldrh	r3, [r3, #4]
 8001046:	f249 3241 	movw	r2, #37697	; 0x9341
 800104a:	4293      	cmp	r3, r2
 800104c:	d005      	beq.n	800105a <LCD_Scan_Dir+0x13e>
 800104e:	4b52      	ldr	r3, [pc, #328]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001050:	889b      	ldrh	r3, [r3, #4]
 8001052:	f247 7289 	movw	r2, #30601	; 0x7789
 8001056:	4293      	cmp	r3, r2
 8001058:	d103      	bne.n	8001062 <LCD_Scan_Dir+0x146>
    {
        regval |= 0X08;
 800105a:	89fb      	ldrh	r3, [r7, #14]
 800105c:	f043 0308 	orr.w	r3, r3, #8
 8001060:	81fb      	strh	r3, [r7, #14]
    }

    LCD_WriteReg(dirreg, regval);
 8001062:	89fa      	ldrh	r2, [r7, #14]
 8001064:	89bb      	ldrh	r3, [r7, #12]
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fe5d 	bl	8000d28 <LCD_WriteReg>

    if (lcddev.id != 0X1963)   //1963不做坐标处理
 800106e:	4b4a      	ldr	r3, [pc, #296]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001070:	889b      	ldrh	r3, [r3, #4]
 8001072:	f641 1263 	movw	r2, #6499	; 0x1963
 8001076:	4293      	cmp	r3, r2
 8001078:	d025      	beq.n	80010c6 <LCD_Scan_Dir+0x1aa>
    {
        if (regval & 0X20)
 800107a:	89fb      	ldrh	r3, [r7, #14]
 800107c:	f003 0320 	and.w	r3, r3, #32
 8001080:	2b00      	cmp	r3, #0
 8001082:	d010      	beq.n	80010a6 <LCD_Scan_Dir+0x18a>
        {
            if (lcddev.width < lcddev.height)   //交换X,Y
 8001084:	4b44      	ldr	r3, [pc, #272]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	4b43      	ldr	r3, [pc, #268]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800108a:	885b      	ldrh	r3, [r3, #2]
 800108c:	429a      	cmp	r2, r3
 800108e:	d21a      	bcs.n	80010c6 <LCD_Scan_Dir+0x1aa>
            {
                temp = lcddev.width;
 8001090:	4b41      	ldr	r3, [pc, #260]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001092:	881b      	ldrh	r3, [r3, #0]
 8001094:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8001096:	4b40      	ldr	r3, [pc, #256]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001098:	885a      	ldrh	r2, [r3, #2]
 800109a:	4b3f      	ldr	r3, [pc, #252]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800109c:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 800109e:	4a3e      	ldr	r2, [pc, #248]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010a0:	897b      	ldrh	r3, [r7, #10]
 80010a2:	8053      	strh	r3, [r2, #2]
 80010a4:	e00f      	b.n	80010c6 <LCD_Scan_Dir+0x1aa>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   //交换X,Y
 80010a6:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010a8:	881a      	ldrh	r2, [r3, #0]
 80010aa:	4b3b      	ldr	r3, [pc, #236]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010ac:	885b      	ldrh	r3, [r3, #2]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d909      	bls.n	80010c6 <LCD_Scan_Dir+0x1aa>
            {
                temp = lcddev.width;
 80010b2:	4b39      	ldr	r3, [pc, #228]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80010b8:	4b37      	ldr	r3, [pc, #220]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010ba:	885a      	ldrh	r2, [r3, #2]
 80010bc:	4b36      	ldr	r3, [pc, #216]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010be:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80010c0:	4a35      	ldr	r2, [pc, #212]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010c2:	897b      	ldrh	r3, [r7, #10]
 80010c4:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    //设置显示区域(开窗)大小
    if (lcddev.id == 0X5510)
 80010c6:	4b34      	ldr	r3, [pc, #208]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010c8:	889b      	ldrh	r3, [r3, #4]
 80010ca:	f245 5210 	movw	r2, #21776	; 0x5510
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d164      	bne.n	800119c <LCD_Scan_Dir+0x280>
    {
        LCD_WR_REG(lcddev.setxcmd);
 80010d2:	4b31      	ldr	r3, [pc, #196]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010d4:	895b      	ldrh	r3, [r3, #10]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fdee 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80010dc:	2000      	movs	r0, #0
 80010de:	f7ff fdff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 1);
 80010e2:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010e4:	895b      	ldrh	r3, [r3, #10]
 80010e6:	3301      	adds	r3, #1
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fde4 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff fdf5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 2);
 80010f6:	4b28      	ldr	r3, [pc, #160]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010f8:	895b      	ldrh	r3, [r3, #10]
 80010fa:	3302      	adds	r3, #2
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fdda 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.width - 1) >> 8);
 8001104:	4b24      	ldr	r3, [pc, #144]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	3b01      	subs	r3, #1
 800110a:	121b      	asrs	r3, r3, #8
 800110c:	b29b      	uxth	r3, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fde6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 3);
 8001114:	4b20      	ldr	r3, [pc, #128]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001116:	895b      	ldrh	r3, [r3, #10]
 8001118:	3303      	adds	r3, #3
 800111a:	b29b      	uxth	r3, r3
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fdcb 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.width - 1) & 0XFF);
 8001122:	4b1d      	ldr	r3, [pc, #116]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	3b01      	subs	r3, #1
 8001128:	b29b      	uxth	r3, r3
 800112a:	b2db      	uxtb	r3, r3
 800112c:	b29b      	uxth	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fdd6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8001134:	4b18      	ldr	r3, [pc, #96]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001136:	899b      	ldrh	r3, [r3, #12]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fdbd 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff fdce 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 1);
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001146:	899b      	ldrh	r3, [r3, #12]
 8001148:	3301      	adds	r3, #1
 800114a:	b29b      	uxth	r3, r3
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fdb3 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff fdc4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 2);
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800115a:	899b      	ldrh	r3, [r3, #12]
 800115c:	3302      	adds	r3, #2
 800115e:	b29b      	uxth	r3, r3
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fda9 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.height - 1) >> 8);
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001168:	885b      	ldrh	r3, [r3, #2]
 800116a:	3b01      	subs	r3, #1
 800116c:	121b      	asrs	r3, r3, #8
 800116e:	b29b      	uxth	r3, r3
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fdb5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 3);
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001178:	899b      	ldrh	r3, [r3, #12]
 800117a:	3303      	adds	r3, #3
 800117c:	b29b      	uxth	r3, r3
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fd9a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
 8001184:	4b04      	ldr	r3, [pc, #16]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001186:	885b      	ldrh	r3, [r3, #2]
 8001188:	3b01      	subs	r3, #1
 800118a:	b29b      	uxth	r3, r3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	b29b      	uxth	r3, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fda5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0);
        LCD_WR_DATA(0);
        LCD_WR_DATA((lcddev.height - 1) >> 8);
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
    }
}
 8001196:	e039      	b.n	800120c <LCD_Scan_Dir+0x2f0>
 8001198:	20000208 	.word	0x20000208
        LCD_WR_REG(lcddev.setxcmd);
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 800119e:	895b      	ldrh	r3, [r3, #10]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fd89 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff fd9a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f7ff fd97 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.width - 1) >> 8);
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	121b      	asrs	r3, r3, #8
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fd8f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.width - 1) & 0XFF);
 80011c2:	4b14      	ldr	r3, [pc, #80]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fd86 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011d6:	899b      	ldrh	r3, [r3, #12]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fd6d 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80011de:	2000      	movs	r0, #0
 80011e0:	f7ff fd7e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fd7b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) >> 8);
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011ec:	885b      	ldrh	r3, [r3, #2]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	121b      	asrs	r3, r3, #8
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fd73 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011fc:	885b      	ldrh	r3, [r3, #2]
 80011fe:	3b01      	subs	r3, #1
 8001200:	b29b      	uxth	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	b29b      	uxth	r3, r3
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fd6a 	bl	8000ce0 <LCD_WR_DATA>
}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000208 	.word	0x20000208

08001218 <LCD_Fast_DrawPoint>:

//快速画点
//x,y:坐标
//color:颜色
void LCD_Fast_DrawPoint(u16 x, u16 y, u16 color)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	80fb      	strh	r3, [r7, #6]
 8001222:	460b      	mov	r3, r1
 8001224:	80bb      	strh	r3, [r7, #4]
 8001226:	4613      	mov	r3, r2
 8001228:	807b      	strh	r3, [r7, #2]
    if (lcddev.id == 0X5510)
 800122a:	4b58      	ldr	r3, [pc, #352]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800122c:	889b      	ldrh	r3, [r3, #4]
 800122e:	f245 5210 	movw	r2, #21776	; 0x5510
 8001232:	4293      	cmp	r3, r2
 8001234:	d130      	bne.n	8001298 <LCD_Fast_DrawPoint+0x80>
    {
        LCD_WR_REG(lcddev.setxcmd);
 8001236:	4b55      	ldr	r3, [pc, #340]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001238:	895b      	ldrh	r3, [r3, #10]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fd3c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x >> 8);
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff fd4a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 1);
 800124c:	4b4f      	ldr	r3, [pc, #316]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800124e:	895b      	ldrh	r3, [r3, #10]
 8001250:	3301      	adds	r3, #1
 8001252:	b29b      	uxth	r3, r3
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff fd2f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x & 0XFF);
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	b29b      	uxth	r3, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fd3d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8001266:	4b49      	ldr	r3, [pc, #292]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001268:	899b      	ldrh	r3, [r3, #12]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fd24 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y >> 8);
 8001270:	88bb      	ldrh	r3, [r7, #4]
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b29b      	uxth	r3, r3
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fd32 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 1);
 800127c:	4b43      	ldr	r3, [pc, #268]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800127e:	899b      	ldrh	r3, [r3, #12]
 8001280:	3301      	adds	r3, #1
 8001282:	b29b      	uxth	r3, r3
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff fd17 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y & 0XFF);
 800128a:	88bb      	ldrh	r3, [r7, #4]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	b29b      	uxth	r3, r3
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff fd25 	bl	8000ce0 <LCD_WR_DATA>
 8001296:	e06d      	b.n	8001374 <LCD_Fast_DrawPoint+0x15c>
    }
    else if (lcddev.id == 0X1963)
 8001298:	4b3c      	ldr	r3, [pc, #240]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800129a:	889b      	ldrh	r3, [r3, #4]
 800129c:	f641 1263 	movw	r2, #6499	; 0x1963
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d145      	bne.n	8001330 <LCD_Fast_DrawPoint+0x118>
    {
        if (lcddev.dir == 0)x = lcddev.width - 1 - x;
 80012a4:	4b39      	ldr	r3, [pc, #228]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012a6:	799b      	ldrb	r3, [r3, #6]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d106      	bne.n	80012ba <LCD_Fast_DrawPoint+0xa2>
 80012ac:	4b37      	ldr	r3, [pc, #220]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012ae:	881a      	ldrh	r2, [r3, #0]
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	80fb      	strh	r3, [r7, #6]

        LCD_WR_REG(lcddev.setxcmd);
 80012ba:	4b34      	ldr	r3, [pc, #208]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012bc:	895b      	ldrh	r3, [r3, #10]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fcfa 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x >> 8);
 80012c4:	88fb      	ldrh	r3, [r7, #6]
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fd08 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x & 0XFF);
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fd02 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x >> 8);
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	0a1b      	lsrs	r3, r3, #8
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fcfc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x & 0XFF);
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fcf6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 80012f4:	4b25      	ldr	r3, [pc, #148]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012f6:	899b      	ldrh	r3, [r3, #12]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fcdd 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y >> 8);
 80012fe:	88bb      	ldrh	r3, [r7, #4]
 8001300:	0a1b      	lsrs	r3, r3, #8
 8001302:	b29b      	uxth	r3, r3
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fceb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y & 0XFF);
 800130a:	88bb      	ldrh	r3, [r7, #4]
 800130c:	b2db      	uxtb	r3, r3
 800130e:	b29b      	uxth	r3, r3
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fce5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y >> 8);
 8001316:	88bb      	ldrh	r3, [r7, #4]
 8001318:	0a1b      	lsrs	r3, r3, #8
 800131a:	b29b      	uxth	r3, r3
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fcdf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y & 0XFF);
 8001322:	88bb      	ldrh	r3, [r7, #4]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	b29b      	uxth	r3, r3
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fcd9 	bl	8000ce0 <LCD_WR_DATA>
 800132e:	e021      	b.n	8001374 <LCD_Fast_DrawPoint+0x15c>
    }
    else     //9341/5310/7789等设置坐标
    {
        LCD_WR_REG(lcddev.setxcmd);
 8001330:	4b16      	ldr	r3, [pc, #88]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001332:	895b      	ldrh	r3, [r3, #10]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fcbf 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x >> 8);
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	b29b      	uxth	r3, r3
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fccd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x & 0XFF);
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	b29b      	uxth	r3, r3
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fcc7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001354:	899b      	ldrh	r3, [r3, #12]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fcae 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y >> 8);
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b29b      	uxth	r3, r3
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fcbc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y & 0XFF);
 8001368:	88bb      	ldrh	r3, [r7, #4]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	b29b      	uxth	r3, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fcb6 	bl	8000ce0 <LCD_WR_DATA>
    }

    LCD->LCD_REG=lcddev.wramcmd; 
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <LCD_Fast_DrawPoint+0x178>)
 8001376:	4a05      	ldr	r2, [pc, #20]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001378:	8912      	ldrh	r2, [r2, #8]
 800137a:	801a      	strh	r2, [r3, #0]
    LCD->LCD_RAM=color; 
 800137c:	4a04      	ldr	r2, [pc, #16]	; (8001390 <LCD_Fast_DrawPoint+0x178>)
 800137e:	887b      	ldrh	r3, [r7, #2]
 8001380:	8053      	strh	r3, [r2, #2]
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000208 	.word	0x20000208
 8001390:	6c0007fe 	.word	0x6c0007fe
 8001394:	00000000 	.word	0x00000000

08001398 <LCD_SSD_BackLightSet>:

//SSD1963 背光设置
//pwm:背光等级,0~100.越大越亮.
void LCD_SSD_BackLightSet(u8 pwm)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
    LCD_WR_REG(0xBE);           //配置PWM输出
 80013a2:	20be      	movs	r0, #190	; 0xbe
 80013a4:	f7ff fc88 	bl	8000cb8 <LCD_WR_REG>
    LCD_WR_DATA(0x05);          //1设置PWM频率
 80013a8:	2005      	movs	r0, #5
 80013aa:	f7ff fc99 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(pwm * 2.55);    //2设置PWM占空比
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f897 	bl	80004e4 <__aeabi_i2d>
 80013b6:	a310      	add	r3, pc, #64	; (adr r3, 80013f8 <LCD_SSD_BackLightSet+0x60>)
 80013b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013bc:	f7ff f8fc 	bl	80005b8 <__aeabi_dmul>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	4610      	mov	r0, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	f7ff fbce 	bl	8000b68 <__aeabi_d2uiz>
 80013cc:	4603      	mov	r3, r0
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fc85 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0x01);          //3设置C
 80013d6:	2001      	movs	r0, #1
 80013d8:	f7ff fc82 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0xFF);          //4设置D
 80013dc:	20ff      	movs	r0, #255	; 0xff
 80013de:	f7ff fc7f 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);          //5设置E
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff fc7c 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);          //6设置F
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff fc79 	bl	8000ce0 <LCD_WR_DATA>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	66666666 	.word	0x66666666
 80013fc:	40046666 	.word	0x40046666

08001400 <LCD_Display_Dir>:

//设置LCD显示方向
//dir:0,竖屏；1,横屏
void LCD_Display_Dir(u8 dir)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;       //竖屏/横屏
 800140a:	4a58      	ldr	r2, [pc, #352]	; (800156c <LCD_Display_Dir+0x16c>)
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	7193      	strb	r3, [r2, #6]

    if (dir == 0)           //竖屏
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d151      	bne.n	80014ba <LCD_Display_Dir+0xba>
    {
        lcddev.width = 240;
 8001416:	4b55      	ldr	r3, [pc, #340]	; (800156c <LCD_Display_Dir+0x16c>)
 8001418:	22f0      	movs	r2, #240	; 0xf0
 800141a:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 800141c:	4b53      	ldr	r3, [pc, #332]	; (800156c <LCD_Display_Dir+0x16c>)
 800141e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001422:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8001424:	4b51      	ldr	r3, [pc, #324]	; (800156c <LCD_Display_Dir+0x16c>)
 8001426:	889b      	ldrh	r3, [r3, #4]
 8001428:	f245 5210 	movw	r2, #21776	; 0x5510
 800142c:	4293      	cmp	r3, r2
 800142e:	d114      	bne.n	800145a <LCD_Display_Dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 8001430:	4b4e      	ldr	r3, [pc, #312]	; (800156c <LCD_Display_Dir+0x16c>)
 8001432:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8001436:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8001438:	4b4c      	ldr	r3, [pc, #304]	; (800156c <LCD_Display_Dir+0x16c>)
 800143a:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 800143e:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8001440:	4b4a      	ldr	r3, [pc, #296]	; (800156c <LCD_Display_Dir+0x16c>)
 8001442:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8001446:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8001448:	4b48      	ldr	r3, [pc, #288]	; (800156c <LCD_Display_Dir+0x16c>)
 800144a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800144e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8001450:	4b46      	ldr	r3, [pc, #280]	; (800156c <LCD_Display_Dir+0x16c>)
 8001452:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001456:	805a      	strh	r2, [r3, #2]
 8001458:	e020      	b.n	800149c <LCD_Display_Dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 800145a:	4b44      	ldr	r3, [pc, #272]	; (800156c <LCD_Display_Dir+0x16c>)
 800145c:	889b      	ldrh	r3, [r3, #4]
 800145e:	f641 1263 	movw	r2, #6499	; 0x1963
 8001462:	4293      	cmp	r3, r2
 8001464:	d111      	bne.n	800148a <LCD_Display_Dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  //设置写入GRAM的指令
 8001466:	4b41      	ldr	r3, [pc, #260]	; (800156c <LCD_Display_Dir+0x16c>)
 8001468:	222c      	movs	r2, #44	; 0x2c
 800146a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  //设置写X坐标指令
 800146c:	4b3f      	ldr	r3, [pc, #252]	; (800156c <LCD_Display_Dir+0x16c>)
 800146e:	222b      	movs	r2, #43	; 0x2b
 8001470:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  //设置写Y坐标指令
 8001472:	4b3e      	ldr	r3, [pc, #248]	; (800156c <LCD_Display_Dir+0x16c>)
 8001474:	222a      	movs	r2, #42	; 0x2a
 8001476:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     //设置宽度480
 8001478:	4b3c      	ldr	r3, [pc, #240]	; (800156c <LCD_Display_Dir+0x16c>)
 800147a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800147e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    //设置高度800
 8001480:	4b3a      	ldr	r3, [pc, #232]	; (800156c <LCD_Display_Dir+0x16c>)
 8001482:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001486:	805a      	strh	r2, [r3, #2]
 8001488:	e008      	b.n	800149c <LCD_Display_Dir+0x9c>
        }
        else                        //其他IC, 包括: 9341 / 5310 / 7789等IC
        {
            lcddev.wramcmd = 0X2C;
 800148a:	4b38      	ldr	r3, [pc, #224]	; (800156c <LCD_Display_Dir+0x16c>)
 800148c:	222c      	movs	r2, #44	; 0x2c
 800148e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8001490:	4b36      	ldr	r3, [pc, #216]	; (800156c <LCD_Display_Dir+0x16c>)
 8001492:	222a      	movs	r2, #42	; 0x2a
 8001494:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8001496:	4b35      	ldr	r3, [pc, #212]	; (800156c <LCD_Display_Dir+0x16c>)
 8001498:	222b      	movs	r2, #43	; 0x2b
 800149a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310)    //如果是5310 则表示是 320*480分辨率
 800149c:	4b33      	ldr	r3, [pc, #204]	; (800156c <LCD_Display_Dir+0x16c>)
 800149e:	889b      	ldrh	r3, [r3, #4]
 80014a0:	f245 3210 	movw	r2, #21264	; 0x5310
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d159      	bne.n	800155c <LCD_Display_Dir+0x15c>
        {
            lcddev.width = 320;
 80014a8:	4b30      	ldr	r3, [pc, #192]	; (800156c <LCD_Display_Dir+0x16c>)
 80014aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014ae:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 80014b0:	4b2e      	ldr	r3, [pc, #184]	; (800156c <LCD_Display_Dir+0x16c>)
 80014b2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80014b6:	805a      	strh	r2, [r3, #2]
 80014b8:	e050      	b.n	800155c <LCD_Display_Dir+0x15c>
        }
    }
    else     //横屏
    {
        lcddev.width = 320;
 80014ba:	4b2c      	ldr	r3, [pc, #176]	; (800156c <LCD_Display_Dir+0x16c>)
 80014bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014c0:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;
 80014c2:	4b2a      	ldr	r3, [pc, #168]	; (800156c <LCD_Display_Dir+0x16c>)
 80014c4:	22f0      	movs	r2, #240	; 0xf0
 80014c6:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80014c8:	4b28      	ldr	r3, [pc, #160]	; (800156c <LCD_Display_Dir+0x16c>)
 80014ca:	889b      	ldrh	r3, [r3, #4]
 80014cc:	f245 5210 	movw	r2, #21776	; 0x5510
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d114      	bne.n	80014fe <LCD_Display_Dir+0xfe>
        {
            lcddev.wramcmd = 0X2C00;
 80014d4:	4b25      	ldr	r3, [pc, #148]	; (800156c <LCD_Display_Dir+0x16c>)
 80014d6:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80014da:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 80014dc:	4b23      	ldr	r3, [pc, #140]	; (800156c <LCD_Display_Dir+0x16c>)
 80014de:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80014e2:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 80014e4:	4b21      	ldr	r3, [pc, #132]	; (800156c <LCD_Display_Dir+0x16c>)
 80014e6:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80014ea:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 80014ec:	4b1f      	ldr	r3, [pc, #124]	; (800156c <LCD_Display_Dir+0x16c>)
 80014ee:	f44f 7248 	mov.w	r2, #800	; 0x320
 80014f2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	; (800156c <LCD_Display_Dir+0x16c>)
 80014f6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80014fa:	805a      	strh	r2, [r3, #2]
 80014fc:	e020      	b.n	8001540 <LCD_Display_Dir+0x140>
        }
        else if (lcddev.id == 0X1963)
 80014fe:	4b1b      	ldr	r3, [pc, #108]	; (800156c <LCD_Display_Dir+0x16c>)
 8001500:	889b      	ldrh	r3, [r3, #4]
 8001502:	f641 1263 	movw	r2, #6499	; 0x1963
 8001506:	4293      	cmp	r3, r2
 8001508:	d111      	bne.n	800152e <LCD_Display_Dir+0x12e>
        {
            lcddev.wramcmd = 0X2C;  //设置写入GRAM的指令
 800150a:	4b18      	ldr	r3, [pc, #96]	; (800156c <LCD_Display_Dir+0x16c>)
 800150c:	222c      	movs	r2, #44	; 0x2c
 800150e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  //设置写X坐标指令
 8001510:	4b16      	ldr	r3, [pc, #88]	; (800156c <LCD_Display_Dir+0x16c>)
 8001512:	222a      	movs	r2, #42	; 0x2a
 8001514:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  //设置写Y坐标指令
 8001516:	4b15      	ldr	r3, [pc, #84]	; (800156c <LCD_Display_Dir+0x16c>)
 8001518:	222b      	movs	r2, #43	; 0x2b
 800151a:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     //设置宽度800
 800151c:	4b13      	ldr	r3, [pc, #76]	; (800156c <LCD_Display_Dir+0x16c>)
 800151e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001522:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    //设置高度480
 8001524:	4b11      	ldr	r3, [pc, #68]	; (800156c <LCD_Display_Dir+0x16c>)
 8001526:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800152a:	805a      	strh	r2, [r3, #2]
 800152c:	e008      	b.n	8001540 <LCD_Display_Dir+0x140>
        }
        else                        //其他IC, 包括: 9341 / 5310 / 7789等IC
        {
            lcddev.wramcmd = 0X2C;
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <LCD_Display_Dir+0x16c>)
 8001530:	222c      	movs	r2, #44	; 0x2c
 8001532:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <LCD_Display_Dir+0x16c>)
 8001536:	222a      	movs	r2, #42	; 0x2a
 8001538:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <LCD_Display_Dir+0x16c>)
 800153c:	222b      	movs	r2, #43	; 0x2b
 800153e:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310)    //如果是5310 则表示是 320*480分辨率
 8001540:	4b0a      	ldr	r3, [pc, #40]	; (800156c <LCD_Display_Dir+0x16c>)
 8001542:	889b      	ldrh	r3, [r3, #4]
 8001544:	f245 3210 	movw	r2, #21264	; 0x5310
 8001548:	4293      	cmp	r3, r2
 800154a:	d107      	bne.n	800155c <LCD_Display_Dir+0x15c>
        {
            lcddev.width = 480;
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <LCD_Display_Dir+0x16c>)
 800154e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001552:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <LCD_Display_Dir+0x16c>)
 8001556:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800155a:	805a      	strh	r2, [r3, #2]
        }
    }

    LCD_Scan_Dir(DFT_SCAN_DIR);     //默认扫描方向
 800155c:	2000      	movs	r0, #0
 800155e:	f7ff fcdd 	bl	8000f1c <LCD_Scan_Dir>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000208 	.word	0x20000208

08001570 <LCD_Init>:

//初始化lcd
//该初始化函数可以初始化各种ILI93XX液晶,但是其他函数是基于ILI9320的!!!
//在其他型号的驱动芯片上没有测试!
void LCD_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
//    FSMC_NORSRAM_TimingTypeDef FSMC_ReadWriteTim;
//    FSMC_NORSRAM_TimingTypeDef FSMC_WriteTim;

    __HAL_RCC_GPIOB_CLK_ENABLE();           //开启GPIOB时钟
 8001576:	4b8c      	ldr	r3, [pc, #560]	; (80017a8 <LCD_Init+0x238>)
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	4a8b      	ldr	r2, [pc, #556]	; (80017a8 <LCD_Init+0x238>)
 800157c:	f043 0308 	orr.w	r3, r3, #8
 8001580:	6193      	str	r3, [r2, #24]
 8001582:	4b89      	ldr	r3, [pc, #548]	; (80017a8 <LCD_Init+0x238>)
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
    GPIO_Initure.Pin=GPIO_PIN_0;            //PB0,背光控制
 800158e:	2301      	movs	r3, #1
 8001590:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //推挽输出
 8001592:	2301      	movs	r3, #1
 8001594:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Pull=GPIO_PULLUP;          //上拉
 8001596:	2301      	movs	r3, #1
 8001598:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Speed=GPIO_SPEED_FREQ_HIGH;//高速
 800159a:	2303      	movs	r3, #3
 800159c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB,&GPIO_Initure); 
 800159e:	f107 0308 	add.w	r3, r7, #8
 80015a2:	4619      	mov	r1, r3
 80015a4:	4881      	ldr	r0, [pc, #516]	; (80017ac <LCD_Init+0x23c>)
 80015a6:	f004 fc67 	bl	8005e78 <HAL_GPIO_Init>
//    FSMC_WriteTim.AddressHoldTime=0;
//    FSMC_WriteTim.DataSetupTime=0x06;               //数据保存时间为13.8ns*7个HCLK=96.6ns
//    FSMC_WriteTim.AccessMode=FSMC_ACCESS_MODE_A;    //模式A
//    HAL_SRAM_Init(&TFTSRAM_Handler,&FSMC_ReadWriteTim,&FSMC_WriteTim);

    delay_ms(50); // delay 50 ms 
 80015aa:	2032      	movs	r0, #50	; 0x32
 80015ac:	f003 f83a 	bl	8004624 <delay_ms>

    //尝试9341 ID的读取
    LCD_WR_REG(0XD3);
 80015b0:	20d3      	movs	r0, #211	; 0xd3
 80015b2:	f7ff fb81 	bl	8000cb8 <LCD_WR_REG>
    lcddev.id = LCD_RD_DATA();          //dummy read
 80015b6:	f7ff fba7 	bl	8000d08 <LCD_RD_DATA>
 80015ba:	4603      	mov	r3, r0
 80015bc:	461a      	mov	r2, r3
 80015be:	4b7c      	ldr	r3, [pc, #496]	; (80017b0 <LCD_Init+0x240>)
 80015c0:	809a      	strh	r2, [r3, #4]
    lcddev.id = LCD_RD_DATA();          //读到0X00
 80015c2:	f7ff fba1 	bl	8000d08 <LCD_RD_DATA>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b79      	ldr	r3, [pc, #484]	; (80017b0 <LCD_Init+0x240>)
 80015cc:	809a      	strh	r2, [r3, #4]
    lcddev.id = LCD_RD_DATA();          //读取0X93
 80015ce:	f7ff fb9b 	bl	8000d08 <LCD_RD_DATA>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b76      	ldr	r3, [pc, #472]	; (80017b0 <LCD_Init+0x240>)
 80015d8:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 80015da:	4b75      	ldr	r3, [pc, #468]	; (80017b0 <LCD_Init+0x240>)
 80015dc:	889b      	ldrh	r3, [r3, #4]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b73      	ldr	r3, [pc, #460]	; (80017b0 <LCD_Init+0x240>)
 80015e4:	809a      	strh	r2, [r3, #4]
    lcddev.id |= LCD_RD_DATA();         //读取0X41
 80015e6:	f7ff fb8f 	bl	8000d08 <LCD_RD_DATA>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b70      	ldr	r3, [pc, #448]	; (80017b0 <LCD_Init+0x240>)
 80015f0:	889b      	ldrh	r3, [r3, #4]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	4b6e      	ldr	r3, [pc, #440]	; (80017b0 <LCD_Init+0x240>)
 80015f8:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)            //不是 9341 , 尝试看看是不是 ST7789
 80015fa:	4b6d      	ldr	r3, [pc, #436]	; (80017b0 <LCD_Init+0x240>)
 80015fc:	889b      	ldrh	r3, [r3, #4]
 80015fe:	f249 3241 	movw	r2, #37697	; 0x9341
 8001602:	4293      	cmp	r3, r2
 8001604:	f000 80c7 	beq.w	8001796 <LCD_Init+0x226>
    {
        LCD_WR_REG(0X04);
 8001608:	2004      	movs	r0, #4
 800160a:	f7ff fb55 	bl	8000cb8 <LCD_WR_REG>
        lcddev.id = LCD_RD_DATA();      //dummy read
 800160e:	f7ff fb7b 	bl	8000d08 <LCD_RD_DATA>
 8001612:	4603      	mov	r3, r0
 8001614:	461a      	mov	r2, r3
 8001616:	4b66      	ldr	r3, [pc, #408]	; (80017b0 <LCD_Init+0x240>)
 8001618:	809a      	strh	r2, [r3, #4]
        lcddev.id = LCD_RD_DATA();      //读到0X85
 800161a:	f7ff fb75 	bl	8000d08 <LCD_RD_DATA>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	4b63      	ldr	r3, [pc, #396]	; (80017b0 <LCD_Init+0x240>)
 8001624:	809a      	strh	r2, [r3, #4]
        lcddev.id = LCD_RD_DATA();      //读取0X85
 8001626:	f7ff fb6f 	bl	8000d08 <LCD_RD_DATA>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	4b60      	ldr	r3, [pc, #384]	; (80017b0 <LCD_Init+0x240>)
 8001630:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8001632:	4b5f      	ldr	r3, [pc, #380]	; (80017b0 <LCD_Init+0x240>)
 8001634:	889b      	ldrh	r3, [r3, #4]
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	b29a      	uxth	r2, r3
 800163a:	4b5d      	ldr	r3, [pc, #372]	; (80017b0 <LCD_Init+0x240>)
 800163c:	809a      	strh	r2, [r3, #4]
        lcddev.id |= LCD_RD_DATA();     //读取0X52
 800163e:	f7ff fb63 	bl	8000d08 <LCD_RD_DATA>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	4b5a      	ldr	r3, [pc, #360]	; (80017b0 <LCD_Init+0x240>)
 8001648:	889b      	ldrh	r3, [r3, #4]
 800164a:	4313      	orrs	r3, r2
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b58      	ldr	r3, [pc, #352]	; (80017b0 <LCD_Init+0x240>)
 8001650:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        //将8552的ID转换成7789
 8001652:	4b57      	ldr	r3, [pc, #348]	; (80017b0 <LCD_Init+0x240>)
 8001654:	889b      	ldrh	r3, [r3, #4]
 8001656:	f248 5252 	movw	r2, #34130	; 0x8552
 800165a:	4293      	cmp	r3, r2
 800165c:	d103      	bne.n	8001666 <LCD_Init+0xf6>
        {
            lcddev.id = 0x7789;
 800165e:	4b54      	ldr	r3, [pc, #336]	; (80017b0 <LCD_Init+0x240>)
 8001660:	f247 7289 	movw	r2, #30601	; 0x7789
 8001664:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        //也不是ST7789, 尝试是不是 NT35310
 8001666:	4b52      	ldr	r3, [pc, #328]	; (80017b0 <LCD_Init+0x240>)
 8001668:	889b      	ldrh	r3, [r3, #4]
 800166a:	f247 7289 	movw	r2, #30601	; 0x7789
 800166e:	4293      	cmp	r3, r2
 8001670:	f000 8091 	beq.w	8001796 <LCD_Init+0x226>
        {
            LCD_WR_REG(0XD4);
 8001674:	20d4      	movs	r0, #212	; 0xd4
 8001676:	f7ff fb1f 	bl	8000cb8 <LCD_WR_REG>
            lcddev.id = LCD_RD_DATA();  //dummy read
 800167a:	f7ff fb45 	bl	8000d08 <LCD_RD_DATA>
 800167e:	4603      	mov	r3, r0
 8001680:	461a      	mov	r2, r3
 8001682:	4b4b      	ldr	r3, [pc, #300]	; (80017b0 <LCD_Init+0x240>)
 8001684:	809a      	strh	r2, [r3, #4]
            lcddev.id = LCD_RD_DATA();  //读回0X01
 8001686:	f7ff fb3f 	bl	8000d08 <LCD_RD_DATA>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	4b48      	ldr	r3, [pc, #288]	; (80017b0 <LCD_Init+0x240>)
 8001690:	809a      	strh	r2, [r3, #4]
            lcddev.id = LCD_RD_DATA();  //读回0X53
 8001692:	f7ff fb39 	bl	8000d08 <LCD_RD_DATA>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <LCD_Init+0x240>)
 800169c:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 800169e:	4b44      	ldr	r3, [pc, #272]	; (80017b0 <LCD_Init+0x240>)
 80016a0:	889b      	ldrh	r3, [r3, #4]
 80016a2:	021b      	lsls	r3, r3, #8
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <LCD_Init+0x240>)
 80016a8:	809a      	strh	r2, [r3, #4]
            lcddev.id |= LCD_RD_DATA(); //这里读回0X10
 80016aa:	f7ff fb2d 	bl	8000d08 <LCD_RD_DATA>
 80016ae:	4603      	mov	r3, r0
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <LCD_Init+0x240>)
 80016b4:	889b      	ldrh	r3, [r3, #4]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	4b3d      	ldr	r3, [pc, #244]	; (80017b0 <LCD_Init+0x240>)
 80016bc:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0X5310)    //也不是NT35310,尝试看看是不是NT35510
 80016be:	4b3c      	ldr	r3, [pc, #240]	; (80017b0 <LCD_Init+0x240>)
 80016c0:	889b      	ldrh	r3, [r3, #4]
 80016c2:	f245 3210 	movw	r2, #21264	; 0x5310
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d065      	beq.n	8001796 <LCD_Init+0x226>
            {
                //发送秘钥（厂家提供,照搬即可）
                LCD_WriteReg(0xF000, 0x0055);
 80016ca:	2155      	movs	r1, #85	; 0x55
 80016cc:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80016d0:	f7ff fb2a 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF001, 0x00AA);
 80016d4:	21aa      	movs	r1, #170	; 0xaa
 80016d6:	f24f 0001 	movw	r0, #61441	; 0xf001
 80016da:	f7ff fb25 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF002, 0x0052);
 80016de:	2152      	movs	r1, #82	; 0x52
 80016e0:	f24f 0002 	movw	r0, #61442	; 0xf002
 80016e4:	f7ff fb20 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF003, 0x0008);
 80016e8:	2108      	movs	r1, #8
 80016ea:	f24f 0003 	movw	r0, #61443	; 0xf003
 80016ee:	f7ff fb1b 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF004, 0x0001);
 80016f2:	2101      	movs	r1, #1
 80016f4:	f24f 0004 	movw	r0, #61444	; 0xf004
 80016f8:	f7ff fb16 	bl	8000d28 <LCD_WriteReg>

                LCD_WR_REG(0xC500);             //读取ID高8位
 80016fc:	f44f 4045 	mov.w	r0, #50432	; 0xc500
 8001700:	f7ff fada 	bl	8000cb8 <LCD_WR_REG>
                lcddev.id = LCD_RD_DATA();      //读回0X55
 8001704:	f7ff fb00 	bl	8000d08 <LCD_RD_DATA>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <LCD_Init+0x240>)
 800170e:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8001710:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <LCD_Init+0x240>)
 8001712:	889b      	ldrh	r3, [r3, #4]
 8001714:	021b      	lsls	r3, r3, #8
 8001716:	b29a      	uxth	r2, r3
 8001718:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <LCD_Init+0x240>)
 800171a:	809a      	strh	r2, [r3, #4]

                LCD_WR_REG(0xC501);             //读取ID低8位
 800171c:	f24c 5001 	movw	r0, #50433	; 0xc501
 8001720:	f7ff faca 	bl	8000cb8 <LCD_WR_REG>
                lcddev.id |= LCD_RD_DATA();     //读回0X10
 8001724:	f7ff faf0 	bl	8000d08 <LCD_RD_DATA>
 8001728:	4603      	mov	r3, r0
 800172a:	461a      	mov	r2, r3
 800172c:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <LCD_Init+0x240>)
 800172e:	889b      	ldrh	r3, [r3, #4]
 8001730:	4313      	orrs	r3, r2
 8001732:	b29a      	uxth	r2, r3
 8001734:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <LCD_Init+0x240>)
 8001736:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0X5510)        //也不是NT5510,尝试看看是不是SSD1963
 8001738:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <LCD_Init+0x240>)
 800173a:	889b      	ldrh	r3, [r3, #4]
 800173c:	f245 5210 	movw	r2, #21776	; 0x5510
 8001740:	4293      	cmp	r3, r2
 8001742:	d028      	beq.n	8001796 <LCD_Init+0x226>
                {
                    LCD_WR_REG(0XA1);
 8001744:	20a1      	movs	r0, #161	; 0xa1
 8001746:	f7ff fab7 	bl	8000cb8 <LCD_WR_REG>
                    lcddev.id = LCD_RD_DATA();
 800174a:	f7ff fadd 	bl	8000d08 <LCD_RD_DATA>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <LCD_Init+0x240>)
 8001754:	809a      	strh	r2, [r3, #4]
                    lcddev.id = LCD_RD_DATA();  //读回0X57
 8001756:	f7ff fad7 	bl	8000d08 <LCD_RD_DATA>
 800175a:	4603      	mov	r3, r0
 800175c:	461a      	mov	r2, r3
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <LCD_Init+0x240>)
 8001760:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8001762:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <LCD_Init+0x240>)
 8001764:	889b      	ldrh	r3, [r3, #4]
 8001766:	021b      	lsls	r3, r3, #8
 8001768:	b29a      	uxth	r2, r3
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <LCD_Init+0x240>)
 800176c:	809a      	strh	r2, [r3, #4]
                    lcddev.id |= LCD_RD_DATA(); //读回0X61
 800176e:	f7ff facb 	bl	8000d08 <LCD_RD_DATA>
 8001772:	4603      	mov	r3, r0
 8001774:	461a      	mov	r2, r3
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <LCD_Init+0x240>)
 8001778:	889b      	ldrh	r3, [r3, #4]
 800177a:	4313      	orrs	r3, r2
 800177c:	b29a      	uxth	r2, r3
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <LCD_Init+0x240>)
 8001780:	809a      	strh	r2, [r3, #4]

                    if (lcddev.id == 0X5761)lcddev.id = 0X1963; //SSD1963读回的ID是5761H,为方便区分,我们强制设置为1963
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <LCD_Init+0x240>)
 8001784:	889b      	ldrh	r3, [r3, #4]
 8001786:	f245 7261 	movw	r2, #22369	; 0x5761
 800178a:	4293      	cmp	r3, r2
 800178c:	d103      	bne.n	8001796 <LCD_Init+0x226>
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <LCD_Init+0x240>)
 8001790:	f641 1263 	movw	r2, #6499	; 0x1963
 8001794:	809a      	strh	r2, [r3, #4]
        }
    }

    //printf(" LCD ID:%x\r\n", lcddev.id); //打印LCD ID

    if (lcddev.id == 0X9341)    //9341初始化
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <LCD_Init+0x240>)
 8001798:	889b      	ldrh	r3, [r3, #4]
 800179a:	f249 3241 	movw	r2, #37697	; 0x9341
 800179e:	4293      	cmp	r3, r2
 80017a0:	f040 811e 	bne.w	80019e0 <LCD_Init+0x470>
 80017a4:	e006      	b.n	80017b4 <LCD_Init+0x244>
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40010c00 	.word	0x40010c00
 80017b0:	20000208 	.word	0x20000208
    {
        LCD_WR_REG(0xCF);
 80017b4:	20cf      	movs	r0, #207	; 0xcf
 80017b6:	f7ff fa7f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff fa90 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC1);
 80017c0:	20c1      	movs	r0, #193	; 0xc1
 80017c2:	f7ff fa8d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X30);
 80017c6:	2030      	movs	r0, #48	; 0x30
 80017c8:	f7ff fa8a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xED);
 80017cc:	20ed      	movs	r0, #237	; 0xed
 80017ce:	f7ff fa73 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x64);
 80017d2:	2064      	movs	r0, #100	; 0x64
 80017d4:	f7ff fa84 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x03);
 80017d8:	2003      	movs	r0, #3
 80017da:	f7ff fa81 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X12);
 80017de:	2012      	movs	r0, #18
 80017e0:	f7ff fa7e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X81);
 80017e4:	2081      	movs	r0, #129	; 0x81
 80017e6:	f7ff fa7b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE8);
 80017ea:	20e8      	movs	r0, #232	; 0xe8
 80017ec:	f7ff fa64 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x85);
 80017f0:	2085      	movs	r0, #133	; 0x85
 80017f2:	f7ff fa75 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x10);
 80017f6:	2010      	movs	r0, #16
 80017f8:	f7ff fa72 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x7A);
 80017fc:	207a      	movs	r0, #122	; 0x7a
 80017fe:	f7ff fa6f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xCB);
 8001802:	20cb      	movs	r0, #203	; 0xcb
 8001804:	f7ff fa58 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x39);
 8001808:	2039      	movs	r0, #57	; 0x39
 800180a:	f7ff fa69 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2C);
 800180e:	202c      	movs	r0, #44	; 0x2c
 8001810:	f7ff fa66 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fa63 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x34);
 800181a:	2034      	movs	r0, #52	; 0x34
 800181c:	f7ff fa60 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001820:	2002      	movs	r0, #2
 8001822:	f7ff fa5d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xF7);
 8001826:	20f7      	movs	r0, #247	; 0xf7
 8001828:	f7ff fa46 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);
 800182c:	2020      	movs	r0, #32
 800182e:	f7ff fa57 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xEA);
 8001832:	20ea      	movs	r0, #234	; 0xea
 8001834:	f7ff fa40 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fa51 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff fa4e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC0);       //Power control
 8001844:	20c0      	movs	r0, #192	; 0xc0
 8001846:	f7ff fa37 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x1B);      //VRH[5:0]
 800184a:	201b      	movs	r0, #27
 800184c:	f7ff fa48 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC1);       //Power control
 8001850:	20c1      	movs	r0, #193	; 0xc1
 8001852:	f7ff fa31 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);      //SAP[2:0];BT[3:0]
 8001856:	2001      	movs	r0, #1
 8001858:	f7ff fa42 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC5);       //VCM control
 800185c:	20c5      	movs	r0, #197	; 0xc5
 800185e:	f7ff fa2b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x30);      //3F
 8001862:	2030      	movs	r0, #48	; 0x30
 8001864:	f7ff fa3c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x30);      //3C
 8001868:	2030      	movs	r0, #48	; 0x30
 800186a:	f7ff fa39 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC7);       //VCM control2
 800186e:	20c7      	movs	r0, #199	; 0xc7
 8001870:	f7ff fa22 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0XB7);
 8001874:	20b7      	movs	r0, #183	; 0xb7
 8001876:	f7ff fa33 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x36);       // Memory Access Control
 800187a:	2036      	movs	r0, #54	; 0x36
 800187c:	f7ff fa1c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x48);
 8001880:	2048      	movs	r0, #72	; 0x48
 8001882:	f7ff fa2d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x3A);
 8001886:	203a      	movs	r0, #58	; 0x3a
 8001888:	f7ff fa16 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x55);
 800188c:	2055      	movs	r0, #85	; 0x55
 800188e:	f7ff fa27 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xB1);
 8001892:	20b1      	movs	r0, #177	; 0xb1
 8001894:	f7ff fa10 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001898:	2000      	movs	r0, #0
 800189a:	f7ff fa21 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1A);
 800189e:	201a      	movs	r0, #26
 80018a0:	f7ff fa1e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xB6);       // Display Function Control
 80018a4:	20b6      	movs	r0, #182	; 0xb6
 80018a6:	f7ff fa07 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0A);
 80018aa:	200a      	movs	r0, #10
 80018ac:	f7ff fa18 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA2);
 80018b0:	20a2      	movs	r0, #162	; 0xa2
 80018b2:	f7ff fa15 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xF2);       // 3Gamma Function Disable
 80018b6:	20f2      	movs	r0, #242	; 0xf2
 80018b8:	f7ff f9fe 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff fa0f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x26);       //Gamma curve selected
 80018c2:	2026      	movs	r0, #38	; 0x26
 80018c4:	f7ff f9f8 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 80018c8:	2001      	movs	r0, #1
 80018ca:	f7ff fa09 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE0);       //Set Gamma
 80018ce:	20e0      	movs	r0, #224	; 0xe0
 80018d0:	f7ff f9f2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0F);
 80018d4:	200f      	movs	r0, #15
 80018d6:	f7ff fa03 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2A);
 80018da:	202a      	movs	r0, #42	; 0x2a
 80018dc:	f7ff fa00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x28);
 80018e0:	2028      	movs	r0, #40	; 0x28
 80018e2:	f7ff f9fd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x08);
 80018e6:	2008      	movs	r0, #8
 80018e8:	f7ff f9fa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0E);
 80018ec:	200e      	movs	r0, #14
 80018ee:	f7ff f9f7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x08);
 80018f2:	2008      	movs	r0, #8
 80018f4:	f7ff f9f4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x54);
 80018f8:	2054      	movs	r0, #84	; 0x54
 80018fa:	f7ff f9f1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0XA9);
 80018fe:	20a9      	movs	r0, #169	; 0xa9
 8001900:	f7ff f9ee 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x43);
 8001904:	2043      	movs	r0, #67	; 0x43
 8001906:	f7ff f9eb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0A);
 800190a:	200a      	movs	r0, #10
 800190c:	f7ff f9e8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0F);
 8001910:	200f      	movs	r0, #15
 8001912:	f7ff f9e5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001916:	2000      	movs	r0, #0
 8001918:	f7ff f9e2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800191c:	2000      	movs	r0, #0
 800191e:	f7ff f9df 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001922:	2000      	movs	r0, #0
 8001924:	f7ff f9dc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001928:	2000      	movs	r0, #0
 800192a:	f7ff f9d9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0XE1);       //Set Gamma
 800192e:	20e1      	movs	r0, #225	; 0xe1
 8001930:	f7ff f9c2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff f9d3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x15);
 800193a:	2015      	movs	r0, #21
 800193c:	f7ff f9d0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8001940:	2017      	movs	r0, #23
 8001942:	f7ff f9cd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x07);
 8001946:	2007      	movs	r0, #7
 8001948:	f7ff f9ca 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x11);
 800194c:	2011      	movs	r0, #17
 800194e:	f7ff f9c7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x06);
 8001952:	2006      	movs	r0, #6
 8001954:	f7ff f9c4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2B);
 8001958:	202b      	movs	r0, #43	; 0x2b
 800195a:	f7ff f9c1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x56);
 800195e:	2056      	movs	r0, #86	; 0x56
 8001960:	f7ff f9be 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 8001964:	203c      	movs	r0, #60	; 0x3c
 8001966:	f7ff f9bb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x05);
 800196a:	2005      	movs	r0, #5
 800196c:	f7ff f9b8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x10);
 8001970:	2010      	movs	r0, #16
 8001972:	f7ff f9b5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0F);
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff f9b2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3F);
 800197c:	203f      	movs	r0, #63	; 0x3f
 800197e:	f7ff f9af 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3F);
 8001982:	203f      	movs	r0, #63	; 0x3f
 8001984:	f7ff f9ac 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0F);
 8001988:	200f      	movs	r0, #15
 800198a:	f7ff f9a9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x2B);
 800198e:	202b      	movs	r0, #43	; 0x2b
 8001990:	f7ff f992 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001994:	2000      	movs	r0, #0
 8001996:	f7ff f9a3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800199a:	2000      	movs	r0, #0
 800199c:	f7ff f9a0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 80019a0:	2001      	movs	r0, #1
 80019a2:	f7ff f99d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3f);
 80019a6:	203f      	movs	r0, #63	; 0x3f
 80019a8:	f7ff f99a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x2A);
 80019ac:	202a      	movs	r0, #42	; 0x2a
 80019ae:	f7ff f983 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7ff f994 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80019b8:	2000      	movs	r0, #0
 80019ba:	f7ff f991 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80019be:	2000      	movs	r0, #0
 80019c0:	f7ff f98e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xef);
 80019c4:	20ef      	movs	r0, #239	; 0xef
 80019c6:	f7ff f98b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x11);       //Exit Sleep
 80019ca:	2011      	movs	r0, #17
 80019cc:	f7ff f974 	bl	8000cb8 <LCD_WR_REG>
        delay_ms(120);
 80019d0:	2078      	movs	r0, #120	; 0x78
 80019d2:	f002 fe27 	bl	8004624 <delay_ms>
        LCD_WR_REG(0x29);       //display on
 80019d6:	2029      	movs	r0, #41	; 0x29
 80019d8:	f7ff f96e 	bl	8000cb8 <LCD_WR_REG>
 80019dc:	f002 b8a8 	b.w	8003b30 <LCD_Init+0x25c0>
    }
    else if (lcddev.id == 0x7789)   //7789初始化
 80019e0:	4b6d      	ldr	r3, [pc, #436]	; (8001b98 <LCD_Init+0x628>)
 80019e2:	889b      	ldrh	r3, [r3, #4]
 80019e4:	f247 7289 	movw	r2, #30601	; 0x7789
 80019e8:	4293      	cmp	r3, r2
 80019ea:	f040 80d7 	bne.w	8001b9c <LCD_Init+0x62c>
    {
        LCD_WR_REG(0x11);
 80019ee:	2011      	movs	r0, #17
 80019f0:	f7ff f962 	bl	8000cb8 <LCD_WR_REG>

        delay_ms(120);
 80019f4:	2078      	movs	r0, #120	; 0x78
 80019f6:	f002 fe15 	bl	8004624 <delay_ms>

        LCD_WR_REG(0x36);
 80019fa:	2036      	movs	r0, #54	; 0x36
 80019fc:	f7ff f95c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001a00:	2000      	movs	r0, #0
 8001a02:	f7ff f96d 	bl	8000ce0 <LCD_WR_DATA>


        LCD_WR_REG(0x3A);
 8001a06:	203a      	movs	r0, #58	; 0x3a
 8001a08:	f7ff f956 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0X05);
 8001a0c:	2005      	movs	r0, #5
 8001a0e:	f7ff f967 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB2);
 8001a12:	20b2      	movs	r0, #178	; 0xb2
 8001a14:	f7ff f950 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0C);
 8001a18:	200c      	movs	r0, #12
 8001a1a:	f7ff f961 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0C);
 8001a1e:	200c      	movs	r0, #12
 8001a20:	f7ff f95e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7ff f95b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 8001a2a:	2033      	movs	r0, #51	; 0x33
 8001a2c:	f7ff f958 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 8001a30:	2033      	movs	r0, #51	; 0x33
 8001a32:	f7ff f955 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB7);
 8001a36:	20b7      	movs	r0, #183	; 0xb7
 8001a38:	f7ff f93e 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x35);
 8001a3c:	2035      	movs	r0, #53	; 0x35
 8001a3e:	f7ff f94f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xBB);       //vcom
 8001a42:	20bb      	movs	r0, #187	; 0xbb
 8001a44:	f7ff f938 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x32);      //30
 8001a48:	2032      	movs	r0, #50	; 0x32
 8001a4a:	f7ff f949 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC0);
 8001a4e:	20c0      	movs	r0, #192	; 0xc0
 8001a50:	f7ff f932 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0C);
 8001a54:	200c      	movs	r0, #12
 8001a56:	f7ff f943 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC2);
 8001a5a:	20c2      	movs	r0, #194	; 0xc2
 8001a5c:	f7ff f92c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7ff f93d 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC3);       //vrh
 8001a66:	20c3      	movs	r0, #195	; 0xc3
 8001a68:	f7ff f926 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x10);      //17 0D
 8001a6c:	2010      	movs	r0, #16
 8001a6e:	f7ff f937 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC4);       //vdv
 8001a72:	20c4      	movs	r0, #196	; 0xc4
 8001a74:	f7ff f920 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);      //20
 8001a78:	2020      	movs	r0, #32
 8001a7a:	f7ff f931 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC6);
 8001a7e:	20c6      	movs	r0, #198	; 0xc6
 8001a80:	f7ff f91a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0f);
 8001a84:	200f      	movs	r0, #15
 8001a86:	f7ff f92b 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xD0);
 8001a8a:	20d0      	movs	r0, #208	; 0xd0
 8001a8c:	f7ff f914 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xA4);
 8001a90:	20a4      	movs	r0, #164	; 0xa4
 8001a92:	f7ff f925 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA1);
 8001a96:	20a1      	movs	r0, #161	; 0xa1
 8001a98:	f7ff f922 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE0);       //Set Gamma
 8001a9c:	20e0      	movs	r0, #224	; 0xe0
 8001a9e:	f7ff f90b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xd0);
 8001aa2:	20d0      	movs	r0, #208	; 0xd0
 8001aa4:	f7ff f91c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff f919 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001aae:	2002      	movs	r0, #2
 8001ab0:	f7ff f916 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x07);
 8001ab4:	2007      	movs	r0, #7
 8001ab6:	f7ff f913 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0a);
 8001aba:	200a      	movs	r0, #10
 8001abc:	f7ff f910 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x28);
 8001ac0:	2028      	movs	r0, #40	; 0x28
 8001ac2:	f7ff f90d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x32);
 8001ac6:	2032      	movs	r0, #50	; 0x32
 8001ac8:	f7ff f90a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X44);
 8001acc:	2044      	movs	r0, #68	; 0x44
 8001ace:	f7ff f907 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x42);
 8001ad2:	2042      	movs	r0, #66	; 0x42
 8001ad4:	f7ff f904 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x06);
 8001ad8:	2006      	movs	r0, #6
 8001ada:	f7ff f901 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0e);
 8001ade:	200e      	movs	r0, #14
 8001ae0:	f7ff f8fe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x12);
 8001ae4:	2012      	movs	r0, #18
 8001ae6:	f7ff f8fb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x14);
 8001aea:	2014      	movs	r0, #20
 8001aec:	f7ff f8f8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8001af0:	2017      	movs	r0, #23
 8001af2:	f7ff f8f5 	bl	8000ce0 <LCD_WR_DATA>


        LCD_WR_REG(0XE1);       //Set Gamma
 8001af6:	20e1      	movs	r0, #225	; 0xe1
 8001af8:	f7ff f8de 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xd0);
 8001afc:	20d0      	movs	r0, #208	; 0xd0
 8001afe:	f7ff f8ef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff f8ec 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f7ff f8e9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x07);
 8001b0e:	2007      	movs	r0, #7
 8001b10:	f7ff f8e6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0a);
 8001b14:	200a      	movs	r0, #10
 8001b16:	f7ff f8e3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x28);
 8001b1a:	2028      	movs	r0, #40	; 0x28
 8001b1c:	f7ff f8e0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x31);
 8001b20:	2031      	movs	r0, #49	; 0x31
 8001b22:	f7ff f8dd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x54);
 8001b26:	2054      	movs	r0, #84	; 0x54
 8001b28:	f7ff f8da 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x47);
 8001b2c:	2047      	movs	r0, #71	; 0x47
 8001b2e:	f7ff f8d7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0e);
 8001b32:	200e      	movs	r0, #14
 8001b34:	f7ff f8d4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1c);
 8001b38:	201c      	movs	r0, #28
 8001b3a:	f7ff f8d1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8001b3e:	2017      	movs	r0, #23
 8001b40:	f7ff f8ce 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1b);
 8001b44:	201b      	movs	r0, #27
 8001b46:	f7ff f8cb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1e);
 8001b4a:	201e      	movs	r0, #30
 8001b4c:	f7ff f8c8 	bl	8000ce0 <LCD_WR_DATA>


        LCD_WR_REG(0x2A);
 8001b50:	202a      	movs	r0, #42	; 0x2a
 8001b52:	f7ff f8b1 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001b56:	2000      	movs	r0, #0
 8001b58:	f7ff f8c2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	f7ff f8bf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7ff f8bc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xef);
 8001b68:	20ef      	movs	r0, #239	; 0xef
 8001b6a:	f7ff f8b9 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x2B);
 8001b6e:	202b      	movs	r0, #43	; 0x2b
 8001b70:	f7ff f8a2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff f8b3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f7ff f8b0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 8001b80:	2001      	movs	r0, #1
 8001b82:	f7ff f8ad 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3f);
 8001b86:	203f      	movs	r0, #63	; 0x3f
 8001b88:	f7ff f8aa 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x29);       //display on
 8001b8c:	2029      	movs	r0, #41	; 0x29
 8001b8e:	f7ff f893 	bl	8000cb8 <LCD_WR_REG>
 8001b92:	f001 bfcd 	b.w	8003b30 <LCD_Init+0x25c0>
 8001b96:	bf00      	nop
 8001b98:	20000208 	.word	0x20000208
    }
    else if (lcddev.id == 0x5310)
 8001b9c:	4b03      	ldr	r3, [pc, #12]	; (8001bac <LCD_Init+0x63c>)
 8001b9e:	889b      	ldrh	r3, [r3, #4]
 8001ba0:	f245 3210 	movw	r2, #21264	; 0x5310
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	f040 877c 	bne.w	8002aa2 <LCD_Init+0x1532>
 8001baa:	e001      	b.n	8001bb0 <LCD_Init+0x640>
 8001bac:	20000208 	.word	0x20000208
    {
        LCD_WR_REG(0xED);
 8001bb0:	20ed      	movs	r0, #237	; 0xed
 8001bb2:	f7ff f881 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f7ff f892 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFE);
 8001bbc:	20fe      	movs	r0, #254	; 0xfe
 8001bbe:	f7ff f88f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xEE);
 8001bc2:	20ee      	movs	r0, #238	; 0xee
 8001bc4:	f7ff f878 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xDE);
 8001bc8:	20de      	movs	r0, #222	; 0xde
 8001bca:	f7ff f889 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x21);
 8001bce:	2021      	movs	r0, #33	; 0x21
 8001bd0:	f7ff f886 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF1);
 8001bd4:	20f1      	movs	r0, #241	; 0xf1
 8001bd6:	f7ff f86f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f7ff f880 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xDF);
 8001be0:	20df      	movs	r0, #223	; 0xdf
 8001be2:	f7ff f869 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x10);
 8001be6:	2010      	movs	r0, #16
 8001be8:	f7ff f87a 	bl	8000ce0 <LCD_WR_DATA>

        //VCOMvoltage//
        LCD_WR_REG(0xC4);
 8001bec:	20c4      	movs	r0, #196	; 0xc4
 8001bee:	f7ff f863 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x8F);      //5f
 8001bf2:	208f      	movs	r0, #143	; 0x8f
 8001bf4:	f7ff f874 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC6);
 8001bf8:	20c6      	movs	r0, #198	; 0xc6
 8001bfa:	f7ff f85d 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001bfe:	2000      	movs	r0, #0
 8001c00:	f7ff f86e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE2);
 8001c04:	20e2      	movs	r0, #226	; 0xe2
 8001c06:	f7ff f86b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE2);
 8001c0a:	20e2      	movs	r0, #226	; 0xe2
 8001c0c:	f7ff f868 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE2);
 8001c10:	20e2      	movs	r0, #226	; 0xe2
 8001c12:	f7ff f865 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xBF);
 8001c16:	20bf      	movs	r0, #191	; 0xbf
 8001c18:	f7ff f84e 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xAA);
 8001c1c:	20aa      	movs	r0, #170	; 0xaa
 8001c1e:	f7ff f85f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB0);
 8001c22:	20b0      	movs	r0, #176	; 0xb0
 8001c24:	f7ff f848 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0D);
 8001c28:	200d      	movs	r0, #13
 8001c2a:	f7ff f859 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f7ff f856 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0D);
 8001c34:	200d      	movs	r0, #13
 8001c36:	f7ff f853 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff f850 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x11);
 8001c40:	2011      	movs	r0, #17
 8001c42:	f7ff f84d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff f84a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x19);
 8001c4c:	2019      	movs	r0, #25
 8001c4e:	f7ff f847 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff f844 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x21);
 8001c58:	2021      	movs	r0, #33	; 0x21
 8001c5a:	f7ff f841 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f7ff f83e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2D);
 8001c64:	202d      	movs	r0, #45	; 0x2d
 8001c66:	f7ff f83b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f7ff f838 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3D);
 8001c70:	203d      	movs	r0, #61	; 0x3d
 8001c72:	f7ff f835 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff f832 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 8001c7c:	205d      	movs	r0, #93	; 0x5d
 8001c7e:	f7ff f82f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c82:	2000      	movs	r0, #0
 8001c84:	f7ff f82c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 8001c88:	205d      	movs	r0, #93	; 0x5d
 8001c8a:	f7ff f829 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f7ff f826 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB1);
 8001c94:	20b1      	movs	r0, #177	; 0xb1
 8001c96:	f7ff f80f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x80);
 8001c9a:	2080      	movs	r0, #128	; 0x80
 8001c9c:	f7ff f820 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff f81d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8B);
 8001ca6:	208b      	movs	r0, #139	; 0x8b
 8001ca8:	f7ff f81a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff f817 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x96);
 8001cb2:	2096      	movs	r0, #150	; 0x96
 8001cb4:	f7ff f814 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f7ff f811 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB2);
 8001cbe:	20b2      	movs	r0, #178	; 0xb2
 8001cc0:	f7fe fffa 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	f7ff f80b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f7ff f808 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001cd0:	2002      	movs	r0, #2
 8001cd2:	f7ff f805 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f7ff f802 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x03);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f7fe ffff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f7fe fffc 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB3);
 8001ce8:	20b3      	movs	r0, #179	; 0xb3
 8001cea:	f7fe ffe5 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f7fe fff6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f7fe fff3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7fe fff0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d00:	2000      	movs	r0, #0
 8001d02:	f7fe ffed 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7fe ffea 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f7fe ffe7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7fe ffe4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7fe ffe1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f7fe ffde 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7fe ffdb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7fe ffd8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d30:	2000      	movs	r0, #0
 8001d32:	f7fe ffd5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d36:	2000      	movs	r0, #0
 8001d38:	f7fe ffd2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7fe ffcf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7fe ffcc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7fe ffc9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f7fe ffc6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7fe ffc3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	f7fe ffc0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7fe ffbd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f7fe ffba 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7fe ffb7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7fe ffb4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f7fe ffb1 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB4);
 8001d7e:	20b4      	movs	r0, #180	; 0xb4
 8001d80:	f7fe ff9a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x8B);
 8001d84:	208b      	movs	r0, #139	; 0x8b
 8001d86:	f7fe ffab 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7fe ffa8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x96);
 8001d90:	2096      	movs	r0, #150	; 0x96
 8001d92:	f7fe ffa5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d96:	2000      	movs	r0, #0
 8001d98:	f7fe ffa2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA1);
 8001d9c:	20a1      	movs	r0, #161	; 0xa1
 8001d9e:	f7fe ff9f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001da2:	2000      	movs	r0, #0
 8001da4:	f7fe ff9c 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB5);
 8001da8:	20b5      	movs	r0, #181	; 0xb5
 8001daa:	f7fe ff85 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x02);
 8001dae:	2002      	movs	r0, #2
 8001db0:	f7fe ff96 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7fe ff93 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x03);
 8001dba:	2003      	movs	r0, #3
 8001dbc:	f7fe ff90 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f7fe ff8d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x04);
 8001dc6:	2004      	movs	r0, #4
 8001dc8:	f7fe ff8a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7fe ff87 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB6);
 8001dd2:	20b6      	movs	r0, #182	; 0xb6
 8001dd4:	f7fe ff70 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f7fe ff81 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7fe ff7e 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB7);
 8001de4:	20b7      	movs	r0, #183	; 0xb7
 8001de6:	f7fe ff67 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7fe ff78 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7fe ff75 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3F);
 8001df6:	203f      	movs	r0, #63	; 0x3f
 8001df8:	f7fe ff72 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7fe ff6f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5E);
 8001e02:	205e      	movs	r0, #94	; 0x5e
 8001e04:	f7fe ff6c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7fe ff69 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x64);
 8001e0e:	2064      	movs	r0, #100	; 0x64
 8001e10:	f7fe ff66 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7fe ff63 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8C);
 8001e1a:	208c      	movs	r0, #140	; 0x8c
 8001e1c:	f7fe ff60 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e20:	2000      	movs	r0, #0
 8001e22:	f7fe ff5d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xAC);
 8001e26:	20ac      	movs	r0, #172	; 0xac
 8001e28:	f7fe ff5a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f7fe ff57 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDC);
 8001e32:	20dc      	movs	r0, #220	; 0xdc
 8001e34:	f7fe ff54 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f7fe ff51 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x70);
 8001e3e:	2070      	movs	r0, #112	; 0x70
 8001e40:	f7fe ff4e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f7fe ff4b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x90);
 8001e4a:	2090      	movs	r0, #144	; 0x90
 8001e4c:	f7fe ff48 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7fe ff45 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xEB);
 8001e56:	20eb      	movs	r0, #235	; 0xeb
 8001e58:	f7fe ff42 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f7fe ff3f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDC);
 8001e62:	20dc      	movs	r0, #220	; 0xdc
 8001e64:	f7fe ff3c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f7fe ff39 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB8);
 8001e6e:	20b8      	movs	r0, #184	; 0xb8
 8001e70:	f7fe ff22 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7fe ff33 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7fe ff30 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7fe ff2d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f7fe ff2a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7fe ff27 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7fe ff24 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f7fe ff21 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7fe ff1e 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xBA);
 8001ea4:	20ba      	movs	r0, #186	; 0xba
 8001ea6:	f7fe ff07 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x24);
 8001eaa:	2024      	movs	r0, #36	; 0x24
 8001eac:	f7fe ff18 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7fe ff15 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f7fe ff12 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f7fe ff0f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC1);
 8001ec2:	20c1      	movs	r0, #193	; 0xc1
 8001ec4:	f7fe fef8 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);
 8001ec8:	2020      	movs	r0, #32
 8001eca:	f7fe ff09 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7fe ff06 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x54);
 8001ed4:	2054      	movs	r0, #84	; 0x54
 8001ed6:	f7fe ff03 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001eda:	2000      	movs	r0, #0
 8001edc:	f7fe ff00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFF);
 8001ee0:	20ff      	movs	r0, #255	; 0xff
 8001ee2:	f7fe fefd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f7fe fefa 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC2);
 8001eec:	20c2      	movs	r0, #194	; 0xc2
 8001eee:	f7fe fee3 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0A);
 8001ef2:	200a      	movs	r0, #10
 8001ef4:	f7fe fef4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f7fe fef1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x04);
 8001efe:	2004      	movs	r0, #4
 8001f00:	f7fe feee 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7fe feeb 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC3);
 8001f0a:	20c3      	movs	r0, #195	; 0xc3
 8001f0c:	f7fe fed4 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x3C);
 8001f10:	203c      	movs	r0, #60	; 0x3c
 8001f12:	f7fe fee5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7fe fee2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3A);
 8001f1c:	203a      	movs	r0, #58	; 0x3a
 8001f1e:	f7fe fedf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f7fe fedc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x39);
 8001f28:	2039      	movs	r0, #57	; 0x39
 8001f2a:	f7fe fed9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f7fe fed6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x37);
 8001f34:	2037      	movs	r0, #55	; 0x37
 8001f36:	f7fe fed3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f7fe fed0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 8001f40:	203c      	movs	r0, #60	; 0x3c
 8001f42:	f7fe fecd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f46:	2000      	movs	r0, #0
 8001f48:	f7fe feca 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 8001f4c:	2036      	movs	r0, #54	; 0x36
 8001f4e:	f7fe fec7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f52:	2000      	movs	r0, #0
 8001f54:	f7fe fec4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x32);
 8001f58:	2032      	movs	r0, #50	; 0x32
 8001f5a:	f7fe fec1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7fe febe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2F);
 8001f64:	202f      	movs	r0, #47	; 0x2f
 8001f66:	f7fe febb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7fe feb8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2C);
 8001f70:	202c      	movs	r0, #44	; 0x2c
 8001f72:	f7fe feb5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f76:	2000      	movs	r0, #0
 8001f78:	f7fe feb2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8001f7c:	2029      	movs	r0, #41	; 0x29
 8001f7e:	f7fe feaf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f7fe feac 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x26);
 8001f88:	2026      	movs	r0, #38	; 0x26
 8001f8a:	f7fe fea9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f7fe fea6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 8001f94:	2024      	movs	r0, #36	; 0x24
 8001f96:	f7fe fea3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7fe fea0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 8001fa0:	2024      	movs	r0, #36	; 0x24
 8001fa2:	f7fe fe9d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f7fe fe9a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x23);
 8001fac:	2023      	movs	r0, #35	; 0x23
 8001fae:	f7fe fe97 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f7fe fe94 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 8001fb8:	203c      	movs	r0, #60	; 0x3c
 8001fba:	f7fe fe91 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7fe fe8e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 8001fc4:	2036      	movs	r0, #54	; 0x36
 8001fc6:	f7fe fe8b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f7fe fe88 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x32);
 8001fd0:	2032      	movs	r0, #50	; 0x32
 8001fd2:	f7fe fe85 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f7fe fe82 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2F);
 8001fdc:	202f      	movs	r0, #47	; 0x2f
 8001fde:	f7fe fe7f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f7fe fe7c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2C);
 8001fe8:	202c      	movs	r0, #44	; 0x2c
 8001fea:	f7fe fe79 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fee:	2000      	movs	r0, #0
 8001ff0:	f7fe fe76 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8001ff4:	2029      	movs	r0, #41	; 0x29
 8001ff6:	f7fe fe73 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f7fe fe70 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x26);
 8002000:	2026      	movs	r0, #38	; 0x26
 8002002:	f7fe fe6d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002006:	2000      	movs	r0, #0
 8002008:	f7fe fe6a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 800200c:	2024      	movs	r0, #36	; 0x24
 800200e:	f7fe fe67 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002012:	2000      	movs	r0, #0
 8002014:	f7fe fe64 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 8002018:	2024      	movs	r0, #36	; 0x24
 800201a:	f7fe fe61 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800201e:	2000      	movs	r0, #0
 8002020:	f7fe fe5e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x23);
 8002024:	2023      	movs	r0, #35	; 0x23
 8002026:	f7fe fe5b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800202a:	2000      	movs	r0, #0
 800202c:	f7fe fe58 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC4);
 8002030:	20c4      	movs	r0, #196	; 0xc4
 8002032:	f7fe fe41 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x62);
 8002036:	2062      	movs	r0, #98	; 0x62
 8002038:	f7fe fe52 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800203c:	2000      	movs	r0, #0
 800203e:	f7fe fe4f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x05);
 8002042:	2005      	movs	r0, #5
 8002044:	f7fe fe4c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002048:	2000      	movs	r0, #0
 800204a:	f7fe fe49 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x84);
 800204e:	2084      	movs	r0, #132	; 0x84
 8002050:	f7fe fe46 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002054:	2000      	movs	r0, #0
 8002056:	f7fe fe43 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF0);
 800205a:	20f0      	movs	r0, #240	; 0xf0
 800205c:	f7fe fe40 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002060:	2000      	movs	r0, #0
 8002062:	f7fe fe3d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x18);
 8002066:	2018      	movs	r0, #24
 8002068:	f7fe fe3a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800206c:	2000      	movs	r0, #0
 800206e:	f7fe fe37 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA4);
 8002072:	20a4      	movs	r0, #164	; 0xa4
 8002074:	f7fe fe34 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002078:	2000      	movs	r0, #0
 800207a:	f7fe fe31 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x18);
 800207e:	2018      	movs	r0, #24
 8002080:	f7fe fe2e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002084:	2000      	movs	r0, #0
 8002086:	f7fe fe2b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x50);
 800208a:	2050      	movs	r0, #80	; 0x50
 800208c:	f7fe fe28 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002090:	2000      	movs	r0, #0
 8002092:	f7fe fe25 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0C);
 8002096:	200c      	movs	r0, #12
 8002098:	f7fe fe22 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800209c:	2000      	movs	r0, #0
 800209e:	f7fe fe1f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 80020a2:	2017      	movs	r0, #23
 80020a4:	f7fe fe1c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020a8:	2000      	movs	r0, #0
 80020aa:	f7fe fe19 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x95);
 80020ae:	2095      	movs	r0, #149	; 0x95
 80020b0:	f7fe fe16 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7fe fe13 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 80020ba:	20f3      	movs	r0, #243	; 0xf3
 80020bc:	f7fe fe10 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020c0:	2000      	movs	r0, #0
 80020c2:	f7fe fe0d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE6);
 80020c6:	20e6      	movs	r0, #230	; 0xe6
 80020c8:	f7fe fe0a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7fe fe07 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC5);
 80020d2:	20c5      	movs	r0, #197	; 0xc5
 80020d4:	f7fe fdf0 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x32);
 80020d8:	2032      	movs	r0, #50	; 0x32
 80020da:	f7fe fe01 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020de:	2000      	movs	r0, #0
 80020e0:	f7fe fdfe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80020e4:	2044      	movs	r0, #68	; 0x44
 80020e6:	f7fe fdfb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020ea:	2000      	movs	r0, #0
 80020ec:	f7fe fdf8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x65);
 80020f0:	2065      	movs	r0, #101	; 0x65
 80020f2:	f7fe fdf5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020f6:	2000      	movs	r0, #0
 80020f8:	f7fe fdf2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x76);
 80020fc:	2076      	movs	r0, #118	; 0x76
 80020fe:	f7fe fdef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002102:	2000      	movs	r0, #0
 8002104:	f7fe fdec 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 8002108:	2088      	movs	r0, #136	; 0x88
 800210a:	f7fe fde9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800210e:	2000      	movs	r0, #0
 8002110:	f7fe fde6 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC6);
 8002114:	20c6      	movs	r0, #198	; 0xc6
 8002116:	f7fe fdcf 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);
 800211a:	2020      	movs	r0, #32
 800211c:	f7fe fde0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002120:	2000      	movs	r0, #0
 8002122:	f7fe fddd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8002126:	2017      	movs	r0, #23
 8002128:	f7fe fdda 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800212c:	2000      	movs	r0, #0
 800212e:	f7fe fdd7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 8002132:	2001      	movs	r0, #1
 8002134:	f7fe fdd4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002138:	2000      	movs	r0, #0
 800213a:	f7fe fdd1 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC7);
 800213e:	20c7      	movs	r0, #199	; 0xc7
 8002140:	f7fe fdba 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002144:	2000      	movs	r0, #0
 8002146:	f7fe fdcb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800214a:	2000      	movs	r0, #0
 800214c:	f7fe fdc8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002150:	2000      	movs	r0, #0
 8002152:	f7fe fdc5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002156:	2000      	movs	r0, #0
 8002158:	f7fe fdc2 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC8);
 800215c:	20c8      	movs	r0, #200	; 0xc8
 800215e:	f7fe fdab 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002162:	2000      	movs	r0, #0
 8002164:	f7fe fdbc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002168:	2000      	movs	r0, #0
 800216a:	f7fe fdb9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800216e:	2000      	movs	r0, #0
 8002170:	f7fe fdb6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002174:	2000      	movs	r0, #0
 8002176:	f7fe fdb3 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC9);
 800217a:	20c9      	movs	r0, #201	; 0xc9
 800217c:	f7fe fd9c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002180:	2000      	movs	r0, #0
 8002182:	f7fe fdad 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002186:	2000      	movs	r0, #0
 8002188:	f7fe fdaa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800218c:	2000      	movs	r0, #0
 800218e:	f7fe fda7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002192:	2000      	movs	r0, #0
 8002194:	f7fe fda4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002198:	2000      	movs	r0, #0
 800219a:	f7fe fda1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800219e:	2000      	movs	r0, #0
 80021a0:	f7fe fd9e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021a4:	2000      	movs	r0, #0
 80021a6:	f7fe fd9b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7fe fd98 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7fe fd95 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f7fe fd92 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021bc:	2000      	movs	r0, #0
 80021be:	f7fe fd8f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021c2:	2000      	movs	r0, #0
 80021c4:	f7fe fd8c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7fe fd89 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021ce:	2000      	movs	r0, #0
 80021d0:	f7fe fd86 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021d4:	2000      	movs	r0, #0
 80021d6:	f7fe fd83 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021da:	2000      	movs	r0, #0
 80021dc:	f7fe fd80 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE0);
 80021e0:	20e0      	movs	r0, #224	; 0xe0
 80021e2:	f7fe fd69 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x16);
 80021e6:	2016      	movs	r0, #22
 80021e8:	f7fe fd7a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021ec:	2000      	movs	r0, #0
 80021ee:	f7fe fd77 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1C);
 80021f2:	201c      	movs	r0, #28
 80021f4:	f7fe fd74 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021f8:	2000      	movs	r0, #0
 80021fa:	f7fe fd71 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x21);
 80021fe:	2021      	movs	r0, #33	; 0x21
 8002200:	f7fe fd6e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002204:	2000      	movs	r0, #0
 8002206:	f7fe fd6b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 800220a:	2036      	movs	r0, #54	; 0x36
 800220c:	f7fe fd68 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002210:	2000      	movs	r0, #0
 8002212:	f7fe fd65 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x46);
 8002216:	2046      	movs	r0, #70	; 0x46
 8002218:	f7fe fd62 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800221c:	2000      	movs	r0, #0
 800221e:	f7fe fd5f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x52);
 8002222:	2052      	movs	r0, #82	; 0x52
 8002224:	f7fe fd5c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002228:	2000      	movs	r0, #0
 800222a:	f7fe fd59 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x64);
 800222e:	2064      	movs	r0, #100	; 0x64
 8002230:	f7fe fd56 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002234:	2000      	movs	r0, #0
 8002236:	f7fe fd53 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x7A);
 800223a:	207a      	movs	r0, #122	; 0x7a
 800223c:	f7fe fd50 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002240:	2000      	movs	r0, #0
 8002242:	f7fe fd4d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8B);
 8002246:	208b      	movs	r0, #139	; 0x8b
 8002248:	f7fe fd4a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800224c:	2000      	movs	r0, #0
 800224e:	f7fe fd47 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002252:	2099      	movs	r0, #153	; 0x99
 8002254:	f7fe fd44 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002258:	2000      	movs	r0, #0
 800225a:	f7fe fd41 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA8);
 800225e:	20a8      	movs	r0, #168	; 0xa8
 8002260:	f7fe fd3e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002264:	2000      	movs	r0, #0
 8002266:	f7fe fd3b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB9);
 800226a:	20b9      	movs	r0, #185	; 0xb9
 800226c:	f7fe fd38 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002270:	2000      	movs	r0, #0
 8002272:	f7fe fd35 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 8002276:	20c4      	movs	r0, #196	; 0xc4
 8002278:	f7fe fd32 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800227c:	2000      	movs	r0, #0
 800227e:	f7fe fd2f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCA);
 8002282:	20ca      	movs	r0, #202	; 0xca
 8002284:	f7fe fd2c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002288:	2000      	movs	r0, #0
 800228a:	f7fe fd29 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD2);
 800228e:	20d2      	movs	r0, #210	; 0xd2
 8002290:	f7fe fd26 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002294:	2000      	movs	r0, #0
 8002296:	f7fe fd23 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD9);
 800229a:	20d9      	movs	r0, #217	; 0xd9
 800229c:	f7fe fd20 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022a0:	2000      	movs	r0, #0
 80022a2:	f7fe fd1d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE0);
 80022a6:	20e0      	movs	r0, #224	; 0xe0
 80022a8:	f7fe fd1a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022ac:	2000      	movs	r0, #0
 80022ae:	f7fe fd17 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 80022b2:	20f3      	movs	r0, #243	; 0xf3
 80022b4:	f7fe fd14 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7fe fd11 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE1);
 80022be:	20e1      	movs	r0, #225	; 0xe1
 80022c0:	f7fe fcfa 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x16);
 80022c4:	2016      	movs	r0, #22
 80022c6:	f7fe fd0b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7fe fd08 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1C);
 80022d0:	201c      	movs	r0, #28
 80022d2:	f7fe fd05 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7fe fd02 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x22);
 80022dc:	2022      	movs	r0, #34	; 0x22
 80022de:	f7fe fcff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f7fe fcfc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 80022e8:	2036      	movs	r0, #54	; 0x36
 80022ea:	f7fe fcf9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022ee:	2000      	movs	r0, #0
 80022f0:	f7fe fcf6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x45);
 80022f4:	2045      	movs	r0, #69	; 0x45
 80022f6:	f7fe fcf3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022fa:	2000      	movs	r0, #0
 80022fc:	f7fe fcf0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x52);
 8002300:	2052      	movs	r0, #82	; 0x52
 8002302:	f7fe fced 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002306:	2000      	movs	r0, #0
 8002308:	f7fe fcea 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x64);
 800230c:	2064      	movs	r0, #100	; 0x64
 800230e:	f7fe fce7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002312:	2000      	movs	r0, #0
 8002314:	f7fe fce4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x7A);
 8002318:	207a      	movs	r0, #122	; 0x7a
 800231a:	f7fe fce1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800231e:	2000      	movs	r0, #0
 8002320:	f7fe fcde 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8B);
 8002324:	208b      	movs	r0, #139	; 0x8b
 8002326:	f7fe fcdb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800232a:	2000      	movs	r0, #0
 800232c:	f7fe fcd8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002330:	2099      	movs	r0, #153	; 0x99
 8002332:	f7fe fcd5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002336:	2000      	movs	r0, #0
 8002338:	f7fe fcd2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA8);
 800233c:	20a8      	movs	r0, #168	; 0xa8
 800233e:	f7fe fccf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002342:	2000      	movs	r0, #0
 8002344:	f7fe fccc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB9);
 8002348:	20b9      	movs	r0, #185	; 0xb9
 800234a:	f7fe fcc9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800234e:	2000      	movs	r0, #0
 8002350:	f7fe fcc6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 8002354:	20c4      	movs	r0, #196	; 0xc4
 8002356:	f7fe fcc3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800235a:	2000      	movs	r0, #0
 800235c:	f7fe fcc0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCA);
 8002360:	20ca      	movs	r0, #202	; 0xca
 8002362:	f7fe fcbd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002366:	2000      	movs	r0, #0
 8002368:	f7fe fcba 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD2);
 800236c:	20d2      	movs	r0, #210	; 0xd2
 800236e:	f7fe fcb7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002372:	2000      	movs	r0, #0
 8002374:	f7fe fcb4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD8);
 8002378:	20d8      	movs	r0, #216	; 0xd8
 800237a:	f7fe fcb1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800237e:	2000      	movs	r0, #0
 8002380:	f7fe fcae 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE0);
 8002384:	20e0      	movs	r0, #224	; 0xe0
 8002386:	f7fe fcab 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800238a:	2000      	movs	r0, #0
 800238c:	f7fe fca8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 8002390:	20f3      	movs	r0, #243	; 0xf3
 8002392:	f7fe fca5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002396:	2000      	movs	r0, #0
 8002398:	f7fe fca2 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE2);
 800239c:	20e2      	movs	r0, #226	; 0xe2
 800239e:	f7fe fc8b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x05);
 80023a2:	2005      	movs	r0, #5
 80023a4:	f7fe fc9c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023a8:	2000      	movs	r0, #0
 80023aa:	f7fe fc99 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0B);
 80023ae:	200b      	movs	r0, #11
 80023b0:	f7fe fc96 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023b4:	2000      	movs	r0, #0
 80023b6:	f7fe fc93 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1B);
 80023ba:	201b      	movs	r0, #27
 80023bc:	f7fe fc90 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023c0:	2000      	movs	r0, #0
 80023c2:	f7fe fc8d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x34);
 80023c6:	2034      	movs	r0, #52	; 0x34
 80023c8:	f7fe fc8a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023cc:	2000      	movs	r0, #0
 80023ce:	f7fe fc87 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80023d2:	2044      	movs	r0, #68	; 0x44
 80023d4:	f7fe fc84 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023d8:	2000      	movs	r0, #0
 80023da:	f7fe fc81 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x4F);
 80023de:	204f      	movs	r0, #79	; 0x4f
 80023e0:	f7fe fc7e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023e4:	2000      	movs	r0, #0
 80023e6:	f7fe fc7b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x61);
 80023ea:	2061      	movs	r0, #97	; 0x61
 80023ec:	f7fe fc78 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023f0:	2000      	movs	r0, #0
 80023f2:	f7fe fc75 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x79);
 80023f6:	2079      	movs	r0, #121	; 0x79
 80023f8:	f7fe fc72 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023fc:	2000      	movs	r0, #0
 80023fe:	f7fe fc6f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 8002402:	2088      	movs	r0, #136	; 0x88
 8002404:	f7fe fc6c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002408:	2000      	movs	r0, #0
 800240a:	f7fe fc69 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x97);
 800240e:	2097      	movs	r0, #151	; 0x97
 8002410:	f7fe fc66 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002414:	2000      	movs	r0, #0
 8002416:	f7fe fc63 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA6);
 800241a:	20a6      	movs	r0, #166	; 0xa6
 800241c:	f7fe fc60 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002420:	2000      	movs	r0, #0
 8002422:	f7fe fc5d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB7);
 8002426:	20b7      	movs	r0, #183	; 0xb7
 8002428:	f7fe fc5a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800242c:	2000      	movs	r0, #0
 800242e:	f7fe fc57 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC2);
 8002432:	20c2      	movs	r0, #194	; 0xc2
 8002434:	f7fe fc54 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002438:	2000      	movs	r0, #0
 800243a:	f7fe fc51 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC7);
 800243e:	20c7      	movs	r0, #199	; 0xc7
 8002440:	f7fe fc4e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002444:	2000      	movs	r0, #0
 8002446:	f7fe fc4b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD1);
 800244a:	20d1      	movs	r0, #209	; 0xd1
 800244c:	f7fe fc48 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002450:	2000      	movs	r0, #0
 8002452:	f7fe fc45 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD6);
 8002456:	20d6      	movs	r0, #214	; 0xd6
 8002458:	f7fe fc42 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800245c:	2000      	movs	r0, #0
 800245e:	f7fe fc3f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDD);
 8002462:	20dd      	movs	r0, #221	; 0xdd
 8002464:	f7fe fc3c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002468:	2000      	movs	r0, #0
 800246a:	f7fe fc39 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 800246e:	20f3      	movs	r0, #243	; 0xf3
 8002470:	f7fe fc36 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002474:	2000      	movs	r0, #0
 8002476:	f7fe fc33 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE3);
 800247a:	20e3      	movs	r0, #227	; 0xe3
 800247c:	f7fe fc1c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x05);
 8002480:	2005      	movs	r0, #5
 8002482:	f7fe fc2d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002486:	2000      	movs	r0, #0
 8002488:	f7fe fc2a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA);
 800248c:	200a      	movs	r0, #10
 800248e:	f7fe fc27 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002492:	2000      	movs	r0, #0
 8002494:	f7fe fc24 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1C);
 8002498:	201c      	movs	r0, #28
 800249a:	f7fe fc21 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800249e:	2000      	movs	r0, #0
 80024a0:	f7fe fc1e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 80024a4:	2033      	movs	r0, #51	; 0x33
 80024a6:	f7fe fc1b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7fe fc18 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80024b0:	2044      	movs	r0, #68	; 0x44
 80024b2:	f7fe fc15 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024b6:	2000      	movs	r0, #0
 80024b8:	f7fe fc12 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x50);
 80024bc:	2050      	movs	r0, #80	; 0x50
 80024be:	f7fe fc0f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024c2:	2000      	movs	r0, #0
 80024c4:	f7fe fc0c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x62);
 80024c8:	2062      	movs	r0, #98	; 0x62
 80024ca:	f7fe fc09 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024ce:	2000      	movs	r0, #0
 80024d0:	f7fe fc06 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x78);
 80024d4:	2078      	movs	r0, #120	; 0x78
 80024d6:	f7fe fc03 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024da:	2000      	movs	r0, #0
 80024dc:	f7fe fc00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 80024e0:	2088      	movs	r0, #136	; 0x88
 80024e2:	f7fe fbfd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024e6:	2000      	movs	r0, #0
 80024e8:	f7fe fbfa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x97);
 80024ec:	2097      	movs	r0, #151	; 0x97
 80024ee:	f7fe fbf7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024f2:	2000      	movs	r0, #0
 80024f4:	f7fe fbf4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA6);
 80024f8:	20a6      	movs	r0, #166	; 0xa6
 80024fa:	f7fe fbf1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024fe:	2000      	movs	r0, #0
 8002500:	f7fe fbee 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB7);
 8002504:	20b7      	movs	r0, #183	; 0xb7
 8002506:	f7fe fbeb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800250a:	2000      	movs	r0, #0
 800250c:	f7fe fbe8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC2);
 8002510:	20c2      	movs	r0, #194	; 0xc2
 8002512:	f7fe fbe5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002516:	2000      	movs	r0, #0
 8002518:	f7fe fbe2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC7);
 800251c:	20c7      	movs	r0, #199	; 0xc7
 800251e:	f7fe fbdf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002522:	2000      	movs	r0, #0
 8002524:	f7fe fbdc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD1);
 8002528:	20d1      	movs	r0, #209	; 0xd1
 800252a:	f7fe fbd9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800252e:	2000      	movs	r0, #0
 8002530:	f7fe fbd6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD5);
 8002534:	20d5      	movs	r0, #213	; 0xd5
 8002536:	f7fe fbd3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800253a:	2000      	movs	r0, #0
 800253c:	f7fe fbd0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDD);
 8002540:	20dd      	movs	r0, #221	; 0xdd
 8002542:	f7fe fbcd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002546:	2000      	movs	r0, #0
 8002548:	f7fe fbca 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 800254c:	20f3      	movs	r0, #243	; 0xf3
 800254e:	f7fe fbc7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002552:	2000      	movs	r0, #0
 8002554:	f7fe fbc4 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE4);
 8002558:	20e4      	movs	r0, #228	; 0xe4
 800255a:	f7fe fbad 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 800255e:	2001      	movs	r0, #1
 8002560:	f7fe fbbe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002564:	2000      	movs	r0, #0
 8002566:	f7fe fbbb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 800256a:	2001      	movs	r0, #1
 800256c:	f7fe fbb8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002570:	2000      	movs	r0, #0
 8002572:	f7fe fbb5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8002576:	2002      	movs	r0, #2
 8002578:	f7fe fbb2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800257c:	2000      	movs	r0, #0
 800257e:	f7fe fbaf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2A);
 8002582:	202a      	movs	r0, #42	; 0x2a
 8002584:	f7fe fbac 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002588:	2000      	movs	r0, #0
 800258a:	f7fe fba9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 800258e:	203c      	movs	r0, #60	; 0x3c
 8002590:	f7fe fba6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002594:	2000      	movs	r0, #0
 8002596:	f7fe fba3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x4B);
 800259a:	204b      	movs	r0, #75	; 0x4b
 800259c:	f7fe fba0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025a0:	2000      	movs	r0, #0
 80025a2:	f7fe fb9d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 80025a6:	205d      	movs	r0, #93	; 0x5d
 80025a8:	f7fe fb9a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025ac:	2000      	movs	r0, #0
 80025ae:	f7fe fb97 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x74);
 80025b2:	2074      	movs	r0, #116	; 0x74
 80025b4:	f7fe fb94 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025b8:	2000      	movs	r0, #0
 80025ba:	f7fe fb91 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x84);
 80025be:	2084      	movs	r0, #132	; 0x84
 80025c0:	f7fe fb8e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025c4:	2000      	movs	r0, #0
 80025c6:	f7fe fb8b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x93);
 80025ca:	2093      	movs	r0, #147	; 0x93
 80025cc:	f7fe fb88 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025d0:	2000      	movs	r0, #0
 80025d2:	f7fe fb85 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA2);
 80025d6:	20a2      	movs	r0, #162	; 0xa2
 80025d8:	f7fe fb82 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025dc:	2000      	movs	r0, #0
 80025de:	f7fe fb7f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB3);
 80025e2:	20b3      	movs	r0, #179	; 0xb3
 80025e4:	f7fe fb7c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025e8:	2000      	movs	r0, #0
 80025ea:	f7fe fb79 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBE);
 80025ee:	20be      	movs	r0, #190	; 0xbe
 80025f0:	f7fe fb76 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7fe fb73 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 80025fa:	20c4      	movs	r0, #196	; 0xc4
 80025fc:	f7fe fb70 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002600:	2000      	movs	r0, #0
 8002602:	f7fe fb6d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCD);
 8002606:	20cd      	movs	r0, #205	; 0xcd
 8002608:	f7fe fb6a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800260c:	2000      	movs	r0, #0
 800260e:	f7fe fb67 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD3);
 8002612:	20d3      	movs	r0, #211	; 0xd3
 8002614:	f7fe fb64 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002618:	2000      	movs	r0, #0
 800261a:	f7fe fb61 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDD);
 800261e:	20dd      	movs	r0, #221	; 0xdd
 8002620:	f7fe fb5e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002624:	2000      	movs	r0, #0
 8002626:	f7fe fb5b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 800262a:	20f3      	movs	r0, #243	; 0xf3
 800262c:	f7fe fb58 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002630:	2000      	movs	r0, #0
 8002632:	f7fe fb55 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE5);
 8002636:	20e5      	movs	r0, #229	; 0xe5
 8002638:	f7fe fb3e 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 800263c:	2000      	movs	r0, #0
 800263e:	f7fe fb4f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002642:	2000      	movs	r0, #0
 8002644:	f7fe fb4c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002648:	2000      	movs	r0, #0
 800264a:	f7fe fb49 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800264e:	2000      	movs	r0, #0
 8002650:	f7fe fb46 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8002654:	2002      	movs	r0, #2
 8002656:	f7fe fb43 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800265a:	2000      	movs	r0, #0
 800265c:	f7fe fb40 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8002660:	2029      	movs	r0, #41	; 0x29
 8002662:	f7fe fb3d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002666:	2000      	movs	r0, #0
 8002668:	f7fe fb3a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 800266c:	203c      	movs	r0, #60	; 0x3c
 800266e:	f7fe fb37 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002672:	2000      	movs	r0, #0
 8002674:	f7fe fb34 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x4B);
 8002678:	204b      	movs	r0, #75	; 0x4b
 800267a:	f7fe fb31 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800267e:	2000      	movs	r0, #0
 8002680:	f7fe fb2e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 8002684:	205d      	movs	r0, #93	; 0x5d
 8002686:	f7fe fb2b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800268a:	2000      	movs	r0, #0
 800268c:	f7fe fb28 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x74);
 8002690:	2074      	movs	r0, #116	; 0x74
 8002692:	f7fe fb25 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002696:	2000      	movs	r0, #0
 8002698:	f7fe fb22 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x84);
 800269c:	2084      	movs	r0, #132	; 0x84
 800269e:	f7fe fb1f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026a2:	2000      	movs	r0, #0
 80026a4:	f7fe fb1c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x93);
 80026a8:	2093      	movs	r0, #147	; 0x93
 80026aa:	f7fe fb19 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026ae:	2000      	movs	r0, #0
 80026b0:	f7fe fb16 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA2);
 80026b4:	20a2      	movs	r0, #162	; 0xa2
 80026b6:	f7fe fb13 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026ba:	2000      	movs	r0, #0
 80026bc:	f7fe fb10 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB3);
 80026c0:	20b3      	movs	r0, #179	; 0xb3
 80026c2:	f7fe fb0d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026c6:	2000      	movs	r0, #0
 80026c8:	f7fe fb0a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBE);
 80026cc:	20be      	movs	r0, #190	; 0xbe
 80026ce:	f7fe fb07 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026d2:	2000      	movs	r0, #0
 80026d4:	f7fe fb04 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 80026d8:	20c4      	movs	r0, #196	; 0xc4
 80026da:	f7fe fb01 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026de:	2000      	movs	r0, #0
 80026e0:	f7fe fafe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCD);
 80026e4:	20cd      	movs	r0, #205	; 0xcd
 80026e6:	f7fe fafb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe faf8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD3);
 80026f0:	20d3      	movs	r0, #211	; 0xd3
 80026f2:	f7fe faf5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f7fe faf2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDC);
 80026fc:	20dc      	movs	r0, #220	; 0xdc
 80026fe:	f7fe faef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002702:	2000      	movs	r0, #0
 8002704:	f7fe faec 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 8002708:	20f3      	movs	r0, #243	; 0xf3
 800270a:	f7fe fae9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800270e:	2000      	movs	r0, #0
 8002710:	f7fe fae6 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE6);
 8002714:	20e6      	movs	r0, #230	; 0xe6
 8002716:	f7fe facf 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x11);
 800271a:	2011      	movs	r0, #17
 800271c:	f7fe fae0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002720:	2000      	movs	r0, #0
 8002722:	f7fe fadd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x34);
 8002726:	2034      	movs	r0, #52	; 0x34
 8002728:	f7fe fada 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800272c:	2000      	movs	r0, #0
 800272e:	f7fe fad7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x56);
 8002732:	2056      	movs	r0, #86	; 0x56
 8002734:	f7fe fad4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002738:	2000      	movs	r0, #0
 800273a:	f7fe fad1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x76);
 800273e:	2076      	movs	r0, #118	; 0x76
 8002740:	f7fe face 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002744:	2000      	movs	r0, #0
 8002746:	f7fe facb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x77);
 800274a:	2077      	movs	r0, #119	; 0x77
 800274c:	f7fe fac8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002750:	2000      	movs	r0, #0
 8002752:	f7fe fac5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 8002756:	2066      	movs	r0, #102	; 0x66
 8002758:	f7fe fac2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800275c:	2000      	movs	r0, #0
 800275e:	f7fe fabf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 8002762:	2088      	movs	r0, #136	; 0x88
 8002764:	f7fe fabc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002768:	2000      	movs	r0, #0
 800276a:	f7fe fab9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 800276e:	2099      	movs	r0, #153	; 0x99
 8002770:	f7fe fab6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002774:	2000      	movs	r0, #0
 8002776:	f7fe fab3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBB);
 800277a:	20bb      	movs	r0, #187	; 0xbb
 800277c:	f7fe fab0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002780:	2000      	movs	r0, #0
 8002782:	f7fe faad 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002786:	2099      	movs	r0, #153	; 0x99
 8002788:	f7fe faaa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800278c:	2000      	movs	r0, #0
 800278e:	f7fe faa7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 8002792:	2066      	movs	r0, #102	; 0x66
 8002794:	f7fe faa4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002798:	2000      	movs	r0, #0
 800279a:	f7fe faa1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 800279e:	2055      	movs	r0, #85	; 0x55
 80027a0:	f7fe fa9e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027a4:	2000      	movs	r0, #0
 80027a6:	f7fe fa9b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 80027aa:	2055      	movs	r0, #85	; 0x55
 80027ac:	f7fe fa98 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027b0:	2000      	movs	r0, #0
 80027b2:	f7fe fa95 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x45);
 80027b6:	2045      	movs	r0, #69	; 0x45
 80027b8:	f7fe fa92 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027bc:	2000      	movs	r0, #0
 80027be:	f7fe fa8f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x43);
 80027c2:	2043      	movs	r0, #67	; 0x43
 80027c4:	f7fe fa8c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027c8:	2000      	movs	r0, #0
 80027ca:	f7fe fa89 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80027ce:	2044      	movs	r0, #68	; 0x44
 80027d0:	f7fe fa86 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027d4:	2000      	movs	r0, #0
 80027d6:	f7fe fa83 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE7);
 80027da:	20e7      	movs	r0, #231	; 0xe7
 80027dc:	f7fe fa6c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x32);
 80027e0:	2032      	movs	r0, #50	; 0x32
 80027e2:	f7fe fa7d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027e6:	2000      	movs	r0, #0
 80027e8:	f7fe fa7a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 80027ec:	2055      	movs	r0, #85	; 0x55
 80027ee:	f7fe fa77 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7fe fa74 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x76);
 80027f8:	2076      	movs	r0, #118	; 0x76
 80027fa:	f7fe fa71 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027fe:	2000      	movs	r0, #0
 8002800:	f7fe fa6e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 8002804:	2066      	movs	r0, #102	; 0x66
 8002806:	f7fe fa6b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800280a:	2000      	movs	r0, #0
 800280c:	f7fe fa68 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x67);
 8002810:	2067      	movs	r0, #103	; 0x67
 8002812:	f7fe fa65 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002816:	2000      	movs	r0, #0
 8002818:	f7fe fa62 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x67);
 800281c:	2067      	movs	r0, #103	; 0x67
 800281e:	f7fe fa5f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002822:	2000      	movs	r0, #0
 8002824:	f7fe fa5c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x87);
 8002828:	2087      	movs	r0, #135	; 0x87
 800282a:	f7fe fa59 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800282e:	2000      	movs	r0, #0
 8002830:	f7fe fa56 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002834:	2099      	movs	r0, #153	; 0x99
 8002836:	f7fe fa53 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800283a:	2000      	movs	r0, #0
 800283c:	f7fe fa50 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBB);
 8002840:	20bb      	movs	r0, #187	; 0xbb
 8002842:	f7fe fa4d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002846:	2000      	movs	r0, #0
 8002848:	f7fe fa4a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 800284c:	2099      	movs	r0, #153	; 0x99
 800284e:	f7fe fa47 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002852:	2000      	movs	r0, #0
 8002854:	f7fe fa44 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x77);
 8002858:	2077      	movs	r0, #119	; 0x77
 800285a:	f7fe fa41 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800285e:	2000      	movs	r0, #0
 8002860:	f7fe fa3e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 8002864:	2044      	movs	r0, #68	; 0x44
 8002866:	f7fe fa3b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800286a:	2000      	movs	r0, #0
 800286c:	f7fe fa38 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x56);
 8002870:	2056      	movs	r0, #86	; 0x56
 8002872:	f7fe fa35 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002876:	2000      	movs	r0, #0
 8002878:	f7fe fa32 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x23);
 800287c:	2023      	movs	r0, #35	; 0x23
 800287e:	f7fe fa2f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002882:	2000      	movs	r0, #0
 8002884:	f7fe fa2c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 8002888:	2033      	movs	r0, #51	; 0x33
 800288a:	f7fe fa29 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800288e:	2000      	movs	r0, #0
 8002890:	f7fe fa26 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x45);
 8002894:	2045      	movs	r0, #69	; 0x45
 8002896:	f7fe fa23 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800289a:	2000      	movs	r0, #0
 800289c:	f7fe fa20 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE8);
 80028a0:	20e8      	movs	r0, #232	; 0xe8
 80028a2:	f7fe fa09 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80028a6:	2000      	movs	r0, #0
 80028a8:	f7fe fa1a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7fe fa17 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 80028b2:	2099      	movs	r0, #153	; 0x99
 80028b4:	f7fe fa14 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7fe fa11 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x87);
 80028be:	2087      	movs	r0, #135	; 0x87
 80028c0:	f7fe fa0e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028c4:	2000      	movs	r0, #0
 80028c6:	f7fe fa0b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 80028ca:	2088      	movs	r0, #136	; 0x88
 80028cc:	f7fe fa08 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7fe fa05 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x77);
 80028d6:	2077      	movs	r0, #119	; 0x77
 80028d8:	f7fe fa02 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028dc:	2000      	movs	r0, #0
 80028de:	f7fe f9ff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 80028e2:	2066      	movs	r0, #102	; 0x66
 80028e4:	f7fe f9fc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028e8:	2000      	movs	r0, #0
 80028ea:	f7fe f9f9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 80028ee:	2088      	movs	r0, #136	; 0x88
 80028f0:	f7fe f9f6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7fe f9f3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xAA);
 80028fa:	20aa      	movs	r0, #170	; 0xaa
 80028fc:	f7fe f9f0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002900:	2000      	movs	r0, #0
 8002902:	f7fe f9ed 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBB);
 8002906:	20bb      	movs	r0, #187	; 0xbb
 8002908:	f7fe f9ea 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800290c:	2000      	movs	r0, #0
 800290e:	f7fe f9e7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002912:	2099      	movs	r0, #153	; 0x99
 8002914:	f7fe f9e4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002918:	2000      	movs	r0, #0
 800291a:	f7fe f9e1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 800291e:	2066      	movs	r0, #102	; 0x66
 8002920:	f7fe f9de 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002924:	2000      	movs	r0, #0
 8002926:	f7fe f9db 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 800292a:	2055      	movs	r0, #85	; 0x55
 800292c:	f7fe f9d8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002930:	2000      	movs	r0, #0
 8002932:	f7fe f9d5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 8002936:	2055      	movs	r0, #85	; 0x55
 8002938:	f7fe f9d2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800293c:	2000      	movs	r0, #0
 800293e:	f7fe f9cf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 8002942:	2044      	movs	r0, #68	; 0x44
 8002944:	f7fe f9cc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002948:	2000      	movs	r0, #0
 800294a:	f7fe f9c9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 800294e:	2044      	movs	r0, #68	; 0x44
 8002950:	f7fe f9c6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002954:	2000      	movs	r0, #0
 8002956:	f7fe f9c3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 800295a:	2055      	movs	r0, #85	; 0x55
 800295c:	f7fe f9c0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002960:	2000      	movs	r0, #0
 8002962:	f7fe f9bd 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE9);
 8002966:	20e9      	movs	r0, #233	; 0xe9
 8002968:	f7fe f9a6 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xAA);
 800296c:	20aa      	movs	r0, #170	; 0xaa
 800296e:	f7fe f9b7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002972:	2000      	movs	r0, #0
 8002974:	f7fe f9b4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002978:	2000      	movs	r0, #0
 800297a:	f7fe f9b1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800297e:	2000      	movs	r0, #0
 8002980:	f7fe f9ae 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x00);
 8002984:	2000      	movs	r0, #0
 8002986:	f7fe f997 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xAA);
 800298a:	20aa      	movs	r0, #170	; 0xaa
 800298c:	f7fe f9a8 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xCF);
 8002990:	20cf      	movs	r0, #207	; 0xcf
 8002992:	f7fe f991 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002996:	2000      	movs	r0, #0
 8002998:	f7fe f9a2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800299c:	2000      	movs	r0, #0
 800299e:	f7fe f99f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029a2:	2000      	movs	r0, #0
 80029a4:	f7fe f99c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029a8:	2000      	movs	r0, #0
 80029aa:	f7fe f999 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029ae:	2000      	movs	r0, #0
 80029b0:	f7fe f996 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029b4:	2000      	movs	r0, #0
 80029b6:	f7fe f993 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029ba:	2000      	movs	r0, #0
 80029bc:	f7fe f990 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029c0:	2000      	movs	r0, #0
 80029c2:	f7fe f98d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029c6:	2000      	movs	r0, #0
 80029c8:	f7fe f98a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029cc:	2000      	movs	r0, #0
 80029ce:	f7fe f987 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029d2:	2000      	movs	r0, #0
 80029d4:	f7fe f984 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029d8:	2000      	movs	r0, #0
 80029da:	f7fe f981 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029de:	2000      	movs	r0, #0
 80029e0:	f7fe f97e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029e4:	2000      	movs	r0, #0
 80029e6:	f7fe f97b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029ea:	2000      	movs	r0, #0
 80029ec:	f7fe f978 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029f0:	2000      	movs	r0, #0
 80029f2:	f7fe f975 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029f6:	2000      	movs	r0, #0
 80029f8:	f7fe f972 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF0);
 80029fc:	20f0      	movs	r0, #240	; 0xf0
 80029fe:	f7fe f95b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002a02:	2000      	movs	r0, #0
 8002a04:	f7fe f96c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x50);
 8002a08:	2050      	movs	r0, #80	; 0x50
 8002a0a:	f7fe f969 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a0e:	2000      	movs	r0, #0
 8002a10:	f7fe f966 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a14:	2000      	movs	r0, #0
 8002a16:	f7fe f963 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	f7fe f960 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF3);
 8002a20:	20f3      	movs	r0, #243	; 0xf3
 8002a22:	f7fe f949 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002a26:	2000      	movs	r0, #0
 8002a28:	f7fe f95a 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF9);
 8002a2c:	20f9      	movs	r0, #249	; 0xf9
 8002a2e:	f7fe f943 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x06);
 8002a32:	2006      	movs	r0, #6
 8002a34:	f7fe f954 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x10);
 8002a38:	2010      	movs	r0, #16
 8002a3a:	f7fe f951 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8002a3e:	2029      	movs	r0, #41	; 0x29
 8002a40:	f7fe f94e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a44:	2000      	movs	r0, #0
 8002a46:	f7fe f94b 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x3A);
 8002a4a:	203a      	movs	r0, #58	; 0x3a
 8002a4c:	f7fe f934 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x55);	//66
 8002a50:	2055      	movs	r0, #85	; 0x55
 8002a52:	f7fe f945 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x11);
 8002a56:	2011      	movs	r0, #17
 8002a58:	f7fe f92e 	bl	8000cb8 <LCD_WR_REG>
        delay_ms(100);
 8002a5c:	2064      	movs	r0, #100	; 0x64
 8002a5e:	f001 fde1 	bl	8004624 <delay_ms>
        LCD_WR_REG(0x29);
 8002a62:	2029      	movs	r0, #41	; 0x29
 8002a64:	f7fe f928 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_REG(0x35);
 8002a68:	2035      	movs	r0, #53	; 0x35
 8002a6a:	f7fe f925 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f7fe f936 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x51);
 8002a74:	2051      	movs	r0, #81	; 0x51
 8002a76:	f7fe f91f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xFF);
 8002a7a:	20ff      	movs	r0, #255	; 0xff
 8002a7c:	f7fe f930 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x53);
 8002a80:	2053      	movs	r0, #83	; 0x53
 8002a82:	f7fe f919 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x2C);
 8002a86:	202c      	movs	r0, #44	; 0x2c
 8002a88:	f7fe f92a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x55);
 8002a8c:	2055      	movs	r0, #85	; 0x55
 8002a8e:	f7fe f913 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x82);
 8002a92:	2082      	movs	r0, #130	; 0x82
 8002a94:	f7fe f924 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x2c);
 8002a98:	202c      	movs	r0, #44	; 0x2c
 8002a9a:	f7fe f90d 	bl	8000cb8 <LCD_WR_REG>
 8002a9e:	f001 b847 	b.w	8003b30 <LCD_Init+0x25c0>
    }
    else if (lcddev.id == 0x5510)
 8002aa2:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <LCD_Init+0x1544>)
 8002aa4:	889b      	ldrh	r3, [r3, #4]
 8002aa6:	f245 5210 	movw	r2, #21776	; 0x5510
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	f040 8781 	bne.w	80039b2 <LCD_Init+0x2442>
 8002ab0:	e002      	b.n	8002ab8 <LCD_Init+0x1548>
 8002ab2:	bf00      	nop
 8002ab4:	20000208 	.word	0x20000208
    {
        LCD_WriteReg(0xF000, 0x55);
 8002ab8:	2155      	movs	r1, #85	; 0x55
 8002aba:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8002abe:	f7fe f933 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF001, 0xAA);
 8002ac2:	21aa      	movs	r1, #170	; 0xaa
 8002ac4:	f24f 0001 	movw	r0, #61441	; 0xf001
 8002ac8:	f7fe f92e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF002, 0x52);
 8002acc:	2152      	movs	r1, #82	; 0x52
 8002ace:	f24f 0002 	movw	r0, #61442	; 0xf002
 8002ad2:	f7fe f929 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF003, 0x08);
 8002ad6:	2108      	movs	r1, #8
 8002ad8:	f24f 0003 	movw	r0, #61443	; 0xf003
 8002adc:	f7fe f924 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF004, 0x01);
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	f24f 0004 	movw	r0, #61444	; 0xf004
 8002ae6:	f7fe f91f 	bl	8000d28 <LCD_WriteReg>
        //AVDD Set AVDD 5.2V
        LCD_WriteReg(0xB000, 0x0D);
 8002aea:	210d      	movs	r1, #13
 8002aec:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8002af0:	f7fe f91a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB001, 0x0D);
 8002af4:	210d      	movs	r1, #13
 8002af6:	f24b 0001 	movw	r0, #45057	; 0xb001
 8002afa:	f7fe f915 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB002, 0x0D);
 8002afe:	210d      	movs	r1, #13
 8002b00:	f24b 0002 	movw	r0, #45058	; 0xb002
 8002b04:	f7fe f910 	bl	8000d28 <LCD_WriteReg>
        //AVDD ratio
        LCD_WriteReg(0xB600, 0x34);
 8002b08:	2134      	movs	r1, #52	; 0x34
 8002b0a:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8002b0e:	f7fe f90b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB601, 0x34);
 8002b12:	2134      	movs	r1, #52	; 0x34
 8002b14:	f24b 6001 	movw	r0, #46593	; 0xb601
 8002b18:	f7fe f906 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB602, 0x34);
 8002b1c:	2134      	movs	r1, #52	; 0x34
 8002b1e:	f24b 6002 	movw	r0, #46594	; 0xb602
 8002b22:	f7fe f901 	bl	8000d28 <LCD_WriteReg>
        //AVEE -5.2V
        LCD_WriteReg(0xB100, 0x0D);
 8002b26:	210d      	movs	r1, #13
 8002b28:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8002b2c:	f7fe f8fc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB101, 0x0D);
 8002b30:	210d      	movs	r1, #13
 8002b32:	f24b 1001 	movw	r0, #45313	; 0xb101
 8002b36:	f7fe f8f7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB102, 0x0D);
 8002b3a:	210d      	movs	r1, #13
 8002b3c:	f24b 1002 	movw	r0, #45314	; 0xb102
 8002b40:	f7fe f8f2 	bl	8000d28 <LCD_WriteReg>
        //AVEE ratio
        LCD_WriteReg(0xB700, 0x34);
 8002b44:	2134      	movs	r1, #52	; 0x34
 8002b46:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8002b4a:	f7fe f8ed 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB701, 0x34);
 8002b4e:	2134      	movs	r1, #52	; 0x34
 8002b50:	f24b 7001 	movw	r0, #46849	; 0xb701
 8002b54:	f7fe f8e8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB702, 0x34);
 8002b58:	2134      	movs	r1, #52	; 0x34
 8002b5a:	f24b 7002 	movw	r0, #46850	; 0xb702
 8002b5e:	f7fe f8e3 	bl	8000d28 <LCD_WriteReg>
        //VCL -2.5V
        LCD_WriteReg(0xB200, 0x00);
 8002b62:	2100      	movs	r1, #0
 8002b64:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8002b68:	f7fe f8de 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB201, 0x00);
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	f24b 2001 	movw	r0, #45569	; 0xb201
 8002b72:	f7fe f8d9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB202, 0x00);
 8002b76:	2100      	movs	r1, #0
 8002b78:	f24b 2002 	movw	r0, #45570	; 0xb202
 8002b7c:	f7fe f8d4 	bl	8000d28 <LCD_WriteReg>
        //VCL ratio
        LCD_WriteReg(0xB800, 0x24);
 8002b80:	2124      	movs	r1, #36	; 0x24
 8002b82:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8002b86:	f7fe f8cf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB801, 0x24);
 8002b8a:	2124      	movs	r1, #36	; 0x24
 8002b8c:	f64b 0001 	movw	r0, #47105	; 0xb801
 8002b90:	f7fe f8ca 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB802, 0x24);
 8002b94:	2124      	movs	r1, #36	; 0x24
 8002b96:	f64b 0002 	movw	r0, #47106	; 0xb802
 8002b9a:	f7fe f8c5 	bl	8000d28 <LCD_WriteReg>
        //VGH 15V (Free pump)
        LCD_WriteReg(0xBF00, 0x01);
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 8002ba4:	f7fe f8c0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB300, 0x0F);
 8002ba8:	210f      	movs	r1, #15
 8002baa:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8002bae:	f7fe f8bb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB301, 0x0F);
 8002bb2:	210f      	movs	r1, #15
 8002bb4:	f24b 3001 	movw	r0, #45825	; 0xb301
 8002bb8:	f7fe f8b6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB302, 0x0F);
 8002bbc:	210f      	movs	r1, #15
 8002bbe:	f24b 3002 	movw	r0, #45826	; 0xb302
 8002bc2:	f7fe f8b1 	bl	8000d28 <LCD_WriteReg>
        //VGH ratio
        LCD_WriteReg(0xB900, 0x34);
 8002bc6:	2134      	movs	r1, #52	; 0x34
 8002bc8:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8002bcc:	f7fe f8ac 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB901, 0x34);
 8002bd0:	2134      	movs	r1, #52	; 0x34
 8002bd2:	f64b 1001 	movw	r0, #47361	; 0xb901
 8002bd6:	f7fe f8a7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB902, 0x34);
 8002bda:	2134      	movs	r1, #52	; 0x34
 8002bdc:	f64b 1002 	movw	r0, #47362	; 0xb902
 8002be0:	f7fe f8a2 	bl	8000d28 <LCD_WriteReg>
        //VGL_REG -10V
        LCD_WriteReg(0xB500, 0x08);
 8002be4:	2108      	movs	r1, #8
 8002be6:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8002bea:	f7fe f89d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB501, 0x08);
 8002bee:	2108      	movs	r1, #8
 8002bf0:	f24b 5001 	movw	r0, #46337	; 0xb501
 8002bf4:	f7fe f898 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB502, 0x08);
 8002bf8:	2108      	movs	r1, #8
 8002bfa:	f24b 5002 	movw	r0, #46338	; 0xb502
 8002bfe:	f7fe f893 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC200, 0x03);
 8002c02:	2103      	movs	r1, #3
 8002c04:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8002c08:	f7fe f88e 	bl	8000d28 <LCD_WriteReg>
        //VGLX ratio
        LCD_WriteReg(0xBA00, 0x24);
 8002c0c:	2124      	movs	r1, #36	; 0x24
 8002c0e:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8002c12:	f7fe f889 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBA01, 0x24);
 8002c16:	2124      	movs	r1, #36	; 0x24
 8002c18:	f64b 2001 	movw	r0, #47617	; 0xba01
 8002c1c:	f7fe f884 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBA02, 0x24);
 8002c20:	2124      	movs	r1, #36	; 0x24
 8002c22:	f64b 2002 	movw	r0, #47618	; 0xba02
 8002c26:	f7fe f87f 	bl	8000d28 <LCD_WriteReg>
        //VGMP/VGSP 4.5V/0V
        LCD_WriteReg(0xBC00, 0x00);
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8002c30:	f7fe f87a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC01, 0x78);
 8002c34:	2178      	movs	r1, #120	; 0x78
 8002c36:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8002c3a:	f7fe f875 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC02, 0x00);
 8002c3e:	2100      	movs	r1, #0
 8002c40:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8002c44:	f7fe f870 	bl	8000d28 <LCD_WriteReg>
        //VGMN/VGSN -4.5V/0V
        LCD_WriteReg(0xBD00, 0x00);
 8002c48:	2100      	movs	r1, #0
 8002c4a:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8002c4e:	f7fe f86b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBD01, 0x78);
 8002c52:	2178      	movs	r1, #120	; 0x78
 8002c54:	f64b 5001 	movw	r0, #48385	; 0xbd01
 8002c58:	f7fe f866 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBD02, 0x00);
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f64b 5002 	movw	r0, #48386	; 0xbd02
 8002c62:	f7fe f861 	bl	8000d28 <LCD_WriteReg>
        //VCOM
        LCD_WriteReg(0xBE00, 0x00);
 8002c66:	2100      	movs	r1, #0
 8002c68:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 8002c6c:	f7fe f85c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBE01, 0x64);
 8002c70:	2164      	movs	r1, #100	; 0x64
 8002c72:	f64b 6001 	movw	r0, #48641	; 0xbe01
 8002c76:	f7fe f857 	bl	8000d28 <LCD_WriteReg>
        //Gamma Setting
        LCD_WriteReg(0xD100, 0x00);
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 8002c80:	f7fe f852 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD101, 0x33);
 8002c84:	2133      	movs	r1, #51	; 0x33
 8002c86:	f24d 1001 	movw	r0, #53505	; 0xd101
 8002c8a:	f7fe f84d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD102, 0x00);
 8002c8e:	2100      	movs	r1, #0
 8002c90:	f24d 1002 	movw	r0, #53506	; 0xd102
 8002c94:	f7fe f848 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD103, 0x34);
 8002c98:	2134      	movs	r1, #52	; 0x34
 8002c9a:	f24d 1003 	movw	r0, #53507	; 0xd103
 8002c9e:	f7fe f843 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD104, 0x00);
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	f24d 1004 	movw	r0, #53508	; 0xd104
 8002ca8:	f7fe f83e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD105, 0x3A);
 8002cac:	213a      	movs	r1, #58	; 0x3a
 8002cae:	f24d 1005 	movw	r0, #53509	; 0xd105
 8002cb2:	f7fe f839 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD106, 0x00);
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	f24d 1006 	movw	r0, #53510	; 0xd106
 8002cbc:	f7fe f834 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD107, 0x4A);
 8002cc0:	214a      	movs	r1, #74	; 0x4a
 8002cc2:	f24d 1007 	movw	r0, #53511	; 0xd107
 8002cc6:	f7fe f82f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD108, 0x00);
 8002cca:	2100      	movs	r1, #0
 8002ccc:	f24d 1008 	movw	r0, #53512	; 0xd108
 8002cd0:	f7fe f82a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD109, 0x5C);
 8002cd4:	215c      	movs	r1, #92	; 0x5c
 8002cd6:	f24d 1009 	movw	r0, #53513	; 0xd109
 8002cda:	f7fe f825 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10A, 0x00);
 8002cde:	2100      	movs	r1, #0
 8002ce0:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8002ce4:	f7fe f820 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10B, 0x81);
 8002ce8:	2181      	movs	r1, #129	; 0x81
 8002cea:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8002cee:	f7fe f81b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10C, 0x00);
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8002cf8:	f7fe f816 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10D, 0xA6);
 8002cfc:	21a6      	movs	r1, #166	; 0xa6
 8002cfe:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8002d02:	f7fe f811 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10E, 0x00);
 8002d06:	2100      	movs	r1, #0
 8002d08:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8002d0c:	f7fe f80c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10F, 0xE5);
 8002d10:	21e5      	movs	r1, #229	; 0xe5
 8002d12:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8002d16:	f7fe f807 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD110, 0x01);
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	f24d 1010 	movw	r0, #53520	; 0xd110
 8002d20:	f7fe f802 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD111, 0x13);
 8002d24:	2113      	movs	r1, #19
 8002d26:	f24d 1011 	movw	r0, #53521	; 0xd111
 8002d2a:	f7fd fffd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD112, 0x01);
 8002d2e:	2101      	movs	r1, #1
 8002d30:	f24d 1012 	movw	r0, #53522	; 0xd112
 8002d34:	f7fd fff8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD113, 0x54);
 8002d38:	2154      	movs	r1, #84	; 0x54
 8002d3a:	f24d 1013 	movw	r0, #53523	; 0xd113
 8002d3e:	f7fd fff3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD114, 0x01);
 8002d42:	2101      	movs	r1, #1
 8002d44:	f24d 1014 	movw	r0, #53524	; 0xd114
 8002d48:	f7fd ffee 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD115, 0x82);
 8002d4c:	2182      	movs	r1, #130	; 0x82
 8002d4e:	f24d 1015 	movw	r0, #53525	; 0xd115
 8002d52:	f7fd ffe9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD116, 0x01);
 8002d56:	2101      	movs	r1, #1
 8002d58:	f24d 1016 	movw	r0, #53526	; 0xd116
 8002d5c:	f7fd ffe4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD117, 0xCA);
 8002d60:	21ca      	movs	r1, #202	; 0xca
 8002d62:	f24d 1017 	movw	r0, #53527	; 0xd117
 8002d66:	f7fd ffdf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD118, 0x02);
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	f24d 1018 	movw	r0, #53528	; 0xd118
 8002d70:	f7fd ffda 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD119, 0x00);
 8002d74:	2100      	movs	r1, #0
 8002d76:	f24d 1019 	movw	r0, #53529	; 0xd119
 8002d7a:	f7fd ffd5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11A, 0x02);
 8002d7e:	2102      	movs	r1, #2
 8002d80:	f24d 101a 	movw	r0, #53530	; 0xd11a
 8002d84:	f7fd ffd0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11B, 0x01);
 8002d88:	2101      	movs	r1, #1
 8002d8a:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8002d8e:	f7fd ffcb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11C, 0x02);
 8002d92:	2102      	movs	r1, #2
 8002d94:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8002d98:	f7fd ffc6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11D, 0x34);
 8002d9c:	2134      	movs	r1, #52	; 0x34
 8002d9e:	f24d 101d 	movw	r0, #53533	; 0xd11d
 8002da2:	f7fd ffc1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11E, 0x02);
 8002da6:	2102      	movs	r1, #2
 8002da8:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8002dac:	f7fd ffbc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11F, 0x67);
 8002db0:	2167      	movs	r1, #103	; 0x67
 8002db2:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8002db6:	f7fd ffb7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD120, 0x02);
 8002dba:	2102      	movs	r1, #2
 8002dbc:	f24d 1020 	movw	r0, #53536	; 0xd120
 8002dc0:	f7fd ffb2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD121, 0x84);
 8002dc4:	2184      	movs	r1, #132	; 0x84
 8002dc6:	f24d 1021 	movw	r0, #53537	; 0xd121
 8002dca:	f7fd ffad 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD122, 0x02);
 8002dce:	2102      	movs	r1, #2
 8002dd0:	f24d 1022 	movw	r0, #53538	; 0xd122
 8002dd4:	f7fd ffa8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD123, 0xA4);
 8002dd8:	21a4      	movs	r1, #164	; 0xa4
 8002dda:	f24d 1023 	movw	r0, #53539	; 0xd123
 8002dde:	f7fd ffa3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD124, 0x02);
 8002de2:	2102      	movs	r1, #2
 8002de4:	f24d 1024 	movw	r0, #53540	; 0xd124
 8002de8:	f7fd ff9e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD125, 0xB7);
 8002dec:	21b7      	movs	r1, #183	; 0xb7
 8002dee:	f24d 1025 	movw	r0, #53541	; 0xd125
 8002df2:	f7fd ff99 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD126, 0x02);
 8002df6:	2102      	movs	r1, #2
 8002df8:	f24d 1026 	movw	r0, #53542	; 0xd126
 8002dfc:	f7fd ff94 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD127, 0xCF);
 8002e00:	21cf      	movs	r1, #207	; 0xcf
 8002e02:	f24d 1027 	movw	r0, #53543	; 0xd127
 8002e06:	f7fd ff8f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD128, 0x02);
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	f24d 1028 	movw	r0, #53544	; 0xd128
 8002e10:	f7fd ff8a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD129, 0xDE);
 8002e14:	21de      	movs	r1, #222	; 0xde
 8002e16:	f24d 1029 	movw	r0, #53545	; 0xd129
 8002e1a:	f7fd ff85 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12A, 0x02);
 8002e1e:	2102      	movs	r1, #2
 8002e20:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8002e24:	f7fd ff80 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12B, 0xF2);
 8002e28:	21f2      	movs	r1, #242	; 0xf2
 8002e2a:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8002e2e:	f7fd ff7b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12C, 0x02);
 8002e32:	2102      	movs	r1, #2
 8002e34:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8002e38:	f7fd ff76 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12D, 0xFE);
 8002e3c:	21fe      	movs	r1, #254	; 0xfe
 8002e3e:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8002e42:	f7fd ff71 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12E, 0x03);
 8002e46:	2103      	movs	r1, #3
 8002e48:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8002e4c:	f7fd ff6c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12F, 0x10);
 8002e50:	2110      	movs	r1, #16
 8002e52:	f24d 102f 	movw	r0, #53551	; 0xd12f
 8002e56:	f7fd ff67 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD130, 0x03);
 8002e5a:	2103      	movs	r1, #3
 8002e5c:	f24d 1030 	movw	r0, #53552	; 0xd130
 8002e60:	f7fd ff62 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD131, 0x33);
 8002e64:	2133      	movs	r1, #51	; 0x33
 8002e66:	f24d 1031 	movw	r0, #53553	; 0xd131
 8002e6a:	f7fd ff5d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD132, 0x03);
 8002e6e:	2103      	movs	r1, #3
 8002e70:	f24d 1032 	movw	r0, #53554	; 0xd132
 8002e74:	f7fd ff58 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD133, 0x6D);
 8002e78:	216d      	movs	r1, #109	; 0x6d
 8002e7a:	f24d 1033 	movw	r0, #53555	; 0xd133
 8002e7e:	f7fd ff53 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD200, 0x00);
 8002e82:	2100      	movs	r1, #0
 8002e84:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8002e88:	f7fd ff4e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD201, 0x33);
 8002e8c:	2133      	movs	r1, #51	; 0x33
 8002e8e:	f24d 2001 	movw	r0, #53761	; 0xd201
 8002e92:	f7fd ff49 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD202, 0x00);
 8002e96:	2100      	movs	r1, #0
 8002e98:	f24d 2002 	movw	r0, #53762	; 0xd202
 8002e9c:	f7fd ff44 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD203, 0x34);
 8002ea0:	2134      	movs	r1, #52	; 0x34
 8002ea2:	f24d 2003 	movw	r0, #53763	; 0xd203
 8002ea6:	f7fd ff3f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD204, 0x00);
 8002eaa:	2100      	movs	r1, #0
 8002eac:	f24d 2004 	movw	r0, #53764	; 0xd204
 8002eb0:	f7fd ff3a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD205, 0x3A);
 8002eb4:	213a      	movs	r1, #58	; 0x3a
 8002eb6:	f24d 2005 	movw	r0, #53765	; 0xd205
 8002eba:	f7fd ff35 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD206, 0x00);
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f24d 2006 	movw	r0, #53766	; 0xd206
 8002ec4:	f7fd ff30 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD207, 0x4A);
 8002ec8:	214a      	movs	r1, #74	; 0x4a
 8002eca:	f24d 2007 	movw	r0, #53767	; 0xd207
 8002ece:	f7fd ff2b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD208, 0x00);
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	f24d 2008 	movw	r0, #53768	; 0xd208
 8002ed8:	f7fd ff26 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD209, 0x5C);
 8002edc:	215c      	movs	r1, #92	; 0x5c
 8002ede:	f24d 2009 	movw	r0, #53769	; 0xd209
 8002ee2:	f7fd ff21 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20A, 0x00);
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8002eec:	f7fd ff1c 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD20B, 0x81);
 8002ef0:	2181      	movs	r1, #129	; 0x81
 8002ef2:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8002ef6:	f7fd ff17 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20C, 0x00);
 8002efa:	2100      	movs	r1, #0
 8002efc:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8002f00:	f7fd ff12 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20D, 0xA6);
 8002f04:	21a6      	movs	r1, #166	; 0xa6
 8002f06:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8002f0a:	f7fd ff0d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20E, 0x00);
 8002f0e:	2100      	movs	r1, #0
 8002f10:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8002f14:	f7fd ff08 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20F, 0xE5);
 8002f18:	21e5      	movs	r1, #229	; 0xe5
 8002f1a:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8002f1e:	f7fd ff03 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD210, 0x01);
 8002f22:	2101      	movs	r1, #1
 8002f24:	f24d 2010 	movw	r0, #53776	; 0xd210
 8002f28:	f7fd fefe 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD211, 0x13);
 8002f2c:	2113      	movs	r1, #19
 8002f2e:	f24d 2011 	movw	r0, #53777	; 0xd211
 8002f32:	f7fd fef9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD212, 0x01);
 8002f36:	2101      	movs	r1, #1
 8002f38:	f24d 2012 	movw	r0, #53778	; 0xd212
 8002f3c:	f7fd fef4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD213, 0x54);
 8002f40:	2154      	movs	r1, #84	; 0x54
 8002f42:	f24d 2013 	movw	r0, #53779	; 0xd213
 8002f46:	f7fd feef 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD214, 0x01);
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	f24d 2014 	movw	r0, #53780	; 0xd214
 8002f50:	f7fd feea 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD215, 0x82);
 8002f54:	2182      	movs	r1, #130	; 0x82
 8002f56:	f24d 2015 	movw	r0, #53781	; 0xd215
 8002f5a:	f7fd fee5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD216, 0x01);
 8002f5e:	2101      	movs	r1, #1
 8002f60:	f24d 2016 	movw	r0, #53782	; 0xd216
 8002f64:	f7fd fee0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD217, 0xCA);
 8002f68:	21ca      	movs	r1, #202	; 0xca
 8002f6a:	f24d 2017 	movw	r0, #53783	; 0xd217
 8002f6e:	f7fd fedb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD218, 0x02);
 8002f72:	2102      	movs	r1, #2
 8002f74:	f24d 2018 	movw	r0, #53784	; 0xd218
 8002f78:	f7fd fed6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD219, 0x00);
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	f24d 2019 	movw	r0, #53785	; 0xd219
 8002f82:	f7fd fed1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21A, 0x02);
 8002f86:	2102      	movs	r1, #2
 8002f88:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8002f8c:	f7fd fecc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21B, 0x01);
 8002f90:	2101      	movs	r1, #1
 8002f92:	f24d 201b 	movw	r0, #53787	; 0xd21b
 8002f96:	f7fd fec7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21C, 0x02);
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	f24d 201c 	movw	r0, #53788	; 0xd21c
 8002fa0:	f7fd fec2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21D, 0x34);
 8002fa4:	2134      	movs	r1, #52	; 0x34
 8002fa6:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8002faa:	f7fd febd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21E, 0x02);
 8002fae:	2102      	movs	r1, #2
 8002fb0:	f24d 201e 	movw	r0, #53790	; 0xd21e
 8002fb4:	f7fd feb8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21F, 0x67);
 8002fb8:	2167      	movs	r1, #103	; 0x67
 8002fba:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8002fbe:	f7fd feb3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD220, 0x02);
 8002fc2:	2102      	movs	r1, #2
 8002fc4:	f24d 2020 	movw	r0, #53792	; 0xd220
 8002fc8:	f7fd feae 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD221, 0x84);
 8002fcc:	2184      	movs	r1, #132	; 0x84
 8002fce:	f24d 2021 	movw	r0, #53793	; 0xd221
 8002fd2:	f7fd fea9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD222, 0x02);
 8002fd6:	2102      	movs	r1, #2
 8002fd8:	f24d 2022 	movw	r0, #53794	; 0xd222
 8002fdc:	f7fd fea4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD223, 0xA4);
 8002fe0:	21a4      	movs	r1, #164	; 0xa4
 8002fe2:	f24d 2023 	movw	r0, #53795	; 0xd223
 8002fe6:	f7fd fe9f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD224, 0x02);
 8002fea:	2102      	movs	r1, #2
 8002fec:	f24d 2024 	movw	r0, #53796	; 0xd224
 8002ff0:	f7fd fe9a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD225, 0xB7);
 8002ff4:	21b7      	movs	r1, #183	; 0xb7
 8002ff6:	f24d 2025 	movw	r0, #53797	; 0xd225
 8002ffa:	f7fd fe95 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD226, 0x02);
 8002ffe:	2102      	movs	r1, #2
 8003000:	f24d 2026 	movw	r0, #53798	; 0xd226
 8003004:	f7fd fe90 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD227, 0xCF);
 8003008:	21cf      	movs	r1, #207	; 0xcf
 800300a:	f24d 2027 	movw	r0, #53799	; 0xd227
 800300e:	f7fd fe8b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD228, 0x02);
 8003012:	2102      	movs	r1, #2
 8003014:	f24d 2028 	movw	r0, #53800	; 0xd228
 8003018:	f7fd fe86 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD229, 0xDE);
 800301c:	21de      	movs	r1, #222	; 0xde
 800301e:	f24d 2029 	movw	r0, #53801	; 0xd229
 8003022:	f7fd fe81 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22A, 0x02);
 8003026:	2102      	movs	r1, #2
 8003028:	f24d 202a 	movw	r0, #53802	; 0xd22a
 800302c:	f7fd fe7c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22B, 0xF2);
 8003030:	21f2      	movs	r1, #242	; 0xf2
 8003032:	f24d 202b 	movw	r0, #53803	; 0xd22b
 8003036:	f7fd fe77 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22C, 0x02);
 800303a:	2102      	movs	r1, #2
 800303c:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8003040:	f7fd fe72 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22D, 0xFE);
 8003044:	21fe      	movs	r1, #254	; 0xfe
 8003046:	f24d 202d 	movw	r0, #53805	; 0xd22d
 800304a:	f7fd fe6d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22E, 0x03);
 800304e:	2103      	movs	r1, #3
 8003050:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8003054:	f7fd fe68 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22F, 0x10);
 8003058:	2110      	movs	r1, #16
 800305a:	f24d 202f 	movw	r0, #53807	; 0xd22f
 800305e:	f7fd fe63 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD230, 0x03);
 8003062:	2103      	movs	r1, #3
 8003064:	f24d 2030 	movw	r0, #53808	; 0xd230
 8003068:	f7fd fe5e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD231, 0x33);
 800306c:	2133      	movs	r1, #51	; 0x33
 800306e:	f24d 2031 	movw	r0, #53809	; 0xd231
 8003072:	f7fd fe59 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD232, 0x03);
 8003076:	2103      	movs	r1, #3
 8003078:	f24d 2032 	movw	r0, #53810	; 0xd232
 800307c:	f7fd fe54 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD233, 0x6D);
 8003080:	216d      	movs	r1, #109	; 0x6d
 8003082:	f24d 2033 	movw	r0, #53811	; 0xd233
 8003086:	f7fd fe4f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD300, 0x00);
 800308a:	2100      	movs	r1, #0
 800308c:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8003090:	f7fd fe4a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD301, 0x33);
 8003094:	2133      	movs	r1, #51	; 0x33
 8003096:	f24d 3001 	movw	r0, #54017	; 0xd301
 800309a:	f7fd fe45 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD302, 0x00);
 800309e:	2100      	movs	r1, #0
 80030a0:	f24d 3002 	movw	r0, #54018	; 0xd302
 80030a4:	f7fd fe40 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD303, 0x34);
 80030a8:	2134      	movs	r1, #52	; 0x34
 80030aa:	f24d 3003 	movw	r0, #54019	; 0xd303
 80030ae:	f7fd fe3b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD304, 0x00);
 80030b2:	2100      	movs	r1, #0
 80030b4:	f24d 3004 	movw	r0, #54020	; 0xd304
 80030b8:	f7fd fe36 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD305, 0x3A);
 80030bc:	213a      	movs	r1, #58	; 0x3a
 80030be:	f24d 3005 	movw	r0, #54021	; 0xd305
 80030c2:	f7fd fe31 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD306, 0x00);
 80030c6:	2100      	movs	r1, #0
 80030c8:	f24d 3006 	movw	r0, #54022	; 0xd306
 80030cc:	f7fd fe2c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD307, 0x4A);
 80030d0:	214a      	movs	r1, #74	; 0x4a
 80030d2:	f24d 3007 	movw	r0, #54023	; 0xd307
 80030d6:	f7fd fe27 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD308, 0x00);
 80030da:	2100      	movs	r1, #0
 80030dc:	f24d 3008 	movw	r0, #54024	; 0xd308
 80030e0:	f7fd fe22 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD309, 0x5C);
 80030e4:	215c      	movs	r1, #92	; 0x5c
 80030e6:	f24d 3009 	movw	r0, #54025	; 0xd309
 80030ea:	f7fd fe1d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30A, 0x00);
 80030ee:	2100      	movs	r1, #0
 80030f0:	f24d 300a 	movw	r0, #54026	; 0xd30a
 80030f4:	f7fd fe18 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD30B, 0x81);
 80030f8:	2181      	movs	r1, #129	; 0x81
 80030fa:	f24d 300b 	movw	r0, #54027	; 0xd30b
 80030fe:	f7fd fe13 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30C, 0x00);
 8003102:	2100      	movs	r1, #0
 8003104:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8003108:	f7fd fe0e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30D, 0xA6);
 800310c:	21a6      	movs	r1, #166	; 0xa6
 800310e:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8003112:	f7fd fe09 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30E, 0x00);
 8003116:	2100      	movs	r1, #0
 8003118:	f24d 300e 	movw	r0, #54030	; 0xd30e
 800311c:	f7fd fe04 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30F, 0xE5);
 8003120:	21e5      	movs	r1, #229	; 0xe5
 8003122:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8003126:	f7fd fdff 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD310, 0x01);
 800312a:	2101      	movs	r1, #1
 800312c:	f24d 3010 	movw	r0, #54032	; 0xd310
 8003130:	f7fd fdfa 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD311, 0x13);
 8003134:	2113      	movs	r1, #19
 8003136:	f24d 3011 	movw	r0, #54033	; 0xd311
 800313a:	f7fd fdf5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD312, 0x01);
 800313e:	2101      	movs	r1, #1
 8003140:	f24d 3012 	movw	r0, #54034	; 0xd312
 8003144:	f7fd fdf0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD313, 0x54);
 8003148:	2154      	movs	r1, #84	; 0x54
 800314a:	f24d 3013 	movw	r0, #54035	; 0xd313
 800314e:	f7fd fdeb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD314, 0x01);
 8003152:	2101      	movs	r1, #1
 8003154:	f24d 3014 	movw	r0, #54036	; 0xd314
 8003158:	f7fd fde6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD315, 0x82);
 800315c:	2182      	movs	r1, #130	; 0x82
 800315e:	f24d 3015 	movw	r0, #54037	; 0xd315
 8003162:	f7fd fde1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD316, 0x01);
 8003166:	2101      	movs	r1, #1
 8003168:	f24d 3016 	movw	r0, #54038	; 0xd316
 800316c:	f7fd fddc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD317, 0xCA);
 8003170:	21ca      	movs	r1, #202	; 0xca
 8003172:	f24d 3017 	movw	r0, #54039	; 0xd317
 8003176:	f7fd fdd7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD318, 0x02);
 800317a:	2102      	movs	r1, #2
 800317c:	f24d 3018 	movw	r0, #54040	; 0xd318
 8003180:	f7fd fdd2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD319, 0x00);
 8003184:	2100      	movs	r1, #0
 8003186:	f24d 3019 	movw	r0, #54041	; 0xd319
 800318a:	f7fd fdcd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31A, 0x02);
 800318e:	2102      	movs	r1, #2
 8003190:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8003194:	f7fd fdc8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31B, 0x01);
 8003198:	2101      	movs	r1, #1
 800319a:	f24d 301b 	movw	r0, #54043	; 0xd31b
 800319e:	f7fd fdc3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31C, 0x02);
 80031a2:	2102      	movs	r1, #2
 80031a4:	f24d 301c 	movw	r0, #54044	; 0xd31c
 80031a8:	f7fd fdbe 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31D, 0x34);
 80031ac:	2134      	movs	r1, #52	; 0x34
 80031ae:	f24d 301d 	movw	r0, #54045	; 0xd31d
 80031b2:	f7fd fdb9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31E, 0x02);
 80031b6:	2102      	movs	r1, #2
 80031b8:	f24d 301e 	movw	r0, #54046	; 0xd31e
 80031bc:	f7fd fdb4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31F, 0x67);
 80031c0:	2167      	movs	r1, #103	; 0x67
 80031c2:	f24d 301f 	movw	r0, #54047	; 0xd31f
 80031c6:	f7fd fdaf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD320, 0x02);
 80031ca:	2102      	movs	r1, #2
 80031cc:	f24d 3020 	movw	r0, #54048	; 0xd320
 80031d0:	f7fd fdaa 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD321, 0x84);
 80031d4:	2184      	movs	r1, #132	; 0x84
 80031d6:	f24d 3021 	movw	r0, #54049	; 0xd321
 80031da:	f7fd fda5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD322, 0x02);
 80031de:	2102      	movs	r1, #2
 80031e0:	f24d 3022 	movw	r0, #54050	; 0xd322
 80031e4:	f7fd fda0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD323, 0xA4);
 80031e8:	21a4      	movs	r1, #164	; 0xa4
 80031ea:	f24d 3023 	movw	r0, #54051	; 0xd323
 80031ee:	f7fd fd9b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD324, 0x02);
 80031f2:	2102      	movs	r1, #2
 80031f4:	f24d 3024 	movw	r0, #54052	; 0xd324
 80031f8:	f7fd fd96 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD325, 0xB7);
 80031fc:	21b7      	movs	r1, #183	; 0xb7
 80031fe:	f24d 3025 	movw	r0, #54053	; 0xd325
 8003202:	f7fd fd91 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD326, 0x02);
 8003206:	2102      	movs	r1, #2
 8003208:	f24d 3026 	movw	r0, #54054	; 0xd326
 800320c:	f7fd fd8c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD327, 0xCF);
 8003210:	21cf      	movs	r1, #207	; 0xcf
 8003212:	f24d 3027 	movw	r0, #54055	; 0xd327
 8003216:	f7fd fd87 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD328, 0x02);
 800321a:	2102      	movs	r1, #2
 800321c:	f24d 3028 	movw	r0, #54056	; 0xd328
 8003220:	f7fd fd82 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD329, 0xDE);
 8003224:	21de      	movs	r1, #222	; 0xde
 8003226:	f24d 3029 	movw	r0, #54057	; 0xd329
 800322a:	f7fd fd7d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32A, 0x02);
 800322e:	2102      	movs	r1, #2
 8003230:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8003234:	f7fd fd78 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32B, 0xF2);
 8003238:	21f2      	movs	r1, #242	; 0xf2
 800323a:	f24d 302b 	movw	r0, #54059	; 0xd32b
 800323e:	f7fd fd73 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32C, 0x02);
 8003242:	2102      	movs	r1, #2
 8003244:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8003248:	f7fd fd6e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32D, 0xFE);
 800324c:	21fe      	movs	r1, #254	; 0xfe
 800324e:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8003252:	f7fd fd69 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32E, 0x03);
 8003256:	2103      	movs	r1, #3
 8003258:	f24d 302e 	movw	r0, #54062	; 0xd32e
 800325c:	f7fd fd64 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32F, 0x10);
 8003260:	2110      	movs	r1, #16
 8003262:	f24d 302f 	movw	r0, #54063	; 0xd32f
 8003266:	f7fd fd5f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD330, 0x03);
 800326a:	2103      	movs	r1, #3
 800326c:	f24d 3030 	movw	r0, #54064	; 0xd330
 8003270:	f7fd fd5a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD331, 0x33);
 8003274:	2133      	movs	r1, #51	; 0x33
 8003276:	f24d 3031 	movw	r0, #54065	; 0xd331
 800327a:	f7fd fd55 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD332, 0x03);
 800327e:	2103      	movs	r1, #3
 8003280:	f24d 3032 	movw	r0, #54066	; 0xd332
 8003284:	f7fd fd50 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD333, 0x6D);
 8003288:	216d      	movs	r1, #109	; 0x6d
 800328a:	f24d 3033 	movw	r0, #54067	; 0xd333
 800328e:	f7fd fd4b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD400, 0x00);
 8003292:	2100      	movs	r1, #0
 8003294:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8003298:	f7fd fd46 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD401, 0x33);
 800329c:	2133      	movs	r1, #51	; 0x33
 800329e:	f24d 4001 	movw	r0, #54273	; 0xd401
 80032a2:	f7fd fd41 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD402, 0x00);
 80032a6:	2100      	movs	r1, #0
 80032a8:	f24d 4002 	movw	r0, #54274	; 0xd402
 80032ac:	f7fd fd3c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD403, 0x34);
 80032b0:	2134      	movs	r1, #52	; 0x34
 80032b2:	f24d 4003 	movw	r0, #54275	; 0xd403
 80032b6:	f7fd fd37 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD404, 0x00);
 80032ba:	2100      	movs	r1, #0
 80032bc:	f24d 4004 	movw	r0, #54276	; 0xd404
 80032c0:	f7fd fd32 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD405, 0x3A);
 80032c4:	213a      	movs	r1, #58	; 0x3a
 80032c6:	f24d 4005 	movw	r0, #54277	; 0xd405
 80032ca:	f7fd fd2d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD406, 0x00);
 80032ce:	2100      	movs	r1, #0
 80032d0:	f24d 4006 	movw	r0, #54278	; 0xd406
 80032d4:	f7fd fd28 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD407, 0x4A);
 80032d8:	214a      	movs	r1, #74	; 0x4a
 80032da:	f24d 4007 	movw	r0, #54279	; 0xd407
 80032de:	f7fd fd23 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD408, 0x00);
 80032e2:	2100      	movs	r1, #0
 80032e4:	f24d 4008 	movw	r0, #54280	; 0xd408
 80032e8:	f7fd fd1e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD409, 0x5C);
 80032ec:	215c      	movs	r1, #92	; 0x5c
 80032ee:	f24d 4009 	movw	r0, #54281	; 0xd409
 80032f2:	f7fd fd19 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40A, 0x00);
 80032f6:	2100      	movs	r1, #0
 80032f8:	f24d 400a 	movw	r0, #54282	; 0xd40a
 80032fc:	f7fd fd14 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40B, 0x81);
 8003300:	2181      	movs	r1, #129	; 0x81
 8003302:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8003306:	f7fd fd0f 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD40C, 0x00);
 800330a:	2100      	movs	r1, #0
 800330c:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003310:	f7fd fd0a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40D, 0xA6);
 8003314:	21a6      	movs	r1, #166	; 0xa6
 8003316:	f24d 400d 	movw	r0, #54285	; 0xd40d
 800331a:	f7fd fd05 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40E, 0x00);
 800331e:	2100      	movs	r1, #0
 8003320:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8003324:	f7fd fd00 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40F, 0xE5);
 8003328:	21e5      	movs	r1, #229	; 0xe5
 800332a:	f24d 400f 	movw	r0, #54287	; 0xd40f
 800332e:	f7fd fcfb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD410, 0x01);
 8003332:	2101      	movs	r1, #1
 8003334:	f24d 4010 	movw	r0, #54288	; 0xd410
 8003338:	f7fd fcf6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD411, 0x13);
 800333c:	2113      	movs	r1, #19
 800333e:	f24d 4011 	movw	r0, #54289	; 0xd411
 8003342:	f7fd fcf1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD412, 0x01);
 8003346:	2101      	movs	r1, #1
 8003348:	f24d 4012 	movw	r0, #54290	; 0xd412
 800334c:	f7fd fcec 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD413, 0x54);
 8003350:	2154      	movs	r1, #84	; 0x54
 8003352:	f24d 4013 	movw	r0, #54291	; 0xd413
 8003356:	f7fd fce7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD414, 0x01);
 800335a:	2101      	movs	r1, #1
 800335c:	f24d 4014 	movw	r0, #54292	; 0xd414
 8003360:	f7fd fce2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD415, 0x82);
 8003364:	2182      	movs	r1, #130	; 0x82
 8003366:	f24d 4015 	movw	r0, #54293	; 0xd415
 800336a:	f7fd fcdd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD416, 0x01);
 800336e:	2101      	movs	r1, #1
 8003370:	f24d 4016 	movw	r0, #54294	; 0xd416
 8003374:	f7fd fcd8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD417, 0xCA);
 8003378:	21ca      	movs	r1, #202	; 0xca
 800337a:	f24d 4017 	movw	r0, #54295	; 0xd417
 800337e:	f7fd fcd3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD418, 0x02);
 8003382:	2102      	movs	r1, #2
 8003384:	f24d 4018 	movw	r0, #54296	; 0xd418
 8003388:	f7fd fcce 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD419, 0x00);
 800338c:	2100      	movs	r1, #0
 800338e:	f24d 4019 	movw	r0, #54297	; 0xd419
 8003392:	f7fd fcc9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41A, 0x02);
 8003396:	2102      	movs	r1, #2
 8003398:	f24d 401a 	movw	r0, #54298	; 0xd41a
 800339c:	f7fd fcc4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41B, 0x01);
 80033a0:	2101      	movs	r1, #1
 80033a2:	f24d 401b 	movw	r0, #54299	; 0xd41b
 80033a6:	f7fd fcbf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41C, 0x02);
 80033aa:	2102      	movs	r1, #2
 80033ac:	f24d 401c 	movw	r0, #54300	; 0xd41c
 80033b0:	f7fd fcba 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41D, 0x34);
 80033b4:	2134      	movs	r1, #52	; 0x34
 80033b6:	f24d 401d 	movw	r0, #54301	; 0xd41d
 80033ba:	f7fd fcb5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41E, 0x02);
 80033be:	2102      	movs	r1, #2
 80033c0:	f24d 401e 	movw	r0, #54302	; 0xd41e
 80033c4:	f7fd fcb0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41F, 0x67);
 80033c8:	2167      	movs	r1, #103	; 0x67
 80033ca:	f24d 401f 	movw	r0, #54303	; 0xd41f
 80033ce:	f7fd fcab 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD420, 0x02);
 80033d2:	2102      	movs	r1, #2
 80033d4:	f24d 4020 	movw	r0, #54304	; 0xd420
 80033d8:	f7fd fca6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD421, 0x84);
 80033dc:	2184      	movs	r1, #132	; 0x84
 80033de:	f24d 4021 	movw	r0, #54305	; 0xd421
 80033e2:	f7fd fca1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD422, 0x02);
 80033e6:	2102      	movs	r1, #2
 80033e8:	f24d 4022 	movw	r0, #54306	; 0xd422
 80033ec:	f7fd fc9c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD423, 0xA4);
 80033f0:	21a4      	movs	r1, #164	; 0xa4
 80033f2:	f24d 4023 	movw	r0, #54307	; 0xd423
 80033f6:	f7fd fc97 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD424, 0x02);
 80033fa:	2102      	movs	r1, #2
 80033fc:	f24d 4024 	movw	r0, #54308	; 0xd424
 8003400:	f7fd fc92 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD425, 0xB7);
 8003404:	21b7      	movs	r1, #183	; 0xb7
 8003406:	f24d 4025 	movw	r0, #54309	; 0xd425
 800340a:	f7fd fc8d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD426, 0x02);
 800340e:	2102      	movs	r1, #2
 8003410:	f24d 4026 	movw	r0, #54310	; 0xd426
 8003414:	f7fd fc88 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD427, 0xCF);
 8003418:	21cf      	movs	r1, #207	; 0xcf
 800341a:	f24d 4027 	movw	r0, #54311	; 0xd427
 800341e:	f7fd fc83 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD428, 0x02);
 8003422:	2102      	movs	r1, #2
 8003424:	f24d 4028 	movw	r0, #54312	; 0xd428
 8003428:	f7fd fc7e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD429, 0xDE);
 800342c:	21de      	movs	r1, #222	; 0xde
 800342e:	f24d 4029 	movw	r0, #54313	; 0xd429
 8003432:	f7fd fc79 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42A, 0x02);
 8003436:	2102      	movs	r1, #2
 8003438:	f24d 402a 	movw	r0, #54314	; 0xd42a
 800343c:	f7fd fc74 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42B, 0xF2);
 8003440:	21f2      	movs	r1, #242	; 0xf2
 8003442:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8003446:	f7fd fc6f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42C, 0x02);
 800344a:	2102      	movs	r1, #2
 800344c:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8003450:	f7fd fc6a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42D, 0xFE);
 8003454:	21fe      	movs	r1, #254	; 0xfe
 8003456:	f24d 402d 	movw	r0, #54317	; 0xd42d
 800345a:	f7fd fc65 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42E, 0x03);
 800345e:	2103      	movs	r1, #3
 8003460:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8003464:	f7fd fc60 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42F, 0x10);
 8003468:	2110      	movs	r1, #16
 800346a:	f24d 402f 	movw	r0, #54319	; 0xd42f
 800346e:	f7fd fc5b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD430, 0x03);
 8003472:	2103      	movs	r1, #3
 8003474:	f24d 4030 	movw	r0, #54320	; 0xd430
 8003478:	f7fd fc56 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD431, 0x33);
 800347c:	2133      	movs	r1, #51	; 0x33
 800347e:	f24d 4031 	movw	r0, #54321	; 0xd431
 8003482:	f7fd fc51 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD432, 0x03);
 8003486:	2103      	movs	r1, #3
 8003488:	f24d 4032 	movw	r0, #54322	; 0xd432
 800348c:	f7fd fc4c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD433, 0x6D);
 8003490:	216d      	movs	r1, #109	; 0x6d
 8003492:	f24d 4033 	movw	r0, #54323	; 0xd433
 8003496:	f7fd fc47 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD500, 0x00);
 800349a:	2100      	movs	r1, #0
 800349c:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 80034a0:	f7fd fc42 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD501, 0x33);
 80034a4:	2133      	movs	r1, #51	; 0x33
 80034a6:	f24d 5001 	movw	r0, #54529	; 0xd501
 80034aa:	f7fd fc3d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD502, 0x00);
 80034ae:	2100      	movs	r1, #0
 80034b0:	f24d 5002 	movw	r0, #54530	; 0xd502
 80034b4:	f7fd fc38 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD503, 0x34);
 80034b8:	2134      	movs	r1, #52	; 0x34
 80034ba:	f24d 5003 	movw	r0, #54531	; 0xd503
 80034be:	f7fd fc33 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD504, 0x00);
 80034c2:	2100      	movs	r1, #0
 80034c4:	f24d 5004 	movw	r0, #54532	; 0xd504
 80034c8:	f7fd fc2e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD505, 0x3A);
 80034cc:	213a      	movs	r1, #58	; 0x3a
 80034ce:	f24d 5005 	movw	r0, #54533	; 0xd505
 80034d2:	f7fd fc29 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD506, 0x00);
 80034d6:	2100      	movs	r1, #0
 80034d8:	f24d 5006 	movw	r0, #54534	; 0xd506
 80034dc:	f7fd fc24 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD507, 0x4A);
 80034e0:	214a      	movs	r1, #74	; 0x4a
 80034e2:	f24d 5007 	movw	r0, #54535	; 0xd507
 80034e6:	f7fd fc1f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD508, 0x00);
 80034ea:	2100      	movs	r1, #0
 80034ec:	f24d 5008 	movw	r0, #54536	; 0xd508
 80034f0:	f7fd fc1a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD509, 0x5C);
 80034f4:	215c      	movs	r1, #92	; 0x5c
 80034f6:	f24d 5009 	movw	r0, #54537	; 0xd509
 80034fa:	f7fd fc15 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50A, 0x00);
 80034fe:	2100      	movs	r1, #0
 8003500:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8003504:	f7fd fc10 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50B, 0x81);
 8003508:	2181      	movs	r1, #129	; 0x81
 800350a:	f24d 500b 	movw	r0, #54539	; 0xd50b
 800350e:	f7fd fc0b 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD50C, 0x00);
 8003512:	2100      	movs	r1, #0
 8003514:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8003518:	f7fd fc06 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50D, 0xA6);
 800351c:	21a6      	movs	r1, #166	; 0xa6
 800351e:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8003522:	f7fd fc01 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50E, 0x00);
 8003526:	2100      	movs	r1, #0
 8003528:	f24d 500e 	movw	r0, #54542	; 0xd50e
 800352c:	f7fd fbfc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50F, 0xE5);
 8003530:	21e5      	movs	r1, #229	; 0xe5
 8003532:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8003536:	f7fd fbf7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD510, 0x01);
 800353a:	2101      	movs	r1, #1
 800353c:	f24d 5010 	movw	r0, #54544	; 0xd510
 8003540:	f7fd fbf2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD511, 0x13);
 8003544:	2113      	movs	r1, #19
 8003546:	f24d 5011 	movw	r0, #54545	; 0xd511
 800354a:	f7fd fbed 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD512, 0x01);
 800354e:	2101      	movs	r1, #1
 8003550:	f24d 5012 	movw	r0, #54546	; 0xd512
 8003554:	f7fd fbe8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD513, 0x54);
 8003558:	2154      	movs	r1, #84	; 0x54
 800355a:	f24d 5013 	movw	r0, #54547	; 0xd513
 800355e:	f7fd fbe3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD514, 0x01);
 8003562:	2101      	movs	r1, #1
 8003564:	f24d 5014 	movw	r0, #54548	; 0xd514
 8003568:	f7fd fbde 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD515, 0x82);
 800356c:	2182      	movs	r1, #130	; 0x82
 800356e:	f24d 5015 	movw	r0, #54549	; 0xd515
 8003572:	f7fd fbd9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD516, 0x01);
 8003576:	2101      	movs	r1, #1
 8003578:	f24d 5016 	movw	r0, #54550	; 0xd516
 800357c:	f7fd fbd4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD517, 0xCA);
 8003580:	21ca      	movs	r1, #202	; 0xca
 8003582:	f24d 5017 	movw	r0, #54551	; 0xd517
 8003586:	f7fd fbcf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD518, 0x02);
 800358a:	2102      	movs	r1, #2
 800358c:	f24d 5018 	movw	r0, #54552	; 0xd518
 8003590:	f7fd fbca 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD519, 0x00);
 8003594:	2100      	movs	r1, #0
 8003596:	f24d 5019 	movw	r0, #54553	; 0xd519
 800359a:	f7fd fbc5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51A, 0x02);
 800359e:	2102      	movs	r1, #2
 80035a0:	f24d 501a 	movw	r0, #54554	; 0xd51a
 80035a4:	f7fd fbc0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51B, 0x01);
 80035a8:	2101      	movs	r1, #1
 80035aa:	f24d 501b 	movw	r0, #54555	; 0xd51b
 80035ae:	f7fd fbbb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51C, 0x02);
 80035b2:	2102      	movs	r1, #2
 80035b4:	f24d 501c 	movw	r0, #54556	; 0xd51c
 80035b8:	f7fd fbb6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51D, 0x34);
 80035bc:	2134      	movs	r1, #52	; 0x34
 80035be:	f24d 501d 	movw	r0, #54557	; 0xd51d
 80035c2:	f7fd fbb1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51E, 0x02);
 80035c6:	2102      	movs	r1, #2
 80035c8:	f24d 501e 	movw	r0, #54558	; 0xd51e
 80035cc:	f7fd fbac 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51F, 0x67);
 80035d0:	2167      	movs	r1, #103	; 0x67
 80035d2:	f24d 501f 	movw	r0, #54559	; 0xd51f
 80035d6:	f7fd fba7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD520, 0x02);
 80035da:	2102      	movs	r1, #2
 80035dc:	f24d 5020 	movw	r0, #54560	; 0xd520
 80035e0:	f7fd fba2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD521, 0x84);
 80035e4:	2184      	movs	r1, #132	; 0x84
 80035e6:	f24d 5021 	movw	r0, #54561	; 0xd521
 80035ea:	f7fd fb9d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD522, 0x02);
 80035ee:	2102      	movs	r1, #2
 80035f0:	f24d 5022 	movw	r0, #54562	; 0xd522
 80035f4:	f7fd fb98 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD523, 0xA4);
 80035f8:	21a4      	movs	r1, #164	; 0xa4
 80035fa:	f24d 5023 	movw	r0, #54563	; 0xd523
 80035fe:	f7fd fb93 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD524, 0x02);
 8003602:	2102      	movs	r1, #2
 8003604:	f24d 5024 	movw	r0, #54564	; 0xd524
 8003608:	f7fd fb8e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD525, 0xB7);
 800360c:	21b7      	movs	r1, #183	; 0xb7
 800360e:	f24d 5025 	movw	r0, #54565	; 0xd525
 8003612:	f7fd fb89 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD526, 0x02);
 8003616:	2102      	movs	r1, #2
 8003618:	f24d 5026 	movw	r0, #54566	; 0xd526
 800361c:	f7fd fb84 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD527, 0xCF);
 8003620:	21cf      	movs	r1, #207	; 0xcf
 8003622:	f24d 5027 	movw	r0, #54567	; 0xd527
 8003626:	f7fd fb7f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD528, 0x02);
 800362a:	2102      	movs	r1, #2
 800362c:	f24d 5028 	movw	r0, #54568	; 0xd528
 8003630:	f7fd fb7a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD529, 0xDE);
 8003634:	21de      	movs	r1, #222	; 0xde
 8003636:	f24d 5029 	movw	r0, #54569	; 0xd529
 800363a:	f7fd fb75 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52A, 0x02);
 800363e:	2102      	movs	r1, #2
 8003640:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8003644:	f7fd fb70 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52B, 0xF2);
 8003648:	21f2      	movs	r1, #242	; 0xf2
 800364a:	f24d 502b 	movw	r0, #54571	; 0xd52b
 800364e:	f7fd fb6b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52C, 0x02);
 8003652:	2102      	movs	r1, #2
 8003654:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8003658:	f7fd fb66 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52D, 0xFE);
 800365c:	21fe      	movs	r1, #254	; 0xfe
 800365e:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8003662:	f7fd fb61 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52E, 0x03);
 8003666:	2103      	movs	r1, #3
 8003668:	f24d 502e 	movw	r0, #54574	; 0xd52e
 800366c:	f7fd fb5c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52F, 0x10);
 8003670:	2110      	movs	r1, #16
 8003672:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8003676:	f7fd fb57 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD530, 0x03);
 800367a:	2103      	movs	r1, #3
 800367c:	f24d 5030 	movw	r0, #54576	; 0xd530
 8003680:	f7fd fb52 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD531, 0x33);
 8003684:	2133      	movs	r1, #51	; 0x33
 8003686:	f24d 5031 	movw	r0, #54577	; 0xd531
 800368a:	f7fd fb4d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD532, 0x03);
 800368e:	2103      	movs	r1, #3
 8003690:	f24d 5032 	movw	r0, #54578	; 0xd532
 8003694:	f7fd fb48 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD533, 0x6D);
 8003698:	216d      	movs	r1, #109	; 0x6d
 800369a:	f24d 5033 	movw	r0, #54579	; 0xd533
 800369e:	f7fd fb43 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD600, 0x00);
 80036a2:	2100      	movs	r1, #0
 80036a4:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 80036a8:	f7fd fb3e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD601, 0x33);
 80036ac:	2133      	movs	r1, #51	; 0x33
 80036ae:	f24d 6001 	movw	r0, #54785	; 0xd601
 80036b2:	f7fd fb39 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD602, 0x00);
 80036b6:	2100      	movs	r1, #0
 80036b8:	f24d 6002 	movw	r0, #54786	; 0xd602
 80036bc:	f7fd fb34 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD603, 0x34);
 80036c0:	2134      	movs	r1, #52	; 0x34
 80036c2:	f24d 6003 	movw	r0, #54787	; 0xd603
 80036c6:	f7fd fb2f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD604, 0x00);
 80036ca:	2100      	movs	r1, #0
 80036cc:	f24d 6004 	movw	r0, #54788	; 0xd604
 80036d0:	f7fd fb2a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD605, 0x3A);
 80036d4:	213a      	movs	r1, #58	; 0x3a
 80036d6:	f24d 6005 	movw	r0, #54789	; 0xd605
 80036da:	f7fd fb25 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD606, 0x00);
 80036de:	2100      	movs	r1, #0
 80036e0:	f24d 6006 	movw	r0, #54790	; 0xd606
 80036e4:	f7fd fb20 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD607, 0x4A);
 80036e8:	214a      	movs	r1, #74	; 0x4a
 80036ea:	f24d 6007 	movw	r0, #54791	; 0xd607
 80036ee:	f7fd fb1b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD608, 0x00);
 80036f2:	2100      	movs	r1, #0
 80036f4:	f24d 6008 	movw	r0, #54792	; 0xd608
 80036f8:	f7fd fb16 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD609, 0x5C);
 80036fc:	215c      	movs	r1, #92	; 0x5c
 80036fe:	f24d 6009 	movw	r0, #54793	; 0xd609
 8003702:	f7fd fb11 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60A, 0x00);
 8003706:	2100      	movs	r1, #0
 8003708:	f24d 600a 	movw	r0, #54794	; 0xd60a
 800370c:	f7fd fb0c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60B, 0x81);
 8003710:	2181      	movs	r1, #129	; 0x81
 8003712:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8003716:	f7fd fb07 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD60C, 0x00);
 800371a:	2100      	movs	r1, #0
 800371c:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8003720:	f7fd fb02 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60D, 0xA6);
 8003724:	21a6      	movs	r1, #166	; 0xa6
 8003726:	f24d 600d 	movw	r0, #54797	; 0xd60d
 800372a:	f7fd fafd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60E, 0x00);
 800372e:	2100      	movs	r1, #0
 8003730:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8003734:	f7fd faf8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60F, 0xE5);
 8003738:	21e5      	movs	r1, #229	; 0xe5
 800373a:	f24d 600f 	movw	r0, #54799	; 0xd60f
 800373e:	f7fd faf3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD610, 0x01);
 8003742:	2101      	movs	r1, #1
 8003744:	f24d 6010 	movw	r0, #54800	; 0xd610
 8003748:	f7fd faee 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD611, 0x13);
 800374c:	2113      	movs	r1, #19
 800374e:	f24d 6011 	movw	r0, #54801	; 0xd611
 8003752:	f7fd fae9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD612, 0x01);
 8003756:	2101      	movs	r1, #1
 8003758:	f24d 6012 	movw	r0, #54802	; 0xd612
 800375c:	f7fd fae4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD613, 0x54);
 8003760:	2154      	movs	r1, #84	; 0x54
 8003762:	f24d 6013 	movw	r0, #54803	; 0xd613
 8003766:	f7fd fadf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD614, 0x01);
 800376a:	2101      	movs	r1, #1
 800376c:	f24d 6014 	movw	r0, #54804	; 0xd614
 8003770:	f7fd fada 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD615, 0x82);
 8003774:	2182      	movs	r1, #130	; 0x82
 8003776:	f24d 6015 	movw	r0, #54805	; 0xd615
 800377a:	f7fd fad5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD616, 0x01);
 800377e:	2101      	movs	r1, #1
 8003780:	f24d 6016 	movw	r0, #54806	; 0xd616
 8003784:	f7fd fad0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD617, 0xCA);
 8003788:	21ca      	movs	r1, #202	; 0xca
 800378a:	f24d 6017 	movw	r0, #54807	; 0xd617
 800378e:	f7fd facb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD618, 0x02);
 8003792:	2102      	movs	r1, #2
 8003794:	f24d 6018 	movw	r0, #54808	; 0xd618
 8003798:	f7fd fac6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD619, 0x00);
 800379c:	2100      	movs	r1, #0
 800379e:	f24d 6019 	movw	r0, #54809	; 0xd619
 80037a2:	f7fd fac1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61A, 0x02);
 80037a6:	2102      	movs	r1, #2
 80037a8:	f24d 601a 	movw	r0, #54810	; 0xd61a
 80037ac:	f7fd fabc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61B, 0x01);
 80037b0:	2101      	movs	r1, #1
 80037b2:	f24d 601b 	movw	r0, #54811	; 0xd61b
 80037b6:	f7fd fab7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61C, 0x02);
 80037ba:	2102      	movs	r1, #2
 80037bc:	f24d 601c 	movw	r0, #54812	; 0xd61c
 80037c0:	f7fd fab2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61D, 0x34);
 80037c4:	2134      	movs	r1, #52	; 0x34
 80037c6:	f24d 601d 	movw	r0, #54813	; 0xd61d
 80037ca:	f7fd faad 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61E, 0x02);
 80037ce:	2102      	movs	r1, #2
 80037d0:	f24d 601e 	movw	r0, #54814	; 0xd61e
 80037d4:	f7fd faa8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61F, 0x67);
 80037d8:	2167      	movs	r1, #103	; 0x67
 80037da:	f24d 601f 	movw	r0, #54815	; 0xd61f
 80037de:	f7fd faa3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD620, 0x02);
 80037e2:	2102      	movs	r1, #2
 80037e4:	f24d 6020 	movw	r0, #54816	; 0xd620
 80037e8:	f7fd fa9e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD621, 0x84);
 80037ec:	2184      	movs	r1, #132	; 0x84
 80037ee:	f24d 6021 	movw	r0, #54817	; 0xd621
 80037f2:	f7fd fa99 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD622, 0x02);
 80037f6:	2102      	movs	r1, #2
 80037f8:	f24d 6022 	movw	r0, #54818	; 0xd622
 80037fc:	f7fd fa94 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD623, 0xA4);
 8003800:	21a4      	movs	r1, #164	; 0xa4
 8003802:	f24d 6023 	movw	r0, #54819	; 0xd623
 8003806:	f7fd fa8f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD624, 0x02);
 800380a:	2102      	movs	r1, #2
 800380c:	f24d 6024 	movw	r0, #54820	; 0xd624
 8003810:	f7fd fa8a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD625, 0xB7);
 8003814:	21b7      	movs	r1, #183	; 0xb7
 8003816:	f24d 6025 	movw	r0, #54821	; 0xd625
 800381a:	f7fd fa85 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD626, 0x02);
 800381e:	2102      	movs	r1, #2
 8003820:	f24d 6026 	movw	r0, #54822	; 0xd626
 8003824:	f7fd fa80 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD627, 0xCF);
 8003828:	21cf      	movs	r1, #207	; 0xcf
 800382a:	f24d 6027 	movw	r0, #54823	; 0xd627
 800382e:	f7fd fa7b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD628, 0x02);
 8003832:	2102      	movs	r1, #2
 8003834:	f24d 6028 	movw	r0, #54824	; 0xd628
 8003838:	f7fd fa76 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD629, 0xDE);
 800383c:	21de      	movs	r1, #222	; 0xde
 800383e:	f24d 6029 	movw	r0, #54825	; 0xd629
 8003842:	f7fd fa71 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62A, 0x02);
 8003846:	2102      	movs	r1, #2
 8003848:	f24d 602a 	movw	r0, #54826	; 0xd62a
 800384c:	f7fd fa6c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62B, 0xF2);
 8003850:	21f2      	movs	r1, #242	; 0xf2
 8003852:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8003856:	f7fd fa67 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62C, 0x02);
 800385a:	2102      	movs	r1, #2
 800385c:	f24d 602c 	movw	r0, #54828	; 0xd62c
 8003860:	f7fd fa62 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62D, 0xFE);
 8003864:	21fe      	movs	r1, #254	; 0xfe
 8003866:	f24d 602d 	movw	r0, #54829	; 0xd62d
 800386a:	f7fd fa5d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62E, 0x03);
 800386e:	2103      	movs	r1, #3
 8003870:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8003874:	f7fd fa58 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62F, 0x10);
 8003878:	2110      	movs	r1, #16
 800387a:	f24d 602f 	movw	r0, #54831	; 0xd62f
 800387e:	f7fd fa53 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD630, 0x03);
 8003882:	2103      	movs	r1, #3
 8003884:	f24d 6030 	movw	r0, #54832	; 0xd630
 8003888:	f7fd fa4e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD631, 0x33);
 800388c:	2133      	movs	r1, #51	; 0x33
 800388e:	f24d 6031 	movw	r0, #54833	; 0xd631
 8003892:	f7fd fa49 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD632, 0x03);
 8003896:	2103      	movs	r1, #3
 8003898:	f24d 6032 	movw	r0, #54834	; 0xd632
 800389c:	f7fd fa44 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD633, 0x6D);
 80038a0:	216d      	movs	r1, #109	; 0x6d
 80038a2:	f24d 6033 	movw	r0, #54835	; 0xd633
 80038a6:	f7fd fa3f 	bl	8000d28 <LCD_WriteReg>
        //LV2 Page 0 enable
        LCD_WriteReg(0xF000, 0x55);
 80038aa:	2155      	movs	r1, #85	; 0x55
 80038ac:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80038b0:	f7fd fa3a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF001, 0xAA);
 80038b4:	21aa      	movs	r1, #170	; 0xaa
 80038b6:	f24f 0001 	movw	r0, #61441	; 0xf001
 80038ba:	f7fd fa35 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF002, 0x52);
 80038be:	2152      	movs	r1, #82	; 0x52
 80038c0:	f24f 0002 	movw	r0, #61442	; 0xf002
 80038c4:	f7fd fa30 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF003, 0x08);
 80038c8:	2108      	movs	r1, #8
 80038ca:	f24f 0003 	movw	r0, #61443	; 0xf003
 80038ce:	f7fd fa2b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF004, 0x00);
 80038d2:	2100      	movs	r1, #0
 80038d4:	f24f 0004 	movw	r0, #61444	; 0xf004
 80038d8:	f7fd fa26 	bl	8000d28 <LCD_WriteReg>
        //Display control
        LCD_WriteReg(0xB100, 0xCC);
 80038dc:	21cc      	movs	r1, #204	; 0xcc
 80038de:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 80038e2:	f7fd fa21 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB101, 0x00);
 80038e6:	2100      	movs	r1, #0
 80038e8:	f24b 1001 	movw	r0, #45313	; 0xb101
 80038ec:	f7fd fa1c 	bl	8000d28 <LCD_WriteReg>
        //Source hold time
        LCD_WriteReg(0xB600, 0x05);
 80038f0:	2105      	movs	r1, #5
 80038f2:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 80038f6:	f7fd fa17 	bl	8000d28 <LCD_WriteReg>
        //Gate EQ control
        LCD_WriteReg(0xB700, 0x70);
 80038fa:	2170      	movs	r1, #112	; 0x70
 80038fc:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8003900:	f7fd fa12 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB701, 0x70);
 8003904:	2170      	movs	r1, #112	; 0x70
 8003906:	f24b 7001 	movw	r0, #46849	; 0xb701
 800390a:	f7fd fa0d 	bl	8000d28 <LCD_WriteReg>
        //Source EQ control (Mode 2)
        LCD_WriteReg(0xB800, 0x01);
 800390e:	2101      	movs	r1, #1
 8003910:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8003914:	f7fd fa08 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB801, 0x03);
 8003918:	2103      	movs	r1, #3
 800391a:	f64b 0001 	movw	r0, #47105	; 0xb801
 800391e:	f7fd fa03 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB802, 0x03);
 8003922:	2103      	movs	r1, #3
 8003924:	f64b 0002 	movw	r0, #47106	; 0xb802
 8003928:	f7fd f9fe 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB803, 0x03);
 800392c:	2103      	movs	r1, #3
 800392e:	f64b 0003 	movw	r0, #47107	; 0xb803
 8003932:	f7fd f9f9 	bl	8000d28 <LCD_WriteReg>
        //Inversion mode (2-dot)
        LCD_WriteReg(0xBC00, 0x02);
 8003936:	2102      	movs	r1, #2
 8003938:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 800393c:	f7fd f9f4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC01, 0x00);
 8003940:	2100      	movs	r1, #0
 8003942:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8003946:	f7fd f9ef 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC02, 0x00);
 800394a:	2100      	movs	r1, #0
 800394c:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8003950:	f7fd f9ea 	bl	8000d28 <LCD_WriteReg>
        //Timing control 4H w/ 4-delay
        LCD_WriteReg(0xC900, 0xD0);
 8003954:	21d0      	movs	r1, #208	; 0xd0
 8003956:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 800395a:	f7fd f9e5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC901, 0x02);
 800395e:	2102      	movs	r1, #2
 8003960:	f64c 1001 	movw	r0, #51457	; 0xc901
 8003964:	f7fd f9e0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC902, 0x50);
 8003968:	2150      	movs	r1, #80	; 0x50
 800396a:	f64c 1002 	movw	r0, #51458	; 0xc902
 800396e:	f7fd f9db 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC903, 0x50);
 8003972:	2150      	movs	r1, #80	; 0x50
 8003974:	f64c 1003 	movw	r0, #51459	; 0xc903
 8003978:	f7fd f9d6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC904, 0x50);
 800397c:	2150      	movs	r1, #80	; 0x50
 800397e:	f64c 1004 	movw	r0, #51460	; 0xc904
 8003982:	f7fd f9d1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0x3500, 0x00);
 8003986:	2100      	movs	r1, #0
 8003988:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 800398c:	f7fd f9cc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0x3A00, 0x55); //16-bit/pixel
 8003990:	2155      	movs	r1, #85	; 0x55
 8003992:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8003996:	f7fd f9c7 	bl	8000d28 <LCD_WriteReg>
        LCD_WR_REG(0x1100);
 800399a:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 800399e:	f7fd f98b 	bl	8000cb8 <LCD_WR_REG>
        delay_us(120);
 80039a2:	2078      	movs	r0, #120	; 0x78
 80039a4:	f000 fdfe 	bl	80045a4 <delay_us>
        LCD_WR_REG(0x2900);
 80039a8:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 80039ac:	f7fd f984 	bl	8000cb8 <LCD_WR_REG>
 80039b0:	e0be      	b.n	8003b30 <LCD_Init+0x25c0>
    }
    else if (lcddev.id == 0X1963)
 80039b2:	4b66      	ldr	r3, [pc, #408]	; (8003b4c <LCD_Init+0x25dc>)
 80039b4:	889b      	ldrh	r3, [r3, #4]
 80039b6:	f641 1263 	movw	r2, #6499	; 0x1963
 80039ba:	4293      	cmp	r3, r2
 80039bc:	f040 80b8 	bne.w	8003b30 <LCD_Init+0x25c0>
    {
        LCD_WR_REG(0xE2);       //Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz
 80039c0:	20e2      	movs	r0, #226	; 0xe2
 80039c2:	f7fd f979 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x1D);      //参数1
 80039c6:	201d      	movs	r0, #29
 80039c8:	f7fd f98a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);      //参数2 Divider M = 2, PLL = 300/(M+1) = 100MHz
 80039cc:	2002      	movs	r0, #2
 80039ce:	f7fd f987 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x04);      //参数3 Validate M and N values
 80039d2:	2004      	movs	r0, #4
 80039d4:	f7fd f984 	bl	8000ce0 <LCD_WR_DATA>
        delay_us(100);
 80039d8:	2064      	movs	r0, #100	; 0x64
 80039da:	f000 fde3 	bl	80045a4 <delay_us>
        LCD_WR_REG(0xE0);       // Start PLL command
 80039de:	20e0      	movs	r0, #224	; 0xe0
 80039e0:	f7fd f96a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);      // enable PLL
 80039e4:	2001      	movs	r0, #1
 80039e6:	f7fd f97b 	bl	8000ce0 <LCD_WR_DATA>
        delay_ms(10);
 80039ea:	200a      	movs	r0, #10
 80039ec:	f000 fe1a 	bl	8004624 <delay_ms>
        LCD_WR_REG(0xE0);       // Start PLL command again
 80039f0:	20e0      	movs	r0, #224	; 0xe0
 80039f2:	f7fd f961 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x03);      // now, use PLL output as system clock
 80039f6:	2003      	movs	r0, #3
 80039f8:	f7fd f972 	bl	8000ce0 <LCD_WR_DATA>
        delay_ms(12);
 80039fc:	200c      	movs	r0, #12
 80039fe:	f000 fe11 	bl	8004624 <delay_ms>
        LCD_WR_REG(0x01);       //软复位
 8003a02:	2001      	movs	r0, #1
 8003a04:	f7fd f958 	bl	8000cb8 <LCD_WR_REG>
        delay_ms(10);
 8003a08:	200a      	movs	r0, #10
 8003a0a:	f000 fe0b 	bl	8004624 <delay_ms>

        LCD_WR_REG(0xE6);       //设置像素频率,33Mhz
 8003a0e:	20e6      	movs	r0, #230	; 0xe6
 8003a10:	f7fd f952 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x2F);
 8003a14:	202f      	movs	r0, #47	; 0x2f
 8003a16:	f7fd f963 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFF);
 8003a1a:	20ff      	movs	r0, #255	; 0xff
 8003a1c:	f7fd f960 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFF);
 8003a20:	20ff      	movs	r0, #255	; 0xff
 8003a22:	f7fd f95d 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB0);       //设置LCD模式
 8003a26:	20b0      	movs	r0, #176	; 0xb0
 8003a28:	f7fd f946 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);      //24位模式
 8003a2c:	2020      	movs	r0, #32
 8003a2e:	f7fd f957 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //TFT 模式
 8003a32:	2000      	movs	r0, #0
 8003a34:	f7fd f954 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_DATA((SSD_HOR_RESOLUTION - 1) >> 8); //设置LCD水平像素
 8003a38:	2003      	movs	r0, #3
 8003a3a:	f7fd f951 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HOR_RESOLUTION - 1);
 8003a3e:	f240 301f 	movw	r0, #799	; 0x31f
 8003a42:	f7fd f94d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((SSD_VER_RESOLUTION - 1) >> 8); //设置LCD垂直像素
 8003a46:	2001      	movs	r0, #1
 8003a48:	f7fd f94a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VER_RESOLUTION - 1);
 8003a4c:	f240 10df 	movw	r0, #479	; 0x1df
 8003a50:	f7fd f946 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //RGB序列
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7fd f943 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB4);       //Set horizontal period
 8003a5a:	20b4      	movs	r0, #180	; 0xb4
 8003a5c:	f7fd f92c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((SSD_HT - 1) >> 8);
 8003a60:	2004      	movs	r0, #4
 8003a62:	f7fd f93d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HT - 1);
 8003a66:	f240 401f 	movw	r0, #1055	; 0x41f
 8003a6a:	f7fd f939 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HPS >> 8);
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f7fd f936 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HPS);
 8003a74:	202e      	movs	r0, #46	; 0x2e
 8003a76:	f7fd f933 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HOR_PULSE_WIDTH - 1);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f7fd f930 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003a80:	2000      	movs	r0, #0
 8003a82:	f7fd f92d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003a86:	2000      	movs	r0, #0
 8003a88:	f7fd f92a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7fd f927 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xB6);       //Set vertical period
 8003a92:	20b6      	movs	r0, #182	; 0xb6
 8003a94:	f7fd f910 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((SSD_VT - 1) >> 8);
 8003a98:	2002      	movs	r0, #2
 8003a9a:	f7fd f921 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VT - 1);
 8003a9e:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8003aa2:	f7fd f91d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VPS >> 8);
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f7fd f91a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VPS);
 8003aac:	2017      	movs	r0, #23
 8003aae:	f7fd f917 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VER_FRONT_PORCH - 1);
 8003ab2:	2015      	movs	r0, #21
 8003ab4:	f7fd f914 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f7fd f911 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003abe:	2000      	movs	r0, #0
 8003ac0:	f7fd f90e 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF0);       //设置SSD1963与CPU接口为16bit
 8003ac4:	20f0      	movs	r0, #240	; 0xf0
 8003ac6:	f7fd f8f7 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x03);      //16-bit(565 format) data for 16bpp
 8003aca:	2003      	movs	r0, #3
 8003acc:	f7fd f908 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x29);       //开启显示
 8003ad0:	2029      	movs	r0, #41	; 0x29
 8003ad2:	f7fd f8f1 	bl	8000cb8 <LCD_WR_REG>
        //设置PWM输出  背光通过占空比可调
        LCD_WR_REG(0xD0);       //设置自动白平衡DBC
 8003ad6:	20d0      	movs	r0, #208	; 0xd0
 8003ad8:	f7fd f8ee 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);      //disable
 8003adc:	2000      	movs	r0, #0
 8003ade:	f7fd f8ff 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xBE);       //配置PWM输出
 8003ae2:	20be      	movs	r0, #190	; 0xbe
 8003ae4:	f7fd f8e8 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x05);      //1设置PWM频率
 8003ae8:	2005      	movs	r0, #5
 8003aea:	f7fd f8f9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFE);      //2设置PWM占空比
 8003aee:	20fe      	movs	r0, #254	; 0xfe
 8003af0:	f7fd f8f6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);      //3设置C
 8003af4:	2001      	movs	r0, #1
 8003af6:	f7fd f8f3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //4设置D
 8003afa:	2000      	movs	r0, #0
 8003afc:	f7fd f8f0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //5设置E
 8003b00:	2000      	movs	r0, #0
 8003b02:	f7fd f8ed 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //6设置F
 8003b06:	2000      	movs	r0, #0
 8003b08:	f7fd f8ea 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB8);       //设置GPIO配置
 8003b0c:	20b8      	movs	r0, #184	; 0xb8
 8003b0e:	f7fd f8d3 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x03);      //2个IO口设置成输出
 8003b12:	2003      	movs	r0, #3
 8003b14:	f7fd f8e4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);      //GPIO使用正常的IO功能
 8003b18:	2001      	movs	r0, #1
 8003b1a:	f7fd f8e1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xBA);
 8003b1e:	20ba      	movs	r0, #186	; 0xba
 8003b20:	f7fd f8ca 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0X01);      //GPIO[1:0]=01,控制LCD方向
 8003b24:	2001      	movs	r0, #1
 8003b26:	f7fd f8db 	bl	8000ce0 <LCD_WR_DATA>

        LCD_SSD_BackLightSet(100);//背光设置为最亮
 8003b2a:	2064      	movs	r0, #100	; 0x64
 8003b2c:	f7fd fc34 	bl	8001398 <LCD_SSD_BackLightSet>
    }

    LCD_Display_Dir(0);         //默认为竖屏
 8003b30:	2000      	movs	r0, #0
 8003b32:	f7fd fc65 	bl	8001400 <LCD_Display_Dir>
    LCD_LED = 1;                //点亮背光
 8003b36:	4b06      	ldr	r3, [pc, #24]	; (8003b50 <LCD_Init+0x25e0>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
    LCD_Clear(WHITE);
 8003b3c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003b40:	f000 f808 	bl	8003b54 <LCD_Clear>
}  
 8003b44:	bf00      	nop
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	20000208 	.word	0x20000208
 8003b50:	42218180 	.word	0x42218180

08003b54 <LCD_Clear>:
//清屏函数
//color:要清屏的填充色
void LCD_Clear(u16 color)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	80fb      	strh	r3, [r7, #6]
    u32 index = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
    u32 totalpoint = lcddev.width;
 8003b62:	4b11      	ldr	r3, [pc, #68]	; (8003ba8 <LCD_Clear+0x54>)
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    //得到总点数
 8003b68:	4b0f      	ldr	r3, [pc, #60]	; (8003ba8 <LCD_Clear+0x54>)
 8003b6a:	885b      	ldrh	r3, [r3, #2]
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	fb02 f303 	mul.w	r3, r2, r3
 8003b74:	60bb      	str	r3, [r7, #8]

    LCD_SetCursor(0x00, 0x0000);    //设置光标位置
 8003b76:	2100      	movs	r1, #0
 8003b78:	2000      	movs	r0, #0
 8003b7a:	f7fd f8f9 	bl	8000d70 <LCD_SetCursor>
    LCD_WriteRAM_Prepare();         //开始写入GRAM
 8003b7e:	f7fd f8e9 	bl	8000d54 <LCD_WriteRAM_Prepare>

    for (index = 0; index < totalpoint; index++)
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	e005      	b.n	8003b94 <LCD_Clear+0x40>
    {
        LCD->LCD_RAM = color;
 8003b88:	4a08      	ldr	r2, [pc, #32]	; (8003bac <LCD_Clear+0x58>)
 8003b8a:	88fb      	ldrh	r3, [r7, #6]
 8003b8c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	3301      	adds	r3, #1
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d3f5      	bcc.n	8003b88 <LCD_Clear+0x34>
    }
}
 8003b9c:	bf00      	nop
 8003b9e:	bf00      	nop
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20000208 	.word	0x20000208
 8003bac:	6c0007fe 	.word	0x6c0007fe

08003bb0 <LCD_ShowChar>:
//x,y:起始坐标
//num:要显示的字符:" "--->"~"
//size:字体大小 12/16/24/32
//mode:叠加方式(1)还是非叠加方式(0)
void LCD_ShowChar(u16 x, u16 y, u8 num, u8 size, u8 mode)
{
 8003bb0:	b590      	push	{r4, r7, lr}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4604      	mov	r4, r0
 8003bb8:	4608      	mov	r0, r1
 8003bba:	4611      	mov	r1, r2
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4623      	mov	r3, r4
 8003bc0:	80fb      	strh	r3, [r7, #6]
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	80bb      	strh	r3, [r7, #4]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	70fb      	strb	r3, [r7, #3]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	70bb      	strb	r3, [r7, #2]
    u8 temp, t1, t;
    u16 y0 = y;
 8003bce:	88bb      	ldrh	r3, [r7, #4]
 8003bd0:	817b      	strh	r3, [r7, #10]
    u8 csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2);  //得到字体一个字符对应点阵集所占的字节数
 8003bd2:	78bb      	ldrb	r3, [r7, #2]
 8003bd4:	08db      	lsrs	r3, r3, #3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	461a      	mov	r2, r3
 8003bda:	78bb      	ldrb	r3, [r7, #2]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	4413      	add	r3, r2
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	78ba      	ldrb	r2, [r7, #2]
 8003bf2:	0852      	lsrs	r2, r2, #1
 8003bf4:	b2d2      	uxtb	r2, r2
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	727b      	strb	r3, [r7, #9]
    num = num - ' ';    //得到偏移后的值（ASCII字库是从空格开始取模，所以-' '就是对应字符的字库）
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	3b20      	subs	r3, #32
 8003c00:	70fb      	strb	r3, [r7, #3]

    for (t = 0; t < csize; t++)
 8003c02:	2300      	movs	r3, #0
 8003c04:	737b      	strb	r3, [r7, #13]
 8003c06:	e06b      	b.n	8003ce0 <LCD_ShowChar+0x130>
    {
        if (size == 12)temp = asc2_1206[num][t];        //调用1206字体
 8003c08:	78bb      	ldrb	r3, [r7, #2]
 8003c0a:	2b0c      	cmp	r3, #12
 8003c0c:	d10b      	bne.n	8003c26 <LCD_ShowChar+0x76>
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	7b79      	ldrb	r1, [r7, #13]
 8003c12:	4839      	ldr	r0, [pc, #228]	; (8003cf8 <LCD_ShowChar+0x148>)
 8003c14:	4613      	mov	r3, r2
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	4413      	add	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4403      	add	r3, r0
 8003c1e:	440b      	add	r3, r1
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	73fb      	strb	r3, [r7, #15]
 8003c24:	e019      	b.n	8003c5a <LCD_ShowChar+0xaa>
        else if (size == 16)temp = asc2_1608[num][t];   //调用1608字体
 8003c26:	78bb      	ldrb	r3, [r7, #2]
 8003c28:	2b10      	cmp	r3, #16
 8003c2a:	d108      	bne.n	8003c3e <LCD_ShowChar+0x8e>
 8003c2c:	78fa      	ldrb	r2, [r7, #3]
 8003c2e:	7b7b      	ldrb	r3, [r7, #13]
 8003c30:	4932      	ldr	r1, [pc, #200]	; (8003cfc <LCD_ShowChar+0x14c>)
 8003c32:	0112      	lsls	r2, r2, #4
 8003c34:	440a      	add	r2, r1
 8003c36:	4413      	add	r3, r2
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	73fb      	strb	r3, [r7, #15]
 8003c3c:	e00d      	b.n	8003c5a <LCD_ShowChar+0xaa>
        else if (size == 24)temp = asc2_2412[num][t];   //调用2412字体
 8003c3e:	78bb      	ldrb	r3, [r7, #2]
 8003c40:	2b18      	cmp	r3, #24
 8003c42:	d152      	bne.n	8003cea <LCD_ShowChar+0x13a>
 8003c44:	78fa      	ldrb	r2, [r7, #3]
 8003c46:	7b79      	ldrb	r1, [r7, #13]
 8003c48:	482d      	ldr	r0, [pc, #180]	; (8003d00 <LCD_ShowChar+0x150>)
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4403      	add	r3, r0
 8003c54:	440b      	add	r3, r1
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	73fb      	strb	r3, [r7, #15]
        else return;                                    //没有的字库

        for (t1 = 0; t1 < 8; t1++)
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73bb      	strb	r3, [r7, #14]
 8003c5e:	e037      	b.n	8003cd0 <LCD_ShowChar+0x120>
        {
            if (temp & 0x80)LCD_Fast_DrawPoint(x, y, POINT_COLOR);
 8003c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	da08      	bge.n	8003c7a <LCD_ShowChar+0xca>
 8003c68:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <LCD_ShowChar+0x154>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	88b9      	ldrh	r1, [r7, #4]
 8003c70:	88fb      	ldrh	r3, [r7, #6]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fd fad0 	bl	8001218 <LCD_Fast_DrawPoint>
 8003c78:	e00b      	b.n	8003c92 <LCD_ShowChar+0xe2>
            else if (mode == 0)LCD_Fast_DrawPoint(x, y, BACK_COLOR);
 8003c7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <LCD_ShowChar+0xe2>
 8003c82:	4b21      	ldr	r3, [pc, #132]	; (8003d08 <LCD_ShowChar+0x158>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	88b9      	ldrh	r1, [r7, #4]
 8003c8a:	88fb      	ldrh	r3, [r7, #6]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd fac3 	bl	8001218 <LCD_Fast_DrawPoint>

            temp <<= 1;
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	73fb      	strb	r3, [r7, #15]
            y++;
 8003c98:	88bb      	ldrh	r3, [r7, #4]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;      //超区域了
 8003c9e:	4b1b      	ldr	r3, [pc, #108]	; (8003d0c <LCD_ShowChar+0x15c>)
 8003ca0:	885b      	ldrh	r3, [r3, #2]
 8003ca2:	88ba      	ldrh	r2, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d222      	bcs.n	8003cee <LCD_ShowChar+0x13e>

            if ((y - y0) == size)
 8003ca8:	88ba      	ldrh	r2, [r7, #4]
 8003caa:	897b      	ldrh	r3, [r7, #10]
 8003cac:	1ad2      	subs	r2, r2, r3
 8003cae:	78bb      	ldrb	r3, [r7, #2]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d10a      	bne.n	8003cca <LCD_ShowChar+0x11a>
            {
                y = y0;
 8003cb4:	897b      	ldrh	r3, [r7, #10]
 8003cb6:	80bb      	strh	r3, [r7, #4]
                x++;
 8003cb8:	88fb      	ldrh	r3, [r7, #6]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   //超区域了
 8003cbe:	4b13      	ldr	r3, [pc, #76]	; (8003d0c <LCD_ShowChar+0x15c>)
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	88fa      	ldrh	r2, [r7, #6]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d307      	bcc.n	8003cd8 <LCD_ShowChar+0x128>
 8003cc8:	e012      	b.n	8003cf0 <LCD_ShowChar+0x140>
        for (t1 = 0; t1 < 8; t1++)
 8003cca:	7bbb      	ldrb	r3, [r7, #14]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	73bb      	strb	r3, [r7, #14]
 8003cd0:	7bbb      	ldrb	r3, [r7, #14]
 8003cd2:	2b07      	cmp	r3, #7
 8003cd4:	d9c4      	bls.n	8003c60 <LCD_ShowChar+0xb0>
 8003cd6:	e000      	b.n	8003cda <LCD_ShowChar+0x12a>

                break;
 8003cd8:	bf00      	nop
    for (t = 0; t < csize; t++)
 8003cda:	7b7b      	ldrb	r3, [r7, #13]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	737b      	strb	r3, [r7, #13]
 8003ce0:	7b7a      	ldrb	r2, [r7, #13]
 8003ce2:	7a7b      	ldrb	r3, [r7, #9]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d38f      	bcc.n	8003c08 <LCD_ShowChar+0x58>
 8003ce8:	e002      	b.n	8003cf0 <LCD_ShowChar+0x140>
        else return;                                    //没有的字库
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <LCD_ShowChar+0x140>
            if (y >= lcddev.height)return;      //超区域了
 8003cee:	bf00      	nop
            }
        }
    }
}
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd90      	pop	{r4, r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	08010368 	.word	0x08010368
 8003cfc:	080107dc 	.word	0x080107dc
 8003d00:	08010dcc 	.word	0x08010dcc
 8003d04:	20000000 	.word	0x20000000
 8003d08:	20000004 	.word	0x20000004
 8003d0c:	20000208 	.word	0x20000208

08003d10 <LCD_Pow>:

//m^n函数
//返回值:m^n次方.
u32 LCD_Pow(u8 m, u8 n)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	460a      	mov	r2, r1
 8003d1a:	71fb      	strb	r3, [r7, #7]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	71bb      	strb	r3, [r7, #6]
    u32 result = 1;
 8003d20:	2301      	movs	r3, #1
 8003d22:	60fb      	str	r3, [r7, #12]

    while (n--)result *= m;
 8003d24:	e004      	b.n	8003d30 <LCD_Pow+0x20>
 8003d26:	79fa      	ldrb	r2, [r7, #7]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	fb02 f303 	mul.w	r3, r2, r3
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	79bb      	ldrb	r3, [r7, #6]
 8003d32:	1e5a      	subs	r2, r3, #1
 8003d34:	71ba      	strb	r2, [r7, #6]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f5      	bne.n	8003d26 <LCD_Pow+0x16>

    return result;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
	...

08003d48 <LCD_ShowNum>:
//len :数字的位数
//size:字体大小
//color:颜色 
//num:数值(0~4294967295);	 
void LCD_ShowNum(u16 x, u16 y, u32 num, u8 len, u8 size)
{
 8003d48:	b590      	push	{r4, r7, lr}
 8003d4a:	b089      	sub	sp, #36	; 0x24
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	60ba      	str	r2, [r7, #8]
 8003d50:	461a      	mov	r2, r3
 8003d52:	4603      	mov	r3, r0
 8003d54:	81fb      	strh	r3, [r7, #14]
 8003d56:	460b      	mov	r3, r1
 8003d58:	81bb      	strh	r3, [r7, #12]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	71fb      	strb	r3, [r7, #7]
    u8 t, temp;
    u8 enshow = 0;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)
 8003d62:	2300      	movs	r3, #0
 8003d64:	75fb      	strb	r3, [r7, #23]
 8003d66:	e055      	b.n	8003e14 <LCD_ShowNum+0xcc>
    {
        temp = (num / LCD_Pow(10, len - t - 1)) % 10;
 8003d68:	79fa      	ldrb	r2, [r7, #7]
 8003d6a:	7dfb      	ldrb	r3, [r7, #23]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	4619      	mov	r1, r3
 8003d76:	200a      	movs	r0, #10
 8003d78:	f7ff ffca 	bl	8003d10 <LCD_Pow>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d84:	4b28      	ldr	r3, [pc, #160]	; (8003e28 <LCD_ShowNum+0xe0>)
 8003d86:	fba3 2301 	umull	r2, r3, r3, r1
 8003d8a:	08da      	lsrs	r2, r3, #3
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	1aca      	subs	r2, r1, r3
 8003d96:	4613      	mov	r3, r2
 8003d98:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))
 8003d9a:	7dbb      	ldrb	r3, [r7, #22]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d11f      	bne.n	8003de0 <LCD_ShowNum+0x98>
 8003da0:	7dfa      	ldrb	r2, [r7, #23]
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	3b01      	subs	r3, #1
 8003da6:	429a      	cmp	r2, r3
 8003da8:	da1a      	bge.n	8003de0 <LCD_ShowNum+0x98>
        {
            if (temp == 0)
 8003daa:	7d7b      	ldrb	r3, [r7, #21]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d115      	bne.n	8003ddc <LCD_ShowNum+0x94>
            {
                LCD_ShowChar(x + (size / 2)*t, y, ' ', size, 0);
 8003db0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003db4:	085b      	lsrs	r3, r3, #1
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	7dfa      	ldrb	r2, [r7, #23]
 8003dbc:	b292      	uxth	r2, r2
 8003dbe:	fb02 f303 	mul.w	r3, r2, r3
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	89fb      	ldrh	r3, [r7, #14]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	b298      	uxth	r0, r3
 8003dca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003dce:	89b9      	ldrh	r1, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	9200      	str	r2, [sp, #0]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	f7ff feeb 	bl	8003bb0 <LCD_ShowChar>
                continue;
 8003dda:	e018      	b.n	8003e0e <LCD_ShowNum+0xc6>
            }
            else enshow = 1;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	75bb      	strb	r3, [r7, #22]

        }

        LCD_ShowChar(x + (size / 2)*t, y, temp + '0', size, 0);
 8003de0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	7dfa      	ldrb	r2, [r7, #23]
 8003dec:	b292      	uxth	r2, r2
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	89fb      	ldrh	r3, [r7, #14]
 8003df6:	4413      	add	r3, r2
 8003df8:	b298      	uxth	r0, r3
 8003dfa:	7d7b      	ldrb	r3, [r7, #21]
 8003dfc:	3330      	adds	r3, #48	; 0x30
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003e04:	89b9      	ldrh	r1, [r7, #12]
 8003e06:	2400      	movs	r4, #0
 8003e08:	9400      	str	r4, [sp, #0]
 8003e0a:	f7ff fed1 	bl	8003bb0 <LCD_ShowChar>
    for (t = 0; t < len; t++)
 8003e0e:	7dfb      	ldrb	r3, [r7, #23]
 8003e10:	3301      	adds	r3, #1
 8003e12:	75fb      	strb	r3, [r7, #23]
 8003e14:	7dfa      	ldrb	r2, [r7, #23]
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d3a5      	bcc.n	8003d68 <LCD_ShowNum+0x20>
    }
}
 8003e1c:	bf00      	nop
 8003e1e:	bf00      	nop
 8003e20:	371c      	adds	r7, #28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd90      	pop	{r4, r7, pc}
 8003e26:	bf00      	nop
 8003e28:	cccccccd 	.word	0xcccccccd

08003e2c <LCD_ShowString>:
//x,y:起点坐标
//width,height:区域大小
//size:字体大小
//*p:字符串起始地址
void LCD_ShowString(u16 x, u16 y, u16 width, u16 height, u8 size, u8 *p)
{
 8003e2c:	b590      	push	{r4, r7, lr}
 8003e2e:	b087      	sub	sp, #28
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	4604      	mov	r4, r0
 8003e34:	4608      	mov	r0, r1
 8003e36:	4611      	mov	r1, r2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4623      	mov	r3, r4
 8003e3c:	80fb      	strh	r3, [r7, #6]
 8003e3e:	4603      	mov	r3, r0
 8003e40:	80bb      	strh	r3, [r7, #4]
 8003e42:	460b      	mov	r3, r1
 8003e44:	807b      	strh	r3, [r7, #2]
 8003e46:	4613      	mov	r3, r2
 8003e48:	803b      	strh	r3, [r7, #0]
    u8 x0 = x;
 8003e4a:	88fb      	ldrh	r3, [r7, #6]
 8003e4c:	73fb      	strb	r3, [r7, #15]
    width += x;
 8003e4e:	887a      	ldrh	r2, [r7, #2]
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	4413      	add	r3, r2
 8003e54:	807b      	strh	r3, [r7, #2]
    height += y;
 8003e56:	883a      	ldrh	r2, [r7, #0]
 8003e58:	88bb      	ldrh	r3, [r7, #4]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   //判断是不是非法字符!
 8003e5e:	e024      	b.n	8003eaa <LCD_ShowString+0x7e>
    {
        if (x >= width)
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	887b      	ldrh	r3, [r7, #2]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d307      	bcc.n	8003e78 <LCD_ShowString+0x4c>
        {
            x = x0;
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	80fb      	strh	r3, [r7, #6]
            y += size;
 8003e6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	88bb      	ldrh	r3, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break; //退出
 8003e78:	88ba      	ldrh	r2, [r7, #4]
 8003e7a:	883b      	ldrh	r3, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d21d      	bcs.n	8003ebc <LCD_ShowString+0x90>

        LCD_ShowChar(x, y, *p, size, 0);
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	781a      	ldrb	r2, [r3, #0]
 8003e84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e88:	88b9      	ldrh	r1, [r7, #4]
 8003e8a:	88f8      	ldrh	r0, [r7, #6]
 8003e8c:	2400      	movs	r4, #0
 8003e8e:	9400      	str	r4, [sp, #0]
 8003e90:	f7ff fe8e 	bl	8003bb0 <LCD_ShowChar>
        x += size / 2;
 8003e94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e98:	085b      	lsrs	r3, r3, #1
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	88fb      	ldrh	r3, [r7, #6]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	80fb      	strh	r3, [r7, #6]
        p++;
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	627b      	str	r3, [r7, #36]	; 0x24
    while ((*p <= '~') && (*p >= ' '))   //判断是不是非法字符!
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	2b7e      	cmp	r3, #126	; 0x7e
 8003eb0:	d805      	bhi.n	8003ebe <LCD_ShowString+0x92>
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	2b1f      	cmp	r3, #31
 8003eb8:	d8d2      	bhi.n	8003e60 <LCD_ShowString+0x34>
    }
}
 8003eba:	e000      	b.n	8003ebe <LCD_ShowString+0x92>
        if (y >= height)break; //退出
 8003ebc:	bf00      	nop
}
 8003ebe:	bf00      	nop
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd90      	pop	{r4, r7, pc}
	...

08003ec8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ece:	1d3b      	adds	r3, r7, #4
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003ed8:	4b18      	ldr	r3, [pc, #96]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003eda:	4a19      	ldr	r2, [pc, #100]	; (8003f40 <MX_ADC1_Init+0x78>)
 8003edc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003ede:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003ee4:	4b15      	ldr	r3, [pc, #84]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003eea:	4b14      	ldr	r3, [pc, #80]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8003ef0:	4b12      	ldr	r3, [pc, #72]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003ef2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003ef6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ef8:	4b10      	ldr	r3, [pc, #64]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003efe:	4b0f      	ldr	r3, [pc, #60]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f04:	480d      	ldr	r0, [pc, #52]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003f06:	f001 f985 	bl	8005214 <HAL_ADC_Init>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003f10:	f000 fba6 	bl	8004660 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003f14:	2301      	movs	r3, #1
 8003f16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f20:	1d3b      	adds	r3, r7, #4
 8003f22:	4619      	mov	r1, r3
 8003f24:	4805      	ldr	r0, [pc, #20]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003f26:	f001 fbe9 	bl	80056fc <HAL_ADC_ConfigChannel>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003f30:	f000 fb96 	bl	8004660 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003f34:	bf00      	nop
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	20000218 	.word	0x20000218
 8003f40:	40012400 	.word	0x40012400

08003f44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f4c:	f107 0310 	add.w	r3, r7, #16
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	605a      	str	r2, [r3, #4]
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a18      	ldr	r2, [pc, #96]	; (8003fc0 <HAL_ADC_MspInit+0x7c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d129      	bne.n	8003fb8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f64:	4b17      	ldr	r3, [pc, #92]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	4a16      	ldr	r2, [pc, #88]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f6e:	6193      	str	r3, [r2, #24]
 8003f70:	4b14      	ldr	r3, [pc, #80]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f78:	60fb      	str	r3, [r7, #12]
 8003f7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f7c:	4b11      	ldr	r3, [pc, #68]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f82:	f043 0304 	orr.w	r3, r3, #4
 8003f86:	6193      	str	r3, [r2, #24]
 8003f88:	4b0e      	ldr	r3, [pc, #56]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	60bb      	str	r3, [r7, #8]
 8003f92:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003f94:	2302      	movs	r3, #2
 8003f96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9c:	f107 0310 	add.w	r3, r7, #16
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4809      	ldr	r0, [pc, #36]	; (8003fc8 <HAL_ADC_MspInit+0x84>)
 8003fa4:	f001 ff68 	bl	8005e78 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2105      	movs	r1, #5
 8003fac:	2012      	movs	r0, #18
 8003fae:	f001 fdf6 	bl	8005b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003fb2:	2012      	movs	r0, #18
 8003fb4:	f001 fe0f 	bl	8005bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003fb8:	bf00      	nop
 8003fba:	3720      	adds	r7, #32
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	40012400 	.word	0x40012400
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	40010800 	.word	0x40010800

08003fcc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinSem_DataReady */
  BinSem_DataReadyHandle = osSemaphoreNew(1, 1, &BinSem_DataReady_attributes);
 8003fd0:	4a0f      	ldr	r2, [pc, #60]	; (8004010 <MX_FREERTOS_Init+0x44>)
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	2001      	movs	r0, #1
 8003fd6:	f004 fdf5 	bl	8008bc4 <osSemaphoreNew>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	4a0d      	ldr	r2, [pc, #52]	; (8004014 <MX_FREERTOS_Init+0x48>)
 8003fde:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_Keys */
  Queue_KeysHandle = osMessageQueueNew (10, sizeof(uint8_t), &Queue_Keys_attributes);
 8003fe0:	4a0d      	ldr	r2, [pc, #52]	; (8004018 <MX_FREERTOS_Init+0x4c>)
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	200a      	movs	r0, #10
 8003fe6:	f004 fe89 	bl	8008cfc <osMessageQueueNew>
 8003fea:	4603      	mov	r3, r0
 8003fec:	4a0b      	ldr	r2, [pc, #44]	; (800401c <MX_FREERTOS_Init+0x50>)
 8003fee:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  eventGroupHandle= xEventGroupCreate(); //创建事件�??
 8003ff0:	f004 ff3c 	bl	8008e6c <xEventGroupCreate>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	4a0a      	ldr	r2, [pc, #40]	; (8004020 <MX_FREERTOS_Init+0x54>)
 8003ff8:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Show */
  Task_ShowHandle = osThreadNew(AppTask_Show, NULL, &Task_Show_attributes);
 8003ffa:	4a0a      	ldr	r2, [pc, #40]	; (8004024 <MX_FREERTOS_Init+0x58>)
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	480a      	ldr	r0, [pc, #40]	; (8004028 <MX_FREERTOS_Init+0x5c>)
 8004000:	f004 fd08 	bl	8008a14 <osThreadNew>
 8004004:	4603      	mov	r3, r0
 8004006:	4a09      	ldr	r2, [pc, #36]	; (800402c <MX_FREERTOS_Init+0x60>)
 8004008:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	08011b64 	.word	0x08011b64
 8004014:	20000258 	.word	0x20000258
 8004018:	08011b4c 	.word	0x08011b4c
 800401c:	20000254 	.word	0x20000254
 8004020:	2000024c 	.word	0x2000024c
 8004024:	08011b28 	.word	0x08011b28
 8004028:	08004031 	.word	0x08004031
 800402c:	20000250 	.word	0x20000250

08004030 <AppTask_Show>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Show */
void AppTask_Show(void *argument)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b088      	sub	sp, #32
 8004034:	af02      	add	r7, sp, #8
 8004036:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_Show */
	LCD_ShowString(30,55,210,12,12,"ADC Value = ");
 8004038:	4b1f      	ldr	r3, [pc, #124]	; (80040b8 <AppTask_Show+0x88>)
 800403a:	9301      	str	r3, [sp, #4]
 800403c:	230c      	movs	r3, #12
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	230c      	movs	r3, #12
 8004042:	22d2      	movs	r2, #210	; 0xd2
 8004044:	2137      	movs	r1, #55	; 0x37
 8004046:	201e      	movs	r0, #30
 8004048:	f7ff fef0 	bl	8003e2c <LCD_ShowString>
	LCD_ShowString(30,70,210,12,12,"Voltage(mV) = ");
 800404c:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <AppTask_Show+0x8c>)
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	230c      	movs	r3, #12
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	230c      	movs	r3, #12
 8004056:	22d2      	movs	r2, #210	; 0xd2
 8004058:	2146      	movs	r1, #70	; 0x46
 800405a:	201e      	movs	r0, #30
 800405c:	f7ff fee6 	bl	8003e2c <LCD_ShowString>
  /* Infinite loop */
	uint32_t notifyValue = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	60bb      	str	r3, [r7, #8]
	for(;;)
	{
		BaseType_t result = xTaskNotifyWait(0x00, 0xffffffffUL, &notifyValue, portMAX_DELAY);
 8004064:	f107 0208 	add.w	r2, r7, #8
 8004068:	f04f 33ff 	mov.w	r3, #4294967295
 800406c:	f04f 31ff 	mov.w	r1, #4294967295
 8004070:	2000      	movs	r0, #0
 8004072:	f006 fc57 	bl	800a924 <xTaskNotifyWait>
 8004076:	6178      	str	r0, [r7, #20]
		if(result == pdTRUE)
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d1f2      	bne.n	8004064 <AppTask_Show+0x34>
		{
			uint32_t tmpValue = notifyValue;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	613b      	str	r3, [r7, #16]
			LCD_ShowNum(150,55,tmpValue,4,12);
 8004082:	230c      	movs	r3, #12
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	2304      	movs	r3, #4
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	2137      	movs	r1, #55	; 0x37
 800408c:	2096      	movs	r0, #150	; 0x96
 800408e:	f7ff fe5b 	bl	8003d48 <LCD_ShowNum>
			uint32_t Volt = 3300 * tmpValue;
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	f640 42e4 	movw	r2, #3300	; 0xce4
 8004098:	fb02 f303 	mul.w	r3, r2, r3
 800409c:	60fb      	str	r3, [r7, #12]
			Volt = Volt >> 12;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	0b1b      	lsrs	r3, r3, #12
 80040a2:	60fb      	str	r3, [r7, #12]
			LCD_ShowNum(150,70,Volt,4,12);
 80040a4:	230c      	movs	r3, #12
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2304      	movs	r3, #4
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	2146      	movs	r1, #70	; 0x46
 80040ae:	2096      	movs	r0, #150	; 0x96
 80040b0:	f7ff fe4a 	bl	8003d48 <LCD_ShowNum>
	{
 80040b4:	e7d6      	b.n	8004064 <AppTask_Show+0x34>
 80040b6:	bf00      	nop
 80040b8:	080102e4 	.word	0x080102e4
 80040bc:	080102f4 	.word	0x080102f4

080040c0 <HAL_ADC_ConvCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a14      	ldr	r2, [pc, #80]	; (8004120 <HAL_ADC_ConvCpltCallback+0x60>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d121      	bne.n	8004116 <HAL_ADC_ConvCpltCallback+0x56>
	{
		adc_value = HAL_ADC_GetValue(hadc);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f001 fa3e 	bl	8005554 <HAL_ADC_GetValue>
 80040d8:	4603      	mov	r3, r0
 80040da:	4a12      	ldr	r2, [pc, #72]	; (8004124 <HAL_ADC_ConvCpltCallback+0x64>)
 80040dc:	6013      	str	r3, [r2, #0]
		if(Task_ShowHandle != NULL)
 80040de:	4b12      	ldr	r3, [pc, #72]	; (8004128 <HAL_ADC_ConvCpltCallback+0x68>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d017      	beq.n	8004116 <HAL_ADC_ConvCpltCallback+0x56>
		{
			BaseType_t taskWoken = pdFALSE;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]
			//xSemaphoreGiveFromISR(BinSem_DataReadyHandle,&highTaskWoken);
			xTaskNotifyFromISR(Task_ShowHandle,adc_value,eSetValueWithOverwrite,&taskWoken);
 80040ea:	4b0f      	ldr	r3, [pc, #60]	; (8004128 <HAL_ADC_ConvCpltCallback+0x68>)
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	4b0d      	ldr	r3, [pc, #52]	; (8004124 <HAL_ADC_ConvCpltCallback+0x64>)
 80040f0:	6819      	ldr	r1, [r3, #0]
 80040f2:	f107 030c 	add.w	r3, r7, #12
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	2300      	movs	r3, #0
 80040fa:	2203      	movs	r2, #3
 80040fc:	f006 fc6c 	bl	800a9d8 <xTaskGenericNotifyFromISR>
			portYIELD_FROM_ISR(taskWoken);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <HAL_ADC_ConvCpltCallback+0x56>
 8004106:	4b09      	ldr	r3, [pc, #36]	; (800412c <HAL_ADC_ConvCpltCallback+0x6c>)
 8004108:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	f3bf 8f4f 	dsb	sy
 8004112:	f3bf 8f6f 	isb	sy
		}
	}
}
 8004116:	bf00      	nop
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	40012400 	.word	0x40012400
 8004124:	20000248 	.word	0x20000248
 8004128:	20000250 	.word	0x20000250
 800412c:	e000ed04 	.word	0xe000ed04

08004130 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b08e      	sub	sp, #56	; 0x38
 8004134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8004136:	f107 031c 	add.w	r3, r7, #28
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	605a      	str	r2, [r3, #4]
 8004140:	609a      	str	r2, [r3, #8]
 8004142:	60da      	str	r2, [r3, #12]
 8004144:	611a      	str	r2, [r3, #16]
 8004146:	615a      	str	r2, [r3, #20]
 8004148:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800414a:	463b      	mov	r3, r7
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	605a      	str	r2, [r3, #4]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	60da      	str	r2, [r3, #12]
 8004156:	611a      	str	r2, [r3, #16]
 8004158:	615a      	str	r2, [r3, #20]
 800415a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 800415c:	4b30      	ldr	r3, [pc, #192]	; (8004220 <MX_FSMC_Init+0xf0>)
 800415e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8004162:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8004164:	4b2e      	ldr	r3, [pc, #184]	; (8004220 <MX_FSMC_Init+0xf0>)
 8004166:	4a2f      	ldr	r2, [pc, #188]	; (8004224 <MX_FSMC_Init+0xf4>)
 8004168:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 800416a:	4b2d      	ldr	r3, [pc, #180]	; (8004220 <MX_FSMC_Init+0xf0>)
 800416c:	2206      	movs	r2, #6
 800416e:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8004170:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <MX_FSMC_Init+0xf0>)
 8004172:	2200      	movs	r2, #0
 8004174:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8004176:	4b2a      	ldr	r3, [pc, #168]	; (8004220 <MX_FSMC_Init+0xf0>)
 8004178:	2200      	movs	r2, #0
 800417a:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800417c:	4b28      	ldr	r3, [pc, #160]	; (8004220 <MX_FSMC_Init+0xf0>)
 800417e:	2210      	movs	r2, #16
 8004180:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8004182:	4b27      	ldr	r3, [pc, #156]	; (8004220 <MX_FSMC_Init+0xf0>)
 8004184:	2200      	movs	r2, #0
 8004186:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8004188:	4b25      	ldr	r3, [pc, #148]	; (8004220 <MX_FSMC_Init+0xf0>)
 800418a:	2200      	movs	r2, #0
 800418c:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800418e:	4b24      	ldr	r3, [pc, #144]	; (8004220 <MX_FSMC_Init+0xf0>)
 8004190:	2200      	movs	r2, #0
 8004192:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8004194:	4b22      	ldr	r3, [pc, #136]	; (8004220 <MX_FSMC_Init+0xf0>)
 8004196:	2200      	movs	r2, #0
 8004198:	625a      	str	r2, [r3, #36]	; 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800419a:	4b21      	ldr	r3, [pc, #132]	; (8004220 <MX_FSMC_Init+0xf0>)
 800419c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80041a0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80041a2:	4b1f      	ldr	r3, [pc, #124]	; (8004220 <MX_FSMC_Init+0xf0>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80041a8:	4b1d      	ldr	r3, [pc, #116]	; (8004220 <MX_FSMC_Init+0xf0>)
 80041aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041ae:	631a      	str	r2, [r3, #48]	; 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80041b0:	4b1b      	ldr	r3, [pc, #108]	; (8004220 <MX_FSMC_Init+0xf0>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80041b6:	4b1a      	ldr	r3, [pc, #104]	; (8004220 <MX_FSMC_Init+0xf0>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 6;
 80041bc:	2306      	movs	r3, #6
 80041be:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80041c0:	230f      	movs	r3, #15
 80041c2:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 26;
 80041c4:	231a      	movs	r3, #26
 80041c6:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80041c8:	2300      	movs	r3, #0
 80041ca:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80041cc:	2310      	movs	r3, #16
 80041ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80041d0:	2311      	movs	r3, #17
 80041d2:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80041d4:	2300      	movs	r3, #0
 80041d6:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 3;
 80041d8:	2303      	movs	r3, #3
 80041da:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80041dc:	230f      	movs	r3, #15
 80041de:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 6;
 80041e0:	2306      	movs	r3, #6
 80041e2:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80041e4:	2300      	movs	r3, #0
 80041e6:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80041e8:	2310      	movs	r3, #16
 80041ea:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80041ec:	2311      	movs	r3, #17
 80041ee:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80041f0:	2300      	movs	r3, #0
 80041f2:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 80041f4:	463a      	mov	r2, r7
 80041f6:	f107 031c 	add.w	r3, r7, #28
 80041fa:	4619      	mov	r1, r3
 80041fc:	4808      	ldr	r0, [pc, #32]	; (8004220 <MX_FSMC_Init+0xf0>)
 80041fe:	f002 ffd2 	bl	80071a6 <HAL_SRAM_Init>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8004208:	f000 fa2a 	bl	8004660 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 800420c:	4b06      	ldr	r3, [pc, #24]	; (8004228 <MX_FSMC_Init+0xf8>)
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	4a05      	ldr	r2, [pc, #20]	; (8004228 <MX_FSMC_Init+0xf8>)
 8004212:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004216:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8004218:	bf00      	nop
 800421a:	3738      	adds	r7, #56	; 0x38
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	2000025c 	.word	0x2000025c
 8004224:	a0000104 	.word	0xa0000104
 8004228:	40010000 	.word	0x40010000

0800422c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004232:	f107 0308 	add.w	r3, r7, #8
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	605a      	str	r2, [r3, #4]
 800423c:	609a      	str	r2, [r3, #8]
 800423e:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8004240:	4b1f      	ldr	r3, [pc, #124]	; (80042c0 <HAL_FSMC_MspInit+0x94>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d136      	bne.n	80042b6 <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 8004248:	4b1d      	ldr	r3, [pc, #116]	; (80042c0 <HAL_FSMC_MspInit+0x94>)
 800424a:	2201      	movs	r2, #1
 800424c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800424e:	4b1d      	ldr	r3, [pc, #116]	; (80042c4 <HAL_FSMC_MspInit+0x98>)
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	4a1c      	ldr	r2, [pc, #112]	; (80042c4 <HAL_FSMC_MspInit+0x98>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004258:	6153      	str	r3, [r2, #20]
 800425a:	4b1a      	ldr	r3, [pc, #104]	; (80042c4 <HAL_FSMC_MspInit+0x98>)
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004262:	607b      	str	r3, [r7, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8004266:	f241 0301 	movw	r3, #4097	; 0x1001
 800426a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426c:	2302      	movs	r3, #2
 800426e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004270:	2303      	movs	r3, #3
 8004272:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004274:	f107 0308 	add.w	r3, r7, #8
 8004278:	4619      	mov	r1, r3
 800427a:	4813      	ldr	r0, [pc, #76]	; (80042c8 <HAL_FSMC_MspInit+0x9c>)
 800427c:	f001 fdfc 	bl	8005e78 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8004280:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004284:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004286:	2302      	movs	r3, #2
 8004288:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800428a:	2303      	movs	r3, #3
 800428c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800428e:	f107 0308 	add.w	r3, r7, #8
 8004292:	4619      	mov	r1, r3
 8004294:	480d      	ldr	r0, [pc, #52]	; (80042cc <HAL_FSMC_MspInit+0xa0>)
 8004296:	f001 fdef 	bl	8005e78 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800429a:	f24c 7333 	movw	r3, #50995	; 0xc733
 800429e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a0:	2302      	movs	r3, #2
 80042a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042a4:	2303      	movs	r3, #3
 80042a6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042a8:	f107 0308 	add.w	r3, r7, #8
 80042ac:	4619      	mov	r1, r3
 80042ae:	4808      	ldr	r0, [pc, #32]	; (80042d0 <HAL_FSMC_MspInit+0xa4>)
 80042b0:	f001 fde2 	bl	8005e78 <HAL_GPIO_Init>
 80042b4:	e000      	b.n	80042b8 <HAL_FSMC_MspInit+0x8c>
    return;
 80042b6:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	200002a4 	.word	0x200002a4
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40012000 	.word	0x40012000
 80042cc:	40011800 	.word	0x40011800
 80042d0:	40011400 	.word	0x40011400

080042d4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80042dc:	f7ff ffa6 	bl	800422c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80042e0:	bf00      	nop
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08a      	sub	sp, #40	; 0x28
 80042ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ee:	f107 0318 	add.w	r3, r7, #24
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	605a      	str	r2, [r3, #4]
 80042f8:	609a      	str	r2, [r3, #8]
 80042fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80042fc:	4b4f      	ldr	r3, [pc, #316]	; (800443c <MX_GPIO_Init+0x154>)
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	4a4e      	ldr	r2, [pc, #312]	; (800443c <MX_GPIO_Init+0x154>)
 8004302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004306:	6193      	str	r3, [r2, #24]
 8004308:	4b4c      	ldr	r3, [pc, #304]	; (800443c <MX_GPIO_Init+0x154>)
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004310:	617b      	str	r3, [r7, #20]
 8004312:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004314:	4b49      	ldr	r3, [pc, #292]	; (800443c <MX_GPIO_Init+0x154>)
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	4a48      	ldr	r2, [pc, #288]	; (800443c <MX_GPIO_Init+0x154>)
 800431a:	f043 0310 	orr.w	r3, r3, #16
 800431e:	6193      	str	r3, [r2, #24]
 8004320:	4b46      	ldr	r3, [pc, #280]	; (800443c <MX_GPIO_Init+0x154>)
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	613b      	str	r3, [r7, #16]
 800432a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800432c:	4b43      	ldr	r3, [pc, #268]	; (800443c <MX_GPIO_Init+0x154>)
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	4a42      	ldr	r2, [pc, #264]	; (800443c <MX_GPIO_Init+0x154>)
 8004332:	f043 0304 	orr.w	r3, r3, #4
 8004336:	6193      	str	r3, [r2, #24]
 8004338:	4b40      	ldr	r3, [pc, #256]	; (800443c <MX_GPIO_Init+0x154>)
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	60fb      	str	r3, [r7, #12]
 8004342:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004344:	4b3d      	ldr	r3, [pc, #244]	; (800443c <MX_GPIO_Init+0x154>)
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	4a3c      	ldr	r2, [pc, #240]	; (800443c <MX_GPIO_Init+0x154>)
 800434a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800434e:	6193      	str	r3, [r2, #24]
 8004350:	4b3a      	ldr	r3, [pc, #232]	; (800443c <MX_GPIO_Init+0x154>)
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004358:	60bb      	str	r3, [r7, #8]
 800435a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800435c:	4b37      	ldr	r3, [pc, #220]	; (800443c <MX_GPIO_Init+0x154>)
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	4a36      	ldr	r2, [pc, #216]	; (800443c <MX_GPIO_Init+0x154>)
 8004362:	f043 0308 	orr.w	r3, r3, #8
 8004366:	6193      	str	r3, [r2, #24]
 8004368:	4b34      	ldr	r3, [pc, #208]	; (800443c <MX_GPIO_Init+0x154>)
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f003 0308 	and.w	r3, r3, #8
 8004370:	607b      	str	r3, [r7, #4]
 8004372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004374:	4b31      	ldr	r3, [pc, #196]	; (800443c <MX_GPIO_Init+0x154>)
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	4a30      	ldr	r2, [pc, #192]	; (800443c <MX_GPIO_Init+0x154>)
 800437a:	f043 0320 	orr.w	r3, r3, #32
 800437e:	6193      	str	r3, [r2, #24]
 8004380:	4b2e      	ldr	r3, [pc, #184]	; (800443c <MX_GPIO_Init+0x154>)
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	603b      	str	r3, [r7, #0]
 800438a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800438c:	2200      	movs	r2, #0
 800438e:	2120      	movs	r1, #32
 8004390:	482b      	ldr	r0, [pc, #172]	; (8004440 <MX_GPIO_Init+0x158>)
 8004392:	f001 ff05 	bl	80061a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_SET);
 8004396:	2201      	movs	r2, #1
 8004398:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800439c:	4829      	ldr	r0, [pc, #164]	; (8004444 <MX_GPIO_Init+0x15c>)
 800439e:	f001 feff 	bl	80061a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80043a2:	2200      	movs	r2, #0
 80043a4:	2120      	movs	r1, #32
 80043a6:	4827      	ldr	r0, [pc, #156]	; (8004444 <MX_GPIO_Init+0x15c>)
 80043a8:	f001 fefa 	bl	80061a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 80043ac:	2318      	movs	r3, #24
 80043ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043b0:	2300      	movs	r3, #0
 80043b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043b4:	2301      	movs	r3, #1
 80043b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043b8:	f107 0318 	add.w	r3, r7, #24
 80043bc:	4619      	mov	r1, r3
 80043be:	4820      	ldr	r0, [pc, #128]	; (8004440 <MX_GPIO_Init+0x158>)
 80043c0:	f001 fd5a 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80043c4:	2320      	movs	r3, #32
 80043c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043c8:	2301      	movs	r3, #1
 80043ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043cc:	2300      	movs	r3, #0
 80043ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043d0:	2303      	movs	r3, #3
 80043d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80043d4:	f107 0318 	add.w	r3, r7, #24
 80043d8:	4619      	mov	r1, r3
 80043da:	4819      	ldr	r0, [pc, #100]	; (8004440 <MX_GPIO_Init+0x158>)
 80043dc:	f001 fd4c 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 80043e0:	2301      	movs	r3, #1
 80043e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043e4:	2300      	movs	r3, #0
 80043e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80043e8:	2302      	movs	r3, #2
 80043ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 80043ec:	f107 0318 	add.w	r3, r7, #24
 80043f0:	4619      	mov	r1, r3
 80043f2:	4815      	ldr	r0, [pc, #84]	; (8004448 <MX_GPIO_Init+0x160>)
 80043f4:	f001 fd40 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 80043f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043fe:	2301      	movs	r3, #1
 8004400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004402:	2301      	movs	r3, #1
 8004404:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004406:	2303      	movs	r3, #3
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 800440a:	f107 0318 	add.w	r3, r7, #24
 800440e:	4619      	mov	r1, r3
 8004410:	480c      	ldr	r0, [pc, #48]	; (8004444 <MX_GPIO_Init+0x15c>)
 8004412:	f001 fd31 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8004416:	2320      	movs	r3, #32
 8004418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800441a:	2301      	movs	r3, #1
 800441c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441e:	2300      	movs	r3, #0
 8004420:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004422:	2303      	movs	r3, #3
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8004426:	f107 0318 	add.w	r3, r7, #24
 800442a:	4619      	mov	r1, r3
 800442c:	4805      	ldr	r0, [pc, #20]	; (8004444 <MX_GPIO_Init+0x15c>)
 800442e:	f001 fd23 	bl	8005e78 <HAL_GPIO_Init>

}
 8004432:	bf00      	nop
 8004434:	3728      	adds	r7, #40	; 0x28
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40021000 	.word	0x40021000
 8004440:	40011800 	.word	0x40011800
 8004444:	40010c00 	.word	0x40010c00
 8004448:	40010800 	.word	0x40010800

0800444c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b08c      	sub	sp, #48	; 0x30
 8004450:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	int x = 0,FLASH_SIZE,id;
 8004452:	2300      	movs	r3, #0
 8004454:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004456:	f000 fe87 	bl	8005168 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800445a:	f000 f841 	bl	80044e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800445e:	f7ff ff43 	bl	80042e8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8004462:	f000 fdc7 	bl	8004ff4 <MX_USART1_UART_Init>
  MX_FSMC_Init();
 8004466:	f7ff fe63 	bl	8004130 <MX_FSMC_Init>
  MX_SPI2_Init();
 800446a:	f000 faff 	bl	8004a6c <MX_SPI2_Init>
  MX_RTC_Init();
 800446e:	f000 f8fd 	bl	800466c <MX_RTC_Init>
  MX_ADC1_Init();
 8004472:	f7ff fd29 	bl	8003ec8 <MX_ADC1_Init>
  MX_TIM3_Init();
 8004476:	f000 fd49 	bl	8004f0c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	LCD_Init();
 800447a:	f7fd f879 	bl	8001570 <LCD_Init>
	POINT_COLOR=RED;     				//画笔颜色：红�???????????????????
 800447e:	4b13      	ldr	r3, [pc, #76]	; (80044cc <main+0x80>)
 8004480:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004484:	601a      	str	r2, [r3, #0]
//	sprintf((char*)lcd_id,"LCD ID:%04X",lcddev.id);//将LCD ID打印到lcd_id数组�???????????????????
	LCD_Clear(WHITE);
 8004486:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800448a:	f7ff fb63 	bl	8003b54 <LCD_Clear>
//	POINT_COLOR=RED;
	HAL_ADC_Start_IT(&hadc1); //以中断方式启动ADC
 800448e:	4810      	ldr	r0, [pc, #64]	; (80044d0 <main+0x84>)
 8004490:	f000 ffaa 	bl	80053e8 <HAL_ADC_Start_IT>
	HAL_TIM_Base_Start(&htim3); //启动定时�???
 8004494:	480f      	ldr	r0, [pc, #60]	; (80044d4 <main+0x88>)
 8004496:	f002 ff23 	bl	80072e0 <HAL_TIM_Base_Start>
	LCD_ShowString(30,40,210,12,12,"Demo8_1:Task Notification");
 800449a:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <main+0x8c>)
 800449c:	9301      	str	r3, [sp, #4]
 800449e:	230c      	movs	r3, #12
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	230c      	movs	r3, #12
 80044a4:	22d2      	movs	r2, #210	; 0xd2
 80044a6:	2128      	movs	r1, #40	; 0x28
 80044a8:	201e      	movs	r0, #30
 80044aa:	f7ff fcbf 	bl	8003e2c <LCD_ShowString>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80044ae:	f004 fa4b 	bl	8008948 <osKernelInitialize>
  MX_FREERTOS_Init();
 80044b2:	f7ff fd8b 	bl	8003fcc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80044b6:	f004 fa79 	bl	80089ac <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		osDelay(500);
 80044ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80044be:	f004 fb53 	bl	8008b68 <osDelay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80044c2:	2120      	movs	r1, #32
 80044c4:	4805      	ldr	r0, [pc, #20]	; (80044dc <main+0x90>)
 80044c6:	f001 fe83 	bl	80061d0 <HAL_GPIO_TogglePin>
		osDelay(500);
 80044ca:	e7f6      	b.n	80044ba <main+0x6e>
 80044cc:	20000000 	.word	0x20000000
 80044d0:	20000218 	.word	0x20000218
 80044d4:	20000370 	.word	0x20000370
 80044d8:	08010304 	.word	0x08010304
 80044dc:	40010c00 	.word	0x40010c00

080044e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b096      	sub	sp, #88	; 0x58
 80044e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80044ea:	2228      	movs	r2, #40	; 0x28
 80044ec:	2100      	movs	r1, #0
 80044ee:	4618      	mov	r0, r3
 80044f0:	f007 faac 	bl	800ba4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044f4:	f107 031c 	add.w	r3, r7, #28
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	605a      	str	r2, [r3, #4]
 80044fe:	609a      	str	r2, [r3, #8]
 8004500:	60da      	str	r2, [r3, #12]
 8004502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004504:	1d3b      	adds	r3, r7, #4
 8004506:	2200      	movs	r2, #0
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	605a      	str	r2, [r3, #4]
 800450c:	609a      	str	r2, [r3, #8]
 800450e:	60da      	str	r2, [r3, #12]
 8004510:	611a      	str	r2, [r3, #16]
 8004512:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8004514:	2305      	movs	r3, #5
 8004516:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004518:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800451c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800451e:	2300      	movs	r3, #0
 8004520:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004522:	2301      	movs	r3, #1
 8004524:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004526:	2301      	movs	r3, #1
 8004528:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800452a:	2302      	movs	r3, #2
 800452c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800452e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004532:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004534:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004538:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800453a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800453e:	4618      	mov	r0, r3
 8004540:	f001 fe6c 	bl	800621c <HAL_RCC_OscConfig>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800454a:	f000 f889 	bl	8004660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800454e:	230f      	movs	r3, #15
 8004550:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004552:	2302      	movs	r3, #2
 8004554:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004556:	2300      	movs	r3, #0
 8004558:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800455a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800455e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004560:	2300      	movs	r3, #0
 8004562:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004564:	f107 031c 	add.w	r3, r7, #28
 8004568:	2102      	movs	r1, #2
 800456a:	4618      	mov	r0, r3
 800456c:	f002 f8d8 	bl	8006720 <HAL_RCC_ClockConfig>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004576:	f000 f873 	bl	8004660 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800457a:	2303      	movs	r3, #3
 800457c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800457e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004582:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8004584:	2300      	movs	r3, #0
 8004586:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004588:	1d3b      	adds	r3, r7, #4
 800458a:	4618      	mov	r0, r3
 800458c:	f002 fa86 	bl	8006a9c <HAL_RCCEx_PeriphCLKConfig>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8004596:	f000 f863 	bl	8004660 <Error_Handler>
  }
}
 800459a:	bf00      	nop
 800459c:	3758      	adds	r7, #88	; 0x58
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <delay_us>:

/* USER CODE BEGIN 4 */


void delay_us(uint32_t udelay)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t startval,tickn,delays,wait;

  startval = SysTick->VAL;
 80045ac:	4b1c      	ldr	r3, [pc, #112]	; (8004620 <delay_us+0x7c>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	617b      	str	r3, [r7, #20]
  tickn = HAL_GetTick();
 80045b2:	f000 fe01 	bl	80051b8 <HAL_GetTick>
 80045b6:	6138      	str	r0, [r7, #16]
  //sysc = 72000;  //SystemCoreClock / (1000U / uwTickFreq);
  delays =udelay * 72; //sysc / 1000 * udelay;
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	4613      	mov	r3, r2
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	4413      	add	r3, r2
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	60fb      	str	r3, [r7, #12]
  if(delays > startval)
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d915      	bls.n	80045f8 <delay_us+0x54>
    {
      while(HAL_GetTick() == tickn)
 80045cc:	bf00      	nop
 80045ce:	f000 fdf3 	bl	80051b8 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d0f9      	beq.n	80045ce <delay_us+0x2a>
        {

        }
      wait = 72000 + startval - delays;
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80045e4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045e8:	60bb      	str	r3, [r7, #8]
      while(wait < SysTick->VAL)
 80045ea:	bf00      	nop
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <delay_us+0x7c>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d3fa      	bcc.n	80045ec <delay_us+0x48>
      while(wait < SysTick->VAL && HAL_GetTick() == tickn)
        {

        }
    }
}
 80045f6:	e00f      	b.n	8004618 <delay_us+0x74>
      wait = startval - delays;
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	60bb      	str	r3, [r7, #8]
      while(wait < SysTick->VAL && HAL_GetTick() == tickn)
 8004600:	bf00      	nop
 8004602:	4b07      	ldr	r3, [pc, #28]	; (8004620 <delay_us+0x7c>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	429a      	cmp	r2, r3
 800460a:	d205      	bcs.n	8004618 <delay_us+0x74>
 800460c:	f000 fdd4 	bl	80051b8 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4293      	cmp	r3, r2
 8004616:	d0f4      	beq.n	8004602 <delay_us+0x5e>
}
 8004618:	bf00      	nop
 800461a:	3718      	adds	r7, #24
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	e000e010 	.word	0xe000e010

08004624 <delay_ms>:

void delay_ms(uint32_t udelay)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
	HAL_Delay(udelay);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 fdcd 	bl	80051cc <HAL_Delay>
	//osDelay(udelay);
}
 8004632:	bf00      	nop
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a04      	ldr	r2, [pc, #16]	; (800465c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d101      	bne.n	8004652 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800464e:	f000 fda1 	bl	8005194 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40001000 	.word	0x40001000

08004660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004664:	b672      	cpsid	i
}
 8004666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004668:	e7fe      	b.n	8004668 <Error_Handler+0x8>
	...

0800466c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004670:	4b0a      	ldr	r3, [pc, #40]	; (800469c <MX_RTC_Init+0x30>)
 8004672:	4a0b      	ldr	r2, [pc, #44]	; (80046a0 <MX_RTC_Init+0x34>)
 8004674:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <MX_RTC_Init+0x30>)
 8004678:	f04f 32ff 	mov.w	r2, #4294967295
 800467c:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800467e:	4b07      	ldr	r3, [pc, #28]	; (800469c <MX_RTC_Init+0x30>)
 8004680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004684:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004686:	4805      	ldr	r0, [pc, #20]	; (800469c <MX_RTC_Init+0x30>)
 8004688:	f002 fb96 	bl	8006db8 <HAL_RTC_Init>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d001      	beq.n	8004696 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 8004692:	f7ff ffe5 	bl	8004660 <Error_Handler>
  ////3.秒中????
//  __HAL_RTC_ALARM_ENABLE_IT(&hrtc, RTC_IT_SEC);   /* 允许秒中???? */
//  __HAL_RTC_ALARM_ENABLE_IT(&hrtc, RTC_CRH_ALRIE);
  /* USER CODE END RTC_Init 2 */

}
 8004696:	bf00      	nop
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	200002b4 	.word	0x200002b4
 80046a0:	40002800 	.word	0x40002800

080046a4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a13      	ldr	r2, [pc, #76]	; (8004700 <HAL_RTC_MspInit+0x5c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d120      	bne.n	80046f8 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80046b6:	f001 fda5 	bl	8006204 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80046ba:	4b12      	ldr	r3, [pc, #72]	; (8004704 <HAL_RTC_MspInit+0x60>)
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	4a11      	ldr	r2, [pc, #68]	; (8004704 <HAL_RTC_MspInit+0x60>)
 80046c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80046c4:	61d3      	str	r3, [r2, #28]
 80046c6:	4b0f      	ldr	r3, [pc, #60]	; (8004704 <HAL_RTC_MspInit+0x60>)
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80046d2:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <HAL_RTC_MspInit+0x64>)
 80046d4:	2201      	movs	r2, #1
 80046d6:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 80046d8:	2200      	movs	r2, #0
 80046da:	2105      	movs	r1, #5
 80046dc:	2003      	movs	r0, #3
 80046de:	f001 fa5e 	bl	8005b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80046e2:	2003      	movs	r0, #3
 80046e4:	f001 fa77 	bl	8005bd6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 80046e8:	2200      	movs	r2, #0
 80046ea:	2105      	movs	r1, #5
 80046ec:	2029      	movs	r0, #41	; 0x29
 80046ee:	f001 fa56 	bl	8005b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80046f2:	2029      	movs	r0, #41	; 0x29
 80046f4:	f001 fa6f 	bl	8005bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80046f8:	bf00      	nop
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40002800 	.word	0x40002800
 8004704:	40021000 	.word	0x40021000
 8004708:	4242043c 	.word	0x4242043c

0800470c <rtc_is_leap_year>:
 *              非闰?????? 31 28 31 30 31 30 31 31 30 31 30 31
 * @param       year : 年份
 * @retval      0, 非闰??????; 1, 是闰??????;
 */
static uint8_t rtc_is_leap_year(uint16_t year)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	80fb      	strh	r3, [r7, #6]
    /* 闰年规则: 四年闰百年不闰，四百年又?????? */
    if ((year % 4 == 0 && year % 100 != 0) || (year % 400 == 0))
 8004716:	88fb      	ldrh	r3, [r7, #6]
 8004718:	f003 0303 	and.w	r3, r3, #3
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10b      	bne.n	800473a <rtc_is_leap_year+0x2e>
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	4a0f      	ldr	r2, [pc, #60]	; (8004764 <rtc_is_leap_year+0x58>)
 8004726:	fba2 1203 	umull	r1, r2, r2, r3
 800472a:	0952      	lsrs	r2, r2, #5
 800472c:	2164      	movs	r1, #100	; 0x64
 800472e:	fb01 f202 	mul.w	r2, r1, r2
 8004732:	1a9b      	subs	r3, r3, r2
 8004734:	b29b      	uxth	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10c      	bne.n	8004754 <rtc_is_leap_year+0x48>
 800473a:	88fb      	ldrh	r3, [r7, #6]
 800473c:	4a09      	ldr	r2, [pc, #36]	; (8004764 <rtc_is_leap_year+0x58>)
 800473e:	fba2 1203 	umull	r1, r2, r2, r3
 8004742:	09d2      	lsrs	r2, r2, #7
 8004744:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004748:	fb01 f202 	mul.w	r2, r1, r2
 800474c:	1a9b      	subs	r3, r3, r2
 800474e:	b29b      	uxth	r3, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <rtc_is_leap_year+0x4c>
    {
        return 1;
 8004754:	2301      	movs	r3, #1
 8004756:	e000      	b.n	800475a <rtc_is_leap_year+0x4e>
    }
    else
    {
        return 0;
 8004758:	2300      	movs	r3, #0
    }
}
 800475a:	4618      	mov	r0, r3
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	bc80      	pop	{r7}
 8004762:	4770      	bx	lr
 8004764:	51eb851f 	.word	0x51eb851f

08004768 <rtc_get_time>:
 *   @note      该函数不直接返回时间, 时间数据保存在calendar结构体里??????
 * @param       ??????
 * @retval      ??????
 */
void rtc_get_time(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
    static uint16_t daycnt = 0;
    uint32_t seccount = 0;
 800476e:	2300      	movs	r3, #0
 8004770:	60fb      	str	r3, [r7, #12]
    uint32_t temp = 0;
 8004772:	2300      	movs	r3, #0
 8004774:	617b      	str	r3, [r7, #20]
    uint16_t temp1 = 0;
 8004776:	2300      	movs	r3, #0
 8004778:	827b      	strh	r3, [r7, #18]
    const uint8_t month_table[12] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}; /* 平年的月份日期表 */
 800477a:	4a65      	ldr	r2, [pc, #404]	; (8004910 <rtc_get_time+0x1a8>)
 800477c:	463b      	mov	r3, r7
 800477e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004780:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    seccount = RTC->CNTH;       /* 得到计数器中的�??(秒钟??????) */
 8004784:	4b63      	ldr	r3, [pc, #396]	; (8004914 <rtc_get_time+0x1ac>)
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	60fb      	str	r3, [r7, #12]
    seccount <<= 16;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	041b      	lsls	r3, r3, #16
 800478e:	60fb      	str	r3, [r7, #12]
    seccount += RTC->CNTL;
 8004790:	4b60      	ldr	r3, [pc, #384]	; (8004914 <rtc_get_time+0x1ac>)
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	4413      	add	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]

    temp = seccount / 86400;    /* 得到天数(秒钟数对应的) */
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4a5e      	ldr	r2, [pc, #376]	; (8004918 <rtc_get_time+0x1b0>)
 800479e:	fba2 2303 	umull	r2, r3, r2, r3
 80047a2:	0c1b      	lsrs	r3, r3, #16
 80047a4:	617b      	str	r3, [r7, #20]

    if (daycnt != temp)         /* 超过??????天了 */
 80047a6:	4b5d      	ldr	r3, [pc, #372]	; (800491c <rtc_get_time+0x1b4>)
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	461a      	mov	r2, r3
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d064      	beq.n	800487c <rtc_get_time+0x114>
    {
        daycnt = temp;
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	4b59      	ldr	r3, [pc, #356]	; (800491c <rtc_get_time+0x1b4>)
 80047b8:	801a      	strh	r2, [r3, #0]
        temp1 = 1970;           /* ??????1970年开?????? */
 80047ba:	f240 73b2 	movw	r3, #1970	; 0x7b2
 80047be:	827b      	strh	r3, [r7, #18]

        while (temp >= 365)
 80047c0:	e016      	b.n	80047f0 <rtc_get_time+0x88>
        {
            if (rtc_is_leap_year(temp1)) /* 是闰?????? */
 80047c2:	8a7b      	ldrh	r3, [r7, #18]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff ffa1 	bl	800470c <rtc_is_leap_year>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <rtc_get_time+0x7a>
            {
                if (temp >= 366)
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f5b3 7fb7 	cmp.w	r3, #366	; 0x16e
 80047d6:	d310      	bcc.n	80047fa <rtc_get_time+0x92>
                {
                    temp -= 366; /* 闰年的秒钟数 */
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f5a3 73b7 	sub.w	r3, r3, #366	; 0x16e
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	e003      	b.n	80047ea <rtc_get_time+0x82>
                    break;
                }
            }
            else
            {
                temp -= 365;    /* 平年 */
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f2a3 136d 	subw	r3, r3, #365	; 0x16d
 80047e8:	617b      	str	r3, [r7, #20]
            }

            temp1++;
 80047ea:	8a7b      	ldrh	r3, [r7, #18]
 80047ec:	3301      	adds	r3, #1
 80047ee:	827b      	strh	r3, [r7, #18]
        while (temp >= 365)
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 80047f6:	d8e4      	bhi.n	80047c2 <rtc_get_time+0x5a>
 80047f8:	e000      	b.n	80047fc <rtc_get_time+0x94>
                    break;
 80047fa:	bf00      	nop
        }

        calendar.year = temp1;  /* 得到年份 */
 80047fc:	4a48      	ldr	r2, [pc, #288]	; (8004920 <rtc_get_time+0x1b8>)
 80047fe:	8a7b      	ldrh	r3, [r7, #18]
 8004800:	8093      	strh	r3, [r2, #4]
        temp1 = 0;
 8004802:	2300      	movs	r3, #0
 8004804:	827b      	strh	r3, [r7, #18]

        while (temp >= 28)      /* 超过了一个月 */
 8004806:	e026      	b.n	8004856 <rtc_get_time+0xee>
        {
            if (rtc_is_leap_year(calendar.year) && temp1 == 1) /* 当年是不是闰??????/2月份 */
 8004808:	4b45      	ldr	r3, [pc, #276]	; (8004920 <rtc_get_time+0x1b8>)
 800480a:	889b      	ldrh	r3, [r3, #4]
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff ff7d 	bl	800470c <rtc_is_leap_year>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d009      	beq.n	800482c <rtc_get_time+0xc4>
 8004818:	8a7b      	ldrh	r3, [r7, #18]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d106      	bne.n	800482c <rtc_get_time+0xc4>
            {
                if (temp >= 29)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b1c      	cmp	r3, #28
 8004822:	d91c      	bls.n	800485e <rtc_get_time+0xf6>
                {
                    temp -= 29; /* 闰年的秒钟数 */
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	3b1d      	subs	r3, #29
 8004828:	617b      	str	r3, [r7, #20]
                if (temp >= 29)
 800482a:	e011      	b.n	8004850 <rtc_get_time+0xe8>
                    break;
                }
            }
            else
            {
                if (temp >= month_table[temp1])
 800482c:	8a7b      	ldrh	r3, [r7, #18]
 800482e:	3318      	adds	r3, #24
 8004830:	443b      	add	r3, r7
 8004832:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004836:	461a      	mov	r2, r3
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	4293      	cmp	r3, r2
 800483c:	d311      	bcc.n	8004862 <rtc_get_time+0xfa>
                {
                    temp -= month_table[temp1]; /* 平年 */
 800483e:	8a7b      	ldrh	r3, [r7, #18]
 8004840:	3318      	adds	r3, #24
 8004842:	443b      	add	r3, r7
 8004844:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004848:	461a      	mov	r2, r3
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	1a9b      	subs	r3, r3, r2
 800484e:	617b      	str	r3, [r7, #20]
                {
                    break;
                }
            }

            temp1++;
 8004850:	8a7b      	ldrh	r3, [r7, #18]
 8004852:	3301      	adds	r3, #1
 8004854:	827b      	strh	r3, [r7, #18]
        while (temp >= 28)      /* 超过了一个月 */
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2b1b      	cmp	r3, #27
 800485a:	d8d5      	bhi.n	8004808 <rtc_get_time+0xa0>
 800485c:	e002      	b.n	8004864 <rtc_get_time+0xfc>
                    break;
 800485e:	bf00      	nop
 8004860:	e000      	b.n	8004864 <rtc_get_time+0xfc>
                    break;
 8004862:	bf00      	nop
        }

        calendar.month = temp1 + 1; /* 得到月份 */
 8004864:	8a7b      	ldrh	r3, [r7, #18]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	3301      	adds	r3, #1
 800486a:	b2da      	uxtb	r2, r3
 800486c:	4b2c      	ldr	r3, [pc, #176]	; (8004920 <rtc_get_time+0x1b8>)
 800486e:	719a      	strb	r2, [r3, #6]
        calendar.date = temp + 1;   /* 得到日期 */
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	b2db      	uxtb	r3, r3
 8004874:	3301      	adds	r3, #1
 8004876:	b2da      	uxtb	r2, r3
 8004878:	4b29      	ldr	r3, [pc, #164]	; (8004920 <rtc_get_time+0x1b8>)
 800487a:	71da      	strb	r2, [r3, #7]
    }

    temp = seccount % 86400;                                                    /* 得到秒钟?????? */
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4a26      	ldr	r2, [pc, #152]	; (8004918 <rtc_get_time+0x1b0>)
 8004880:	fba2 1203 	umull	r1, r2, r2, r3
 8004884:	0c12      	lsrs	r2, r2, #16
 8004886:	4927      	ldr	r1, [pc, #156]	; (8004924 <rtc_get_time+0x1bc>)
 8004888:	fb01 f202 	mul.w	r2, r1, r2
 800488c:	1a9b      	subs	r3, r3, r2
 800488e:	617b      	str	r3, [r7, #20]
    calendar.hour = temp / 3600;                                                /* 小时 */
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	4a25      	ldr	r2, [pc, #148]	; (8004928 <rtc_get_time+0x1c0>)
 8004894:	fba2 2303 	umull	r2, r3, r2, r3
 8004898:	0adb      	lsrs	r3, r3, #11
 800489a:	b2da      	uxtb	r2, r3
 800489c:	4b20      	ldr	r3, [pc, #128]	; (8004920 <rtc_get_time+0x1b8>)
 800489e:	701a      	strb	r2, [r3, #0]
    calendar.min = (temp % 3600) / 60;                                          /* 分钟 */
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	4b21      	ldr	r3, [pc, #132]	; (8004928 <rtc_get_time+0x1c0>)
 80048a4:	fba3 1302 	umull	r1, r3, r3, r2
 80048a8:	0adb      	lsrs	r3, r3, #11
 80048aa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80048ae:	fb01 f303 	mul.w	r3, r1, r3
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	4a1d      	ldr	r2, [pc, #116]	; (800492c <rtc_get_time+0x1c4>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	095b      	lsrs	r3, r3, #5
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	4b18      	ldr	r3, [pc, #96]	; (8004920 <rtc_get_time+0x1b8>)
 80048c0:	705a      	strb	r2, [r3, #1]
    calendar.sec = (temp % 3600) % 60;                                          /* 秒钟 */
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	4a18      	ldr	r2, [pc, #96]	; (8004928 <rtc_get_time+0x1c0>)
 80048c6:	fba2 1203 	umull	r1, r2, r2, r3
 80048ca:	0ad2      	lsrs	r2, r2, #11
 80048cc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80048d0:	fb01 f202 	mul.w	r2, r1, r2
 80048d4:	1a9a      	subs	r2, r3, r2
 80048d6:	4b15      	ldr	r3, [pc, #84]	; (800492c <rtc_get_time+0x1c4>)
 80048d8:	fba3 1302 	umull	r1, r3, r3, r2
 80048dc:	0959      	lsrs	r1, r3, #5
 80048de:	460b      	mov	r3, r1
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	1a5b      	subs	r3, r3, r1
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	1ad1      	subs	r1, r2, r3
 80048e8:	b2ca      	uxtb	r2, r1
 80048ea:	4b0d      	ldr	r3, [pc, #52]	; (8004920 <rtc_get_time+0x1b8>)
 80048ec:	709a      	strb	r2, [r3, #2]
    calendar.week = rtc_get_week(calendar.year, calendar.month, calendar.date); /* 获取星期 */
 80048ee:	4b0c      	ldr	r3, [pc, #48]	; (8004920 <rtc_get_time+0x1b8>)
 80048f0:	889b      	ldrh	r3, [r3, #4]
 80048f2:	4a0b      	ldr	r2, [pc, #44]	; (8004920 <rtc_get_time+0x1b8>)
 80048f4:	7991      	ldrb	r1, [r2, #6]
 80048f6:	4a0a      	ldr	r2, [pc, #40]	; (8004920 <rtc_get_time+0x1b8>)
 80048f8:	79d2      	ldrb	r2, [r2, #7]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 f818 	bl	8004930 <rtc_get_week>
 8004900:	4603      	mov	r3, r0
 8004902:	461a      	mov	r2, r3
 8004904:	4b06      	ldr	r3, [pc, #24]	; (8004920 <rtc_get_time+0x1b8>)
 8004906:	721a      	strb	r2, [r3, #8]
}
 8004908:	bf00      	nop
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	08010320 	.word	0x08010320
 8004914:	40002800 	.word	0x40002800
 8004918:	c22e4507 	.word	0xc22e4507
 800491c:	200002c8 	.word	0x200002c8
 8004920:	200002a8 	.word	0x200002a8
 8004924:	00015180 	.word	0x00015180
 8004928:	91a2b3c5 	.word	0x91a2b3c5
 800492c:	88888889 	.word	0x88888889

08004930 <rtc_get_week>:
 * @param       smon  : 月份
 * @param       sday  : 日期
 * @retval      0, 星期??????; 1 ~ 6: 星期?????? ~ 星期??????
 */
uint8_t rtc_get_week(uint16_t year, uint8_t month, uint8_t day)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	4603      	mov	r3, r0
 8004938:	80fb      	strh	r3, [r7, #6]
 800493a:	460b      	mov	r3, r1
 800493c:	717b      	strb	r3, [r7, #5]
 800493e:	4613      	mov	r3, r2
 8004940:	713b      	strb	r3, [r7, #4]
    uint8_t week = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	73fb      	strb	r3, [r7, #15]

    if (month < 3)
 8004946:	797b      	ldrb	r3, [r7, #5]
 8004948:	2b02      	cmp	r3, #2
 800494a:	d805      	bhi.n	8004958 <rtc_get_week+0x28>
    {
        month += 12;
 800494c:	797b      	ldrb	r3, [r7, #5]
 800494e:	330c      	adds	r3, #12
 8004950:	717b      	strb	r3, [r7, #5]
        --year;
 8004952:	88fb      	ldrh	r3, [r7, #6]
 8004954:	3b01      	subs	r3, #1
 8004956:	80fb      	strh	r3, [r7, #6]
    }

    week = (day + 1 + 2 * month + 3 * (month + 1) / 5 + year + (year >> 2) - year / 100 + year / 400) % 7;
 8004958:	793b      	ldrb	r3, [r7, #4]
 800495a:	1c5a      	adds	r2, r3, #1
 800495c:	797b      	ldrb	r3, [r7, #5]
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	18d1      	adds	r1, r2, r3
 8004962:	797b      	ldrb	r3, [r7, #5]
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	4613      	mov	r3, r2
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	4413      	add	r3, r2
 800496c:	4a16      	ldr	r2, [pc, #88]	; (80049c8 <rtc_get_week+0x98>)
 800496e:	fb82 0203 	smull	r0, r2, r2, r3
 8004972:	1052      	asrs	r2, r2, #1
 8004974:	17db      	asrs	r3, r3, #31
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	18ca      	adds	r2, r1, r3
 800497a:	88fb      	ldrh	r3, [r7, #6]
 800497c:	4413      	add	r3, r2
 800497e:	88fa      	ldrh	r2, [r7, #6]
 8004980:	0892      	lsrs	r2, r2, #2
 8004982:	b292      	uxth	r2, r2
 8004984:	4413      	add	r3, r2
 8004986:	88fa      	ldrh	r2, [r7, #6]
 8004988:	4910      	ldr	r1, [pc, #64]	; (80049cc <rtc_get_week+0x9c>)
 800498a:	fba1 1202 	umull	r1, r2, r1, r2
 800498e:	0952      	lsrs	r2, r2, #5
 8004990:	b292      	uxth	r2, r2
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	88fa      	ldrh	r2, [r7, #6]
 8004996:	490d      	ldr	r1, [pc, #52]	; (80049cc <rtc_get_week+0x9c>)
 8004998:	fba1 1202 	umull	r1, r2, r1, r2
 800499c:	09d2      	lsrs	r2, r2, #7
 800499e:	b292      	uxth	r2, r2
 80049a0:	441a      	add	r2, r3
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <rtc_get_week+0xa0>)
 80049a4:	fb83 1302 	smull	r1, r3, r3, r2
 80049a8:	4413      	add	r3, r2
 80049aa:	1099      	asrs	r1, r3, #2
 80049ac:	17d3      	asrs	r3, r2, #31
 80049ae:	1ac9      	subs	r1, r1, r3
 80049b0:	460b      	mov	r3, r1
 80049b2:	00db      	lsls	r3, r3, #3
 80049b4:	1a5b      	subs	r3, r3, r1
 80049b6:	1ad1      	subs	r1, r2, r3
 80049b8:	460b      	mov	r3, r1
 80049ba:	73fb      	strb	r3, [r7, #15]
    return week;
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr
 80049c8:	66666667 	.word	0x66666667
 80049cc:	51eb851f 	.word	0x51eb851f
 80049d0:	92492493 	.word	0x92492493

080049d4 <HAL_RTCEx_RTCEventCallback>:
    return T;
}


void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *nhrtc)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b08a      	sub	sp, #40	; 0x28
 80049d8:	af02      	add	r7, sp, #8
 80049da:	6078      	str	r0, [r7, #4]
	u8 datatemp[20] = {'\0'};
 80049dc:	2300      	movs	r3, #0
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	f107 0310 	add.w	r3, r7, #16
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	609a      	str	r2, [r3, #8]
 80049ec:	60da      	str	r2, [r3, #12]
	rtc_get_time();
 80049ee:	f7ff febb 	bl	8004768 <rtc_get_time>
	sprintf((char*)datatemp,"%02d h,%02d m,%02d s",calendar.hour,calendar.min,calendar.sec);
 80049f2:	4b0f      	ldr	r3, [pc, #60]	; (8004a30 <HAL_RTCEx_RTCEventCallback+0x5c>)
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	461a      	mov	r2, r3
 80049f8:	4b0d      	ldr	r3, [pc, #52]	; (8004a30 <HAL_RTCEx_RTCEventCallback+0x5c>)
 80049fa:	785b      	ldrb	r3, [r3, #1]
 80049fc:	4619      	mov	r1, r3
 80049fe:	4b0c      	ldr	r3, [pc, #48]	; (8004a30 <HAL_RTCEx_RTCEventCallback+0x5c>)
 8004a00:	789b      	ldrb	r3, [r3, #2]
 8004a02:	f107 000c 	add.w	r0, r7, #12
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	490a      	ldr	r1, [pc, #40]	; (8004a34 <HAL_RTCEx_RTCEventCallback+0x60>)
 8004a0c:	f007 fe98 	bl	800c740 <siprintf>
	LCD_ShowString(30,150,200,12,12,datatemp);
 8004a10:	f107 030c 	add.w	r3, r7, #12
 8004a14:	9301      	str	r3, [sp, #4]
 8004a16:	230c      	movs	r3, #12
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	230c      	movs	r3, #12
 8004a1c:	22c8      	movs	r2, #200	; 0xc8
 8004a1e:	2196      	movs	r1, #150	; 0x96
 8004a20:	201e      	movs	r0, #30
 8004a22:	f7ff fa03 	bl	8003e2c <LCD_ShowString>
}
 8004a26:	bf00      	nop
 8004a28:	3720      	adds	r7, #32
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	200002a8 	.word	0x200002a8
 8004a34:	0801032c 	.word	0x0801032c

08004a38 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *nhrtc)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af02      	add	r7, sp, #8
 8004a3e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 8004a40:	2120      	movs	r1, #32
 8004a42:	4808      	ldr	r0, [pc, #32]	; (8004a64 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8004a44:	f001 fbc4 	bl	80061d0 <HAL_GPIO_TogglePin>
	LCD_ShowString(30,170,200,12,12,"Alarm OK!");
 8004a48:	4b07      	ldr	r3, [pc, #28]	; (8004a68 <HAL_RTC_AlarmAEventCallback+0x30>)
 8004a4a:	9301      	str	r3, [sp, #4]
 8004a4c:	230c      	movs	r3, #12
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	230c      	movs	r3, #12
 8004a52:	22c8      	movs	r2, #200	; 0xc8
 8004a54:	21aa      	movs	r1, #170	; 0xaa
 8004a56:	201e      	movs	r0, #30
 8004a58:	f7ff f9e8 	bl	8003e2c <LCD_ShowString>
}
 8004a5c:	bf00      	nop
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40011800 	.word	0x40011800
 8004a68:	08010344 	.word	0x08010344

08004a6c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004a70:	4b17      	ldr	r3, [pc, #92]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a72:	4a18      	ldr	r2, [pc, #96]	; (8004ad4 <MX_SPI2_Init+0x68>)
 8004a74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004a76:	4b16      	ldr	r3, [pc, #88]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004a7e:	4b14      	ldr	r3, [pc, #80]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a84:	4b12      	ldr	r3, [pc, #72]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004a8a:	4b11      	ldr	r3, [pc, #68]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a8c:	2202      	movs	r2, #2
 8004a8e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a90:	4b0f      	ldr	r3, [pc, #60]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a92:	2201      	movs	r2, #1
 8004a94:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004a96:	4b0e      	ldr	r3, [pc, #56]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004a98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a9c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004aa0:	2210      	movs	r2, #16
 8004aa2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004aa4:	4b0a      	ldr	r3, [pc, #40]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004aaa:	4b09      	ldr	r3, [pc, #36]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004ab6:	4b06      	ldr	r3, [pc, #24]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004ab8:	220a      	movs	r2, #10
 8004aba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004abc:	4804      	ldr	r0, [pc, #16]	; (8004ad0 <MX_SPI2_Init+0x64>)
 8004abe:	f002 faee 	bl	800709e <HAL_SPI_Init>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004ac8:	f7ff fdca 	bl	8004660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004acc:	bf00      	nop
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	200002cc 	.word	0x200002cc
 8004ad4:	40003800 	.word	0x40003800

08004ad8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b088      	sub	sp, #32
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae0:	f107 0310 	add.w	r3, r7, #16
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	605a      	str	r2, [r3, #4]
 8004aea:	609a      	str	r2, [r3, #8]
 8004aec:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a1c      	ldr	r2, [pc, #112]	; (8004b64 <HAL_SPI_MspInit+0x8c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d131      	bne.n	8004b5c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004af8:	4b1b      	ldr	r3, [pc, #108]	; (8004b68 <HAL_SPI_MspInit+0x90>)
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	4a1a      	ldr	r2, [pc, #104]	; (8004b68 <HAL_SPI_MspInit+0x90>)
 8004afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b02:	61d3      	str	r3, [r2, #28]
 8004b04:	4b18      	ldr	r3, [pc, #96]	; (8004b68 <HAL_SPI_MspInit+0x90>)
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b10:	4b15      	ldr	r3, [pc, #84]	; (8004b68 <HAL_SPI_MspInit+0x90>)
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	4a14      	ldr	r2, [pc, #80]	; (8004b68 <HAL_SPI_MspInit+0x90>)
 8004b16:	f043 0308 	orr.w	r3, r3, #8
 8004b1a:	6193      	str	r3, [r2, #24]
 8004b1c:	4b12      	ldr	r3, [pc, #72]	; (8004b68 <HAL_SPI_MspInit+0x90>)
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f003 0308 	and.w	r3, r3, #8
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004b28:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004b2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2e:	2302      	movs	r3, #2
 8004b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b32:	2303      	movs	r3, #3
 8004b34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b36:	f107 0310 	add.w	r3, r7, #16
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	480b      	ldr	r0, [pc, #44]	; (8004b6c <HAL_SPI_MspInit+0x94>)
 8004b3e:	f001 f99b 	bl	8005e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004b42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b50:	f107 0310 	add.w	r3, r7, #16
 8004b54:	4619      	mov	r1, r3
 8004b56:	4805      	ldr	r0, [pc, #20]	; (8004b6c <HAL_SPI_MspInit+0x94>)
 8004b58:	f001 f98e 	bl	8005e78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004b5c:	bf00      	nop
 8004b5e:	3720      	adds	r7, #32
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40003800 	.word	0x40003800
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	40010c00 	.word	0x40010c00

08004b70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004b76:	4b18      	ldr	r3, [pc, #96]	; (8004bd8 <HAL_MspInit+0x68>)
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	4a17      	ldr	r2, [pc, #92]	; (8004bd8 <HAL_MspInit+0x68>)
 8004b7c:	f043 0301 	orr.w	r3, r3, #1
 8004b80:	6193      	str	r3, [r2, #24]
 8004b82:	4b15      	ldr	r3, [pc, #84]	; (8004bd8 <HAL_MspInit+0x68>)
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	60bb      	str	r3, [r7, #8]
 8004b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b8e:	4b12      	ldr	r3, [pc, #72]	; (8004bd8 <HAL_MspInit+0x68>)
 8004b90:	69db      	ldr	r3, [r3, #28]
 8004b92:	4a11      	ldr	r2, [pc, #68]	; (8004bd8 <HAL_MspInit+0x68>)
 8004b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b98:	61d3      	str	r3, [r2, #28]
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <HAL_MspInit+0x68>)
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ba2:	607b      	str	r3, [r7, #4]
 8004ba4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	210f      	movs	r1, #15
 8004baa:	f06f 0001 	mvn.w	r0, #1
 8004bae:	f000 fff6 	bl	8005b9e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004bb2:	4b0a      	ldr	r3, [pc, #40]	; (8004bdc <HAL_MspInit+0x6c>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	4a04      	ldr	r2, [pc, #16]	; (8004bdc <HAL_MspInit+0x6c>)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004bce:	bf00      	nop
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	40010000 	.word	0x40010000

08004be0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08e      	sub	sp, #56	; 0x38
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004bf6:	4b34      	ldr	r3, [pc, #208]	; (8004cc8 <HAL_InitTick+0xe8>)
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	4a33      	ldr	r2, [pc, #204]	; (8004cc8 <HAL_InitTick+0xe8>)
 8004bfc:	f043 0310 	orr.w	r3, r3, #16
 8004c00:	61d3      	str	r3, [r2, #28]
 8004c02:	4b31      	ldr	r3, [pc, #196]	; (8004cc8 <HAL_InitTick+0xe8>)
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f003 0310 	and.w	r3, r3, #16
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004c0e:	f107 0210 	add.w	r2, r7, #16
 8004c12:	f107 0314 	add.w	r3, r7, #20
 8004c16:	4611      	mov	r1, r2
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f001 fef1 	bl	8006a00 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004c1e:	6a3b      	ldr	r3, [r7, #32]
 8004c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d103      	bne.n	8004c30 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004c28:	f001 fec2 	bl	80069b0 <HAL_RCC_GetPCLK1Freq>
 8004c2c:	6378      	str	r0, [r7, #52]	; 0x34
 8004c2e:	e004      	b.n	8004c3a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004c30:	f001 febe 	bl	80069b0 <HAL_RCC_GetPCLK1Freq>
 8004c34:	4603      	mov	r3, r0
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c3c:	4a23      	ldr	r2, [pc, #140]	; (8004ccc <HAL_InitTick+0xec>)
 8004c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c42:	0c9b      	lsrs	r3, r3, #18
 8004c44:	3b01      	subs	r3, #1
 8004c46:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004c48:	4b21      	ldr	r3, [pc, #132]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c4a:	4a22      	ldr	r2, [pc, #136]	; (8004cd4 <HAL_InitTick+0xf4>)
 8004c4c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004c4e:	4b20      	ldr	r3, [pc, #128]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c54:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004c56:	4a1e      	ldr	r2, [pc, #120]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004c5c:	4b1c      	ldr	r3, [pc, #112]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c62:	4b1b      	ldr	r3, [pc, #108]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c68:	4b19      	ldr	r3, [pc, #100]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004c6e:	4818      	ldr	r0, [pc, #96]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c70:	f002 fae6 	bl	8007240 <HAL_TIM_Base_Init>
 8004c74:	4603      	mov	r3, r0
 8004c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8004c7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d11b      	bne.n	8004cba <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004c82:	4813      	ldr	r0, [pc, #76]	; (8004cd0 <HAL_InitTick+0xf0>)
 8004c84:	f002 fb84 	bl	8007390 <HAL_TIM_Base_Start_IT>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8004c8e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d111      	bne.n	8004cba <HAL_InitTick+0xda>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004c96:	2036      	movs	r0, #54	; 0x36
 8004c98:	f000 ff9d 	bl	8005bd6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b0f      	cmp	r3, #15
 8004ca0:	d808      	bhi.n	8004cb4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	2036      	movs	r0, #54	; 0x36
 8004ca8:	f000 ff79 	bl	8005b9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004cac:	4a0a      	ldr	r2, [pc, #40]	; (8004cd8 <HAL_InitTick+0xf8>)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	e002      	b.n	8004cba <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004cba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3738      	adds	r7, #56	; 0x38
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	431bde83 	.word	0x431bde83
 8004cd0:	20000324 	.word	0x20000324
 8004cd4:	40001000 	.word	0x40001000
 8004cd8:	2000000c 	.word	0x2000000c

08004cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ce0:	e7fe      	b.n	8004ce0 <NMI_Handler+0x4>

08004ce2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ce6:	e7fe      	b.n	8004ce6 <HardFault_Handler+0x4>

08004ce8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cec:	e7fe      	b.n	8004cec <MemManage_Handler+0x4>

08004cee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cf2:	e7fe      	b.n	8004cf2 <BusFault_Handler+0x4>

08004cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cf8:	e7fe      	b.n	8004cf8 <UsageFault_Handler+0x4>

08004cfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cfe:	bf00      	nop
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr
	...

08004d08 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8004d0c:	4802      	ldr	r0, [pc, #8]	; (8004d18 <RTC_IRQHandler+0x10>)
 8004d0e:	f002 f986 	bl	800701e <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8004d12:	bf00      	nop
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	200002b4 	.word	0x200002b4

08004d1c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004d20:	4802      	ldr	r0, [pc, #8]	; (8004d2c <ADC1_2_IRQHandler+0x10>)
 8004d22:	f000 fc23 	bl	800556c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004d26:	bf00      	nop
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000218 	.word	0x20000218

08004d30 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004d34:	4802      	ldr	r0, [pc, #8]	; (8004d40 <TIM3_IRQHandler+0x10>)
 8004d36:	f002 fb8b 	bl	8007450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004d3a:	bf00      	nop
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	20000370 	.word	0x20000370

08004d44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d48:	4802      	ldr	r0, [pc, #8]	; (8004d54 <USART1_IRQHandler+0x10>)
 8004d4a:	f002 ffd7 	bl	8007cfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	200003b8 	.word	0x200003b8

08004d58 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004d5c:	4802      	ldr	r0, [pc, #8]	; (8004d68 <RTC_Alarm_IRQHandler+0x10>)
 8004d5e:	f002 f8b7 	bl	8006ed0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004d62:	bf00      	nop
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	200002b4 	.word	0x200002b4

08004d6c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d70:	4802      	ldr	r0, [pc, #8]	; (8004d7c <TIM6_IRQHandler+0x10>)
 8004d72:	f002 fb6d 	bl	8007450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8004d76:	bf00      	nop
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20000324 	.word	0x20000324

08004d80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
  return 1;
 8004d84:	2301      	movs	r3, #1
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bc80      	pop	{r7}
 8004d8c:	4770      	bx	lr

08004d8e <_kill>:

int _kill(int pid, int sig)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b082      	sub	sp, #8
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d98:	f006 fe20 	bl	800b9dc <__errno>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2216      	movs	r2, #22
 8004da0:	601a      	str	r2, [r3, #0]
  return -1;
 8004da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3708      	adds	r7, #8
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <_exit>:

void _exit (int status)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b082      	sub	sp, #8
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004db6:	f04f 31ff 	mov.w	r1, #4294967295
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7ff ffe7 	bl	8004d8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8004dc0:	e7fe      	b.n	8004dc0 <_exit+0x12>

08004dc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b086      	sub	sp, #24
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	60f8      	str	r0, [r7, #12]
 8004dca:	60b9      	str	r1, [r7, #8]
 8004dcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
 8004dd2:	e00a      	b.n	8004dea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004dd4:	f3af 8000 	nop.w
 8004dd8:	4601      	mov	r1, r0
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	60ba      	str	r2, [r7, #8]
 8004de0:	b2ca      	uxtb	r2, r1
 8004de2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	3301      	adds	r3, #1
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	dbf0      	blt.n	8004dd4 <_read+0x12>
  }

  return len;
 8004df2:	687b      	ldr	r3, [r7, #4]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3718      	adds	r7, #24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b086      	sub	sp, #24
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e08:	2300      	movs	r3, #0
 8004e0a:	617b      	str	r3, [r7, #20]
 8004e0c:	e009      	b.n	8004e22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	1c5a      	adds	r2, r3, #1
 8004e12:	60ba      	str	r2, [r7, #8]
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 f96a 	bl	80050f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	617b      	str	r3, [r7, #20]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	dbf1      	blt.n	8004e0e <_write+0x12>
  }
  return len;
 8004e2a:	687b      	ldr	r3, [r7, #4]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3718      	adds	r7, #24
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <_close>:

int _close(int file)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bc80      	pop	{r7}
 8004e48:	4770      	bx	lr

08004e4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e5a:	605a      	str	r2, [r3, #4]
  return 0;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr

08004e68 <_isatty>:

int _isatty(int file)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e70:	2301      	movs	r3, #1
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr

08004e7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr

08004e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e9c:	4a14      	ldr	r2, [pc, #80]	; (8004ef0 <_sbrk+0x5c>)
 8004e9e:	4b15      	ldr	r3, [pc, #84]	; (8004ef4 <_sbrk+0x60>)
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ea8:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <_sbrk+0x64>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d102      	bne.n	8004eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004eb0:	4b11      	ldr	r3, [pc, #68]	; (8004ef8 <_sbrk+0x64>)
 8004eb2:	4a12      	ldr	r2, [pc, #72]	; (8004efc <_sbrk+0x68>)
 8004eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004eb6:	4b10      	ldr	r3, [pc, #64]	; (8004ef8 <_sbrk+0x64>)
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d207      	bcs.n	8004ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ec4:	f006 fd8a 	bl	800b9dc <__errno>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	220c      	movs	r2, #12
 8004ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ece:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed2:	e009      	b.n	8004ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ed4:	4b08      	ldr	r3, [pc, #32]	; (8004ef8 <_sbrk+0x64>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004eda:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <_sbrk+0x64>)
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	4a05      	ldr	r2, [pc, #20]	; (8004ef8 <_sbrk+0x64>)
 8004ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	20010000 	.word	0x20010000
 8004ef4:	00000400 	.word	0x00000400
 8004ef8:	2000036c 	.word	0x2000036c
 8004efc:	20001d60 	.word	0x20001d60

08004f00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr

08004f0c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f12:	f107 0308 	add.w	r3, r7, #8
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
 8004f1a:	605a      	str	r2, [r3, #4]
 8004f1c:	609a      	str	r2, [r3, #8]
 8004f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f20:	463b      	mov	r3, r7
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004f28:	4b1d      	ldr	r3, [pc, #116]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f2a:	4a1e      	ldr	r2, [pc, #120]	; (8004fa4 <MX_TIM3_Init+0x98>)
 8004f2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8004f2e:	4b1c      	ldr	r3, [pc, #112]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f30:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8004f34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f36:	4b1a      	ldr	r3, [pc, #104]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8004f3c:	4b18      	ldr	r3, [pc, #96]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f3e:	f241 3287 	movw	r2, #4999	; 0x1387
 8004f42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f44:	4b16      	ldr	r3, [pc, #88]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f4a:	4b15      	ldr	r3, [pc, #84]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004f50:	4813      	ldr	r0, [pc, #76]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f52:	f002 f975 	bl	8007240 <HAL_TIM_Base_Init>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004f5c:	f7ff fb80 	bl	8004660 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004f66:	f107 0308 	add.w	r3, r7, #8
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	480c      	ldr	r0, [pc, #48]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f6e:	f002 fb77 	bl	8007660 <HAL_TIM_ConfigClockSource>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004f78:	f7ff fb72 	bl	8004660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004f7c:	2320      	movs	r3, #32
 8004f7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f80:	2300      	movs	r3, #0
 8004f82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004f84:	463b      	mov	r3, r7
 8004f86:	4619      	mov	r1, r3
 8004f88:	4805      	ldr	r0, [pc, #20]	; (8004fa0 <MX_TIM3_Init+0x94>)
 8004f8a:	f002 fd65 	bl	8007a58 <HAL_TIMEx_MasterConfigSynchronization>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004f94:	f7ff fb64 	bl	8004660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004f98:	bf00      	nop
 8004f9a:	3718      	adds	r7, #24
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	20000370 	.word	0x20000370
 8004fa4:	40000400 	.word	0x40000400

08004fa8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a0d      	ldr	r2, [pc, #52]	; (8004fec <HAL_TIM_Base_MspInit+0x44>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d113      	bne.n	8004fe2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004fba:	4b0d      	ldr	r3, [pc, #52]	; (8004ff0 <HAL_TIM_Base_MspInit+0x48>)
 8004fbc:	69db      	ldr	r3, [r3, #28]
 8004fbe:	4a0c      	ldr	r2, [pc, #48]	; (8004ff0 <HAL_TIM_Base_MspInit+0x48>)
 8004fc0:	f043 0302 	orr.w	r3, r3, #2
 8004fc4:	61d3      	str	r3, [r2, #28]
 8004fc6:	4b0a      	ldr	r3, [pc, #40]	; (8004ff0 <HAL_TIM_Base_MspInit+0x48>)
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	2105      	movs	r1, #5
 8004fd6:	201d      	movs	r0, #29
 8004fd8:	f000 fde1 	bl	8005b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004fdc:	201d      	movs	r0, #29
 8004fde:	f000 fdfa 	bl	8005bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004fe2:	bf00      	nop
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40000400 	.word	0x40000400
 8004ff0:	40021000 	.word	0x40021000

08004ff4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004ff8:	4b11      	ldr	r3, [pc, #68]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 8004ffa:	4a12      	ldr	r2, [pc, #72]	; (8005044 <MX_USART1_UART_Init+0x50>)
 8004ffc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004ffe:	4b10      	ldr	r3, [pc, #64]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 8005000:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005004:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005006:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 8005008:	2200      	movs	r2, #0
 800500a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800500c:	4b0c      	ldr	r3, [pc, #48]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 800500e:	2200      	movs	r2, #0
 8005010:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005012:	4b0b      	ldr	r3, [pc, #44]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 8005014:	2200      	movs	r2, #0
 8005016:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005018:	4b09      	ldr	r3, [pc, #36]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 800501a:	220c      	movs	r2, #12
 800501c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800501e:	4b08      	ldr	r3, [pc, #32]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 8005020:	2200      	movs	r2, #0
 8005022:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005024:	4b06      	ldr	r3, [pc, #24]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 8005026:	2200      	movs	r2, #0
 8005028:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800502a:	4805      	ldr	r0, [pc, #20]	; (8005040 <MX_USART1_UART_Init+0x4c>)
 800502c:	f002 fd92 	bl	8007b54 <HAL_UART_Init>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005036:	f7ff fb13 	bl	8004660 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800503a:	bf00      	nop
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	200003b8 	.word	0x200003b8
 8005044:	40013800 	.word	0x40013800

08005048 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b088      	sub	sp, #32
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005050:	f107 0310 	add.w	r3, r7, #16
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	605a      	str	r2, [r3, #4]
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a20      	ldr	r2, [pc, #128]	; (80050e4 <HAL_UART_MspInit+0x9c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d139      	bne.n	80050dc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005068:	4b1f      	ldr	r3, [pc, #124]	; (80050e8 <HAL_UART_MspInit+0xa0>)
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	4a1e      	ldr	r2, [pc, #120]	; (80050e8 <HAL_UART_MspInit+0xa0>)
 800506e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005072:	6193      	str	r3, [r2, #24]
 8005074:	4b1c      	ldr	r3, [pc, #112]	; (80050e8 <HAL_UART_MspInit+0xa0>)
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800507c:	60fb      	str	r3, [r7, #12]
 800507e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005080:	4b19      	ldr	r3, [pc, #100]	; (80050e8 <HAL_UART_MspInit+0xa0>)
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	4a18      	ldr	r2, [pc, #96]	; (80050e8 <HAL_UART_MspInit+0xa0>)
 8005086:	f043 0304 	orr.w	r3, r3, #4
 800508a:	6193      	str	r3, [r2, #24]
 800508c:	4b16      	ldr	r3, [pc, #88]	; (80050e8 <HAL_UART_MspInit+0xa0>)
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	60bb      	str	r3, [r7, #8]
 8005096:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800509c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800509e:	2302      	movs	r3, #2
 80050a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80050a2:	2303      	movs	r3, #3
 80050a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050a6:	f107 0310 	add.w	r3, r7, #16
 80050aa:	4619      	mov	r1, r3
 80050ac:	480f      	ldr	r0, [pc, #60]	; (80050ec <HAL_UART_MspInit+0xa4>)
 80050ae:	f000 fee3 	bl	8005e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80050b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050b8:	2300      	movs	r3, #0
 80050ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050bc:	2300      	movs	r3, #0
 80050be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050c0:	f107 0310 	add.w	r3, r7, #16
 80050c4:	4619      	mov	r1, r3
 80050c6:	4809      	ldr	r0, [pc, #36]	; (80050ec <HAL_UART_MspInit+0xa4>)
 80050c8:	f000 fed6 	bl	8005e78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80050cc:	2200      	movs	r2, #0
 80050ce:	2105      	movs	r1, #5
 80050d0:	2025      	movs	r0, #37	; 0x25
 80050d2:	f000 fd64 	bl	8005b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80050d6:	2025      	movs	r0, #37	; 0x25
 80050d8:	f000 fd7d 	bl	8005bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80050dc:	bf00      	nop
 80050de:	3720      	adds	r7, #32
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40013800 	.word	0x40013800
 80050e8:	40021000 	.word	0x40021000
 80050ec:	40010800 	.word	0x40010800

080050f0 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
	uint8_t c=ch;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, &c, 1, 100);
 80050fe:	f107 010f 	add.w	r1, r7, #15
 8005102:	2364      	movs	r3, #100	; 0x64
 8005104:	2201      	movs	r2, #1
 8005106:	4804      	ldr	r0, [pc, #16]	; (8005118 <__io_putchar+0x28>)
 8005108:	f002 fd74 	bl	8007bf4 <HAL_UART_Transmit>
	return ch;
 800510c:	687b      	ldr	r3, [r7, #4]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	200003b8 	.word	0x200003b8

0800511c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800511c:	f7ff fef0 	bl	8004f00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005120:	480b      	ldr	r0, [pc, #44]	; (8005150 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8005122:	490c      	ldr	r1, [pc, #48]	; (8005154 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005124:	4a0c      	ldr	r2, [pc, #48]	; (8005158 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005128:	e002      	b.n	8005130 <LoopCopyDataInit>

0800512a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800512a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800512c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800512e:	3304      	adds	r3, #4

08005130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005134:	d3f9      	bcc.n	800512a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005136:	4a09      	ldr	r2, [pc, #36]	; (800515c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005138:	4c09      	ldr	r4, [pc, #36]	; (8005160 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800513a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800513c:	e001      	b.n	8005142 <LoopFillZerobss>

0800513e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800513e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005140:	3204      	adds	r2, #4

08005142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005144:	d3fb      	bcc.n	800513e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005146:	f006 fc4f 	bl	800b9e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800514a:	f7ff f97f 	bl	800444c <main>
  bx lr
 800514e:	4770      	bx	lr
  ldr r0, =_sdata
 8005150:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005154:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8005158:	08012064 	.word	0x08012064
  ldr r2, =_sbss
 800515c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8005160:	20001d5c 	.word	0x20001d5c

08005164 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005164:	e7fe      	b.n	8005164 <ADC3_IRQHandler>
	...

08005168 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800516c:	4b08      	ldr	r3, [pc, #32]	; (8005190 <HAL_Init+0x28>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a07      	ldr	r2, [pc, #28]	; (8005190 <HAL_Init+0x28>)
 8005172:	f043 0310 	orr.w	r3, r3, #16
 8005176:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005178:	2003      	movs	r0, #3
 800517a:	f000 fd05 	bl	8005b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800517e:	200f      	movs	r0, #15
 8005180:	f7ff fd2e 	bl	8004be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005184:	f7ff fcf4 	bl	8004b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	40022000 	.word	0x40022000

08005194 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005198:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <HAL_IncTick+0x1c>)
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	461a      	mov	r2, r3
 800519e:	4b05      	ldr	r3, [pc, #20]	; (80051b4 <HAL_IncTick+0x20>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4413      	add	r3, r2
 80051a4:	4a03      	ldr	r2, [pc, #12]	; (80051b4 <HAL_IncTick+0x20>)
 80051a6:	6013      	str	r3, [r2, #0]
}
 80051a8:	bf00      	nop
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr
 80051b0:	20000010 	.word	0x20000010
 80051b4:	20000400 	.word	0x20000400

080051b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051b8:	b480      	push	{r7}
 80051ba:	af00      	add	r7, sp, #0
  return uwTick;
 80051bc:	4b02      	ldr	r3, [pc, #8]	; (80051c8 <HAL_GetTick+0x10>)
 80051be:	681b      	ldr	r3, [r3, #0]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr
 80051c8:	20000400 	.word	0x20000400

080051cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051d4:	f7ff fff0 	bl	80051b8 <HAL_GetTick>
 80051d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e4:	d005      	beq.n	80051f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051e6:	4b0a      	ldr	r3, [pc, #40]	; (8005210 <HAL_Delay+0x44>)
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	4413      	add	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80051f2:	bf00      	nop
 80051f4:	f7ff ffe0 	bl	80051b8 <HAL_GetTick>
 80051f8:	4602      	mov	r2, r0
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	429a      	cmp	r2, r3
 8005202:	d8f7      	bhi.n	80051f4 <HAL_Delay+0x28>
  {
  }
}
 8005204:	bf00      	nop
 8005206:	bf00      	nop
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	20000010 	.word	0x20000010

08005214 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800521c:	2300      	movs	r3, #0
 800521e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e0ce      	b.n	80053d4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	2b00      	cmp	r3, #0
 8005242:	d109      	bne.n	8005258 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fe fe76 	bl	8003f44 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fba1 	bl	80059a0 <ADC_ConversionStop_Disable>
 800525e:	4603      	mov	r3, r0
 8005260:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005266:	f003 0310 	and.w	r3, r3, #16
 800526a:	2b00      	cmp	r3, #0
 800526c:	f040 80a9 	bne.w	80053c2 <HAL_ADC_Init+0x1ae>
 8005270:	7dfb      	ldrb	r3, [r7, #23]
 8005272:	2b00      	cmp	r3, #0
 8005274:	f040 80a5 	bne.w	80053c2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005280:	f023 0302 	bic.w	r3, r3, #2
 8005284:	f043 0202 	orr.w	r2, r3, #2
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4951      	ldr	r1, [pc, #324]	; (80053dc <HAL_ADC_Init+0x1c8>)
 8005296:	428b      	cmp	r3, r1
 8005298:	d10a      	bne.n	80052b0 <HAL_ADC_Init+0x9c>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	69db      	ldr	r3, [r3, #28]
 800529e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80052a2:	d002      	beq.n	80052aa <HAL_ADC_Init+0x96>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	e004      	b.n	80052b4 <HAL_ADC_Init+0xa0>
 80052aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80052ae:	e001      	b.n	80052b4 <HAL_ADC_Init+0xa0>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80052b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	7b1b      	ldrb	r3, [r3, #12]
 80052ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80052bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052cc:	d003      	beq.n	80052d6 <HAL_ADC_Init+0xc2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d102      	bne.n	80052dc <HAL_ADC_Init+0xc8>
 80052d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052da:	e000      	b.n	80052de <HAL_ADC_Init+0xca>
 80052dc:	2300      	movs	r3, #0
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	7d1b      	ldrb	r3, [r3, #20]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d119      	bne.n	8005320 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	7b1b      	ldrb	r3, [r3, #12]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d109      	bne.n	8005308 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	3b01      	subs	r3, #1
 80052fa:	035a      	lsls	r2, r3, #13
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	4313      	orrs	r3, r2
 8005300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	e00b      	b.n	8005320 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005318:	f043 0201 	orr.w	r2, r3, #1
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	430a      	orrs	r2, r1
 8005332:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689a      	ldr	r2, [r3, #8]
 800533a:	4b29      	ldr	r3, [pc, #164]	; (80053e0 <HAL_ADC_Init+0x1cc>)
 800533c:	4013      	ands	r3, r2
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	6812      	ldr	r2, [r2, #0]
 8005342:	68b9      	ldr	r1, [r7, #8]
 8005344:	430b      	orrs	r3, r1
 8005346:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005350:	d003      	beq.n	800535a <HAL_ADC_Init+0x146>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d104      	bne.n	8005364 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	3b01      	subs	r3, #1
 8005360:	051b      	lsls	r3, r3, #20
 8005362:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	430a      	orrs	r2, r1
 8005376:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	4b19      	ldr	r3, [pc, #100]	; (80053e4 <HAL_ADC_Init+0x1d0>)
 8005380:	4013      	ands	r3, r2
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	429a      	cmp	r2, r3
 8005386:	d10b      	bne.n	80053a0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005392:	f023 0303 	bic.w	r3, r3, #3
 8005396:	f043 0201 	orr.w	r2, r3, #1
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800539e:	e018      	b.n	80053d2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a4:	f023 0312 	bic.w	r3, r3, #18
 80053a8:	f043 0210 	orr.w	r2, r3, #16
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b4:	f043 0201 	orr.w	r2, r3, #1
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80053c0:	e007      	b.n	80053d2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c6:	f043 0210 	orr.w	r2, r3, #16
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80053d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	40013c00 	.word	0x40013c00
 80053e0:	ffe1f7fd 	.word	0xffe1f7fd
 80053e4:	ff1f0efe 	.word	0xff1f0efe

080053e8 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_ADC_Start_IT+0x1a>
 80053fe:	2302      	movs	r3, #2
 8005400:	e0a0      	b.n	8005544 <HAL_ADC_Start_IT+0x15c>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 fa6e 	bl	80058ec <ADC_Enable>
 8005410:	4603      	mov	r3, r0
 8005412:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005414:	7bfb      	ldrb	r3, [r7, #15]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f040 808f 	bne.w	800553a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005420:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005424:	f023 0301 	bic.w	r3, r3, #1
 8005428:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a45      	ldr	r2, [pc, #276]	; (800554c <HAL_ADC_Start_IT+0x164>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d105      	bne.n	8005446 <HAL_ADC_Start_IT+0x5e>
 800543a:	4b45      	ldr	r3, [pc, #276]	; (8005550 <HAL_ADC_Start_IT+0x168>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d115      	bne.n	8005472 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800545c:	2b00      	cmp	r3, #0
 800545e:	d026      	beq.n	80054ae <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005464:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005468:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005470:	e01d      	b.n	80054ae <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005476:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a33      	ldr	r2, [pc, #204]	; (8005550 <HAL_ADC_Start_IT+0x168>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d004      	beq.n	8005492 <HAL_ADC_Start_IT+0xaa>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a2f      	ldr	r2, [pc, #188]	; (800554c <HAL_ADC_Start_IT+0x164>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d10d      	bne.n	80054ae <HAL_ADC_Start_IT+0xc6>
 8005492:	4b2f      	ldr	r3, [pc, #188]	; (8005550 <HAL_ADC_Start_IT+0x168>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800549a:	2b00      	cmp	r3, #0
 800549c:	d007      	beq.n	80054ae <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80054a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d006      	beq.n	80054c8 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054be:	f023 0206 	bic.w	r2, r3, #6
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80054c6:	e002      	b.n	80054ce <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f06f 0202 	mvn.w	r2, #2
 80054de:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f042 0220 	orr.w	r2, r2, #32
 80054ee:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80054fa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80054fe:	d113      	bne.n	8005528 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005504:	4a11      	ldr	r2, [pc, #68]	; (800554c <HAL_ADC_Start_IT+0x164>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d105      	bne.n	8005516 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800550a:	4b11      	ldr	r3, [pc, #68]	; (8005550 <HAL_ADC_Start_IT+0x168>)
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005512:	2b00      	cmp	r3, #0
 8005514:	d108      	bne.n	8005528 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005524:	609a      	str	r2, [r3, #8]
 8005526:	e00c      	b.n	8005542 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005536:	609a      	str	r2, [r3, #8]
 8005538:	e003      	b.n	8005542 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005542:	7bfb      	ldrb	r3, [r7, #15]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	40012800 	.word	0x40012800
 8005550:	40012400 	.word	0x40012400

08005554 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005562:	4618      	mov	r0, r3
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr

0800556c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	f003 0320 	and.w	r3, r3, #32
 800558a:	2b00      	cmp	r3, #0
 800558c:	d03e      	beq.n	800560c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d039      	beq.n	800560c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559c:	f003 0310 	and.w	r3, r3, #16
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d105      	bne.n	80055b0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80055ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80055be:	d11d      	bne.n	80055fc <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d119      	bne.n	80055fc <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0220 	bic.w	r2, r2, #32
 80055d6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d105      	bne.n	80055fc <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	f043 0201 	orr.w	r2, r3, #1
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7fe fd5f 	bl	80040c0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f06f 0212 	mvn.w	r2, #18
 800560a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005612:	2b00      	cmp	r3, #0
 8005614:	d04d      	beq.n	80056b2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f003 0304 	and.w	r3, r3, #4
 800561c:	2b00      	cmp	r3, #0
 800561e:	d048      	beq.n	80056b2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005624:	f003 0310 	and.w	r3, r3, #16
 8005628:	2b00      	cmp	r3, #0
 800562a:	d105      	bne.n	8005638 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005630:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8005642:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8005646:	d012      	beq.n	800566e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005652:	2b00      	cmp	r3, #0
 8005654:	d125      	bne.n	80056a2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005660:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005664:	d11d      	bne.n	80056a2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800566a:	2b00      	cmp	r3, #0
 800566c:	d119      	bne.n	80056a2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	685a      	ldr	r2, [r3, #4]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800567c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005682:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005692:	2b00      	cmp	r3, #0
 8005694:	d105      	bne.n	80056a2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	f043 0201 	orr.w	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f9bd 	bl	8005a22 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f06f 020c 	mvn.w	r2, #12
 80056b0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d012      	beq.n	80056e2 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00d      	beq.n	80056e2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f809 	bl	80056ea <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0201 	mvn.w	r2, #1
 80056e0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80056e2:	bf00      	nop
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80056ea:	b480      	push	{r7}
 80056ec:	b083      	sub	sp, #12
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80056f2:	bf00      	nop
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bc80      	pop	{r7}
 80056fa:	4770      	bx	lr

080056fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005714:	2b01      	cmp	r3, #1
 8005716:	d101      	bne.n	800571c <HAL_ADC_ConfigChannel+0x20>
 8005718:	2302      	movs	r3, #2
 800571a:	e0dc      	b.n	80058d6 <HAL_ADC_ConfigChannel+0x1da>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b06      	cmp	r3, #6
 800572a:	d81c      	bhi.n	8005766 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	3b05      	subs	r3, #5
 800573e:	221f      	movs	r2, #31
 8005740:	fa02 f303 	lsl.w	r3, r2, r3
 8005744:	43db      	mvns	r3, r3
 8005746:	4019      	ands	r1, r3
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	6818      	ldr	r0, [r3, #0]
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	4613      	mov	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	3b05      	subs	r3, #5
 8005758:	fa00 f203 	lsl.w	r2, r0, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	635a      	str	r2, [r3, #52]	; 0x34
 8005764:	e03c      	b.n	80057e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	2b0c      	cmp	r3, #12
 800576c:	d81c      	bhi.n	80057a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685a      	ldr	r2, [r3, #4]
 8005778:	4613      	mov	r3, r2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	4413      	add	r3, r2
 800577e:	3b23      	subs	r3, #35	; 0x23
 8005780:	221f      	movs	r2, #31
 8005782:	fa02 f303 	lsl.w	r3, r2, r3
 8005786:	43db      	mvns	r3, r3
 8005788:	4019      	ands	r1, r3
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	6818      	ldr	r0, [r3, #0]
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	3b23      	subs	r3, #35	; 0x23
 800579a:	fa00 f203 	lsl.w	r2, r0, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	631a      	str	r2, [r3, #48]	; 0x30
 80057a6:	e01b      	b.n	80057e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	4613      	mov	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	3b41      	subs	r3, #65	; 0x41
 80057ba:	221f      	movs	r2, #31
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	43db      	mvns	r3, r3
 80057c2:	4019      	ands	r1, r3
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	6818      	ldr	r0, [r3, #0]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	4613      	mov	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	3b41      	subs	r3, #65	; 0x41
 80057d4:	fa00 f203 	lsl.w	r2, r0, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	430a      	orrs	r2, r1
 80057de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2b09      	cmp	r3, #9
 80057e6:	d91c      	bls.n	8005822 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68d9      	ldr	r1, [r3, #12]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	4613      	mov	r3, r2
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	4413      	add	r3, r2
 80057f8:	3b1e      	subs	r3, #30
 80057fa:	2207      	movs	r2, #7
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	43db      	mvns	r3, r3
 8005802:	4019      	ands	r1, r3
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	6898      	ldr	r0, [r3, #8]
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	4613      	mov	r3, r2
 800580e:	005b      	lsls	r3, r3, #1
 8005810:	4413      	add	r3, r2
 8005812:	3b1e      	subs	r3, #30
 8005814:	fa00 f203 	lsl.w	r2, r0, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	430a      	orrs	r2, r1
 800581e:	60da      	str	r2, [r3, #12]
 8005820:	e019      	b.n	8005856 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6919      	ldr	r1, [r3, #16]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	4613      	mov	r3, r2
 800582e:	005b      	lsls	r3, r3, #1
 8005830:	4413      	add	r3, r2
 8005832:	2207      	movs	r2, #7
 8005834:	fa02 f303 	lsl.w	r3, r2, r3
 8005838:	43db      	mvns	r3, r3
 800583a:	4019      	ands	r1, r3
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	6898      	ldr	r0, [r3, #8]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	4413      	add	r3, r2
 800584a:	fa00 f203 	lsl.w	r2, r0, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2b10      	cmp	r3, #16
 800585c:	d003      	beq.n	8005866 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005862:	2b11      	cmp	r3, #17
 8005864:	d132      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a1d      	ldr	r2, [pc, #116]	; (80058e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d125      	bne.n	80058bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d126      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689a      	ldr	r2, [r3, #8]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800588c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2b10      	cmp	r3, #16
 8005894:	d11a      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005896:	4b13      	ldr	r3, [pc, #76]	; (80058e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a13      	ldr	r2, [pc, #76]	; (80058e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800589c:	fba2 2303 	umull	r2, r3, r2, r3
 80058a0:	0c9a      	lsrs	r2, r3, #18
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80058ac:	e002      	b.n	80058b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	3b01      	subs	r3, #1
 80058b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f9      	bne.n	80058ae <HAL_ADC_ConfigChannel+0x1b2>
 80058ba:	e007      	b.n	80058cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c0:	f043 0220 	orr.w	r2, r3, #32
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc80      	pop	{r7}
 80058de:	4770      	bx	lr
 80058e0:	40012400 	.word	0x40012400
 80058e4:	20000008 	.word	0x20000008
 80058e8:	431bde83 	.word	0x431bde83

080058ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80058f8:	2300      	movs	r3, #0
 80058fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b01      	cmp	r3, #1
 8005908:	d040      	beq.n	800598c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 0201 	orr.w	r2, r2, #1
 8005918:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800591a:	4b1f      	ldr	r3, [pc, #124]	; (8005998 <ADC_Enable+0xac>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a1f      	ldr	r2, [pc, #124]	; (800599c <ADC_Enable+0xb0>)
 8005920:	fba2 2303 	umull	r2, r3, r2, r3
 8005924:	0c9b      	lsrs	r3, r3, #18
 8005926:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005928:	e002      	b.n	8005930 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	3b01      	subs	r3, #1
 800592e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1f9      	bne.n	800592a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005936:	f7ff fc3f 	bl	80051b8 <HAL_GetTick>
 800593a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800593c:	e01f      	b.n	800597e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800593e:	f7ff fc3b 	bl	80051b8 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	2b02      	cmp	r3, #2
 800594a:	d918      	bls.n	800597e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	2b01      	cmp	r3, #1
 8005958:	d011      	beq.n	800597e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595e:	f043 0210 	orr.w	r2, r3, #16
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596a:	f043 0201 	orr.w	r2, r3, #1
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e007      	b.n	800598e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b01      	cmp	r3, #1
 800598a:	d1d8      	bne.n	800593e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	20000008 	.word	0x20000008
 800599c:	431bde83 	.word	0x431bde83

080059a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d12e      	bne.n	8005a18 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 0201 	bic.w	r2, r2, #1
 80059c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80059ca:	f7ff fbf5 	bl	80051b8 <HAL_GetTick>
 80059ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80059d0:	e01b      	b.n	8005a0a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80059d2:	f7ff fbf1 	bl	80051b8 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d914      	bls.n	8005a0a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d10d      	bne.n	8005a0a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f2:	f043 0210 	orr.w	r2, r3, #16
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059fe:	f043 0201 	orr.w	r2, r3, #1
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e007      	b.n	8005a1a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d0dc      	beq.n	80059d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8005a2a:	bf00      	nop
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bc80      	pop	{r7}
 8005a32:	4770      	bx	lr

08005a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f003 0307 	and.w	r3, r3, #7
 8005a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a44:	4b0c      	ldr	r3, [pc, #48]	; (8005a78 <__NVIC_SetPriorityGrouping+0x44>)
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a50:	4013      	ands	r3, r2
 8005a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a66:	4a04      	ldr	r2, [pc, #16]	; (8005a78 <__NVIC_SetPriorityGrouping+0x44>)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	60d3      	str	r3, [r2, #12]
}
 8005a6c:	bf00      	nop
 8005a6e:	3714      	adds	r7, #20
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bc80      	pop	{r7}
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	e000ed00 	.word	0xe000ed00

08005a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a80:	4b04      	ldr	r3, [pc, #16]	; (8005a94 <__NVIC_GetPriorityGrouping+0x18>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	0a1b      	lsrs	r3, r3, #8
 8005a86:	f003 0307 	and.w	r3, r3, #7
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bc80      	pop	{r7}
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	e000ed00 	.word	0xe000ed00

08005a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	db0b      	blt.n	8005ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	f003 021f 	and.w	r2, r3, #31
 8005ab0:	4906      	ldr	r1, [pc, #24]	; (8005acc <__NVIC_EnableIRQ+0x34>)
 8005ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	2001      	movs	r0, #1
 8005aba:	fa00 f202 	lsl.w	r2, r0, r2
 8005abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bc80      	pop	{r7}
 8005aca:	4770      	bx	lr
 8005acc:	e000e100 	.word	0xe000e100

08005ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	6039      	str	r1, [r7, #0]
 8005ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	db0a      	blt.n	8005afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	490c      	ldr	r1, [pc, #48]	; (8005b1c <__NVIC_SetPriority+0x4c>)
 8005aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aee:	0112      	lsls	r2, r2, #4
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	440b      	add	r3, r1
 8005af4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005af8:	e00a      	b.n	8005b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	4908      	ldr	r1, [pc, #32]	; (8005b20 <__NVIC_SetPriority+0x50>)
 8005b00:	79fb      	ldrb	r3, [r7, #7]
 8005b02:	f003 030f 	and.w	r3, r3, #15
 8005b06:	3b04      	subs	r3, #4
 8005b08:	0112      	lsls	r2, r2, #4
 8005b0a:	b2d2      	uxtb	r2, r2
 8005b0c:	440b      	add	r3, r1
 8005b0e:	761a      	strb	r2, [r3, #24]
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	e000e100 	.word	0xe000e100
 8005b20:	e000ed00 	.word	0xe000ed00

08005b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b089      	sub	sp, #36	; 0x24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	f1c3 0307 	rsb	r3, r3, #7
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	bf28      	it	cs
 8005b42:	2304      	movcs	r3, #4
 8005b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	3304      	adds	r3, #4
 8005b4a:	2b06      	cmp	r3, #6
 8005b4c:	d902      	bls.n	8005b54 <NVIC_EncodePriority+0x30>
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	3b03      	subs	r3, #3
 8005b52:	e000      	b.n	8005b56 <NVIC_EncodePriority+0x32>
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b58:	f04f 32ff 	mov.w	r2, #4294967295
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43da      	mvns	r2, r3
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	401a      	ands	r2, r3
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	fa01 f303 	lsl.w	r3, r1, r3
 8005b76:	43d9      	mvns	r1, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b7c:	4313      	orrs	r3, r2
         );
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3724      	adds	r7, #36	; 0x24
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bc80      	pop	{r7}
 8005b86:	4770      	bx	lr

08005b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7ff ff4f 	bl	8005a34 <__NVIC_SetPriorityGrouping>
}
 8005b96:	bf00      	nop
 8005b98:	3708      	adds	r7, #8
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b9e:	b580      	push	{r7, lr}
 8005ba0:	b086      	sub	sp, #24
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	60b9      	str	r1, [r7, #8]
 8005ba8:	607a      	str	r2, [r7, #4]
 8005baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005bac:	2300      	movs	r3, #0
 8005bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bb0:	f7ff ff64 	bl	8005a7c <__NVIC_GetPriorityGrouping>
 8005bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	6978      	ldr	r0, [r7, #20]
 8005bbc:	f7ff ffb2 	bl	8005b24 <NVIC_EncodePriority>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bc6:	4611      	mov	r1, r2
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7ff ff81 	bl	8005ad0 <__NVIC_SetPriority>
}
 8005bce:	bf00      	nop
 8005bd0:	3718      	adds	r7, #24
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b082      	sub	sp, #8
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	4603      	mov	r3, r0
 8005bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff ff57 	bl	8005a98 <__NVIC_EnableIRQ>
}
 8005bea:	bf00      	nop
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b085      	sub	sp, #20
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d008      	beq.n	8005c1c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2204      	movs	r2, #4
 8005c0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e020      	b.n	8005c5e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 020e 	bic.w	r2, r2, #14
 8005c2a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c44:	2101      	movs	r1, #1
 8005c46:	fa01 f202 	lsl.w	r2, r1, r2
 8005c4a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3714      	adds	r7, #20
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bc80      	pop	{r7}
 8005c66:	4770      	bx	lr

08005c68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c70:	2300      	movs	r3, #0
 8005c72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d005      	beq.n	8005c8c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2204      	movs	r2, #4
 8005c84:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	73fb      	strb	r3, [r7, #15]
 8005c8a:	e0d6      	b.n	8005e3a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f022 020e 	bic.w	r2, r2, #14
 8005c9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0201 	bic.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	4b64      	ldr	r3, [pc, #400]	; (8005e44 <HAL_DMA_Abort_IT+0x1dc>)
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d958      	bls.n	8005d6a <HAL_DMA_Abort_IT+0x102>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a62      	ldr	r2, [pc, #392]	; (8005e48 <HAL_DMA_Abort_IT+0x1e0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d04f      	beq.n	8005d62 <HAL_DMA_Abort_IT+0xfa>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a61      	ldr	r2, [pc, #388]	; (8005e4c <HAL_DMA_Abort_IT+0x1e4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d048      	beq.n	8005d5e <HAL_DMA_Abort_IT+0xf6>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a5f      	ldr	r2, [pc, #380]	; (8005e50 <HAL_DMA_Abort_IT+0x1e8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d040      	beq.n	8005d58 <HAL_DMA_Abort_IT+0xf0>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a5e      	ldr	r2, [pc, #376]	; (8005e54 <HAL_DMA_Abort_IT+0x1ec>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d038      	beq.n	8005d52 <HAL_DMA_Abort_IT+0xea>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a5c      	ldr	r2, [pc, #368]	; (8005e58 <HAL_DMA_Abort_IT+0x1f0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d030      	beq.n	8005d4c <HAL_DMA_Abort_IT+0xe4>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a5b      	ldr	r2, [pc, #364]	; (8005e5c <HAL_DMA_Abort_IT+0x1f4>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d028      	beq.n	8005d46 <HAL_DMA_Abort_IT+0xde>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a52      	ldr	r2, [pc, #328]	; (8005e44 <HAL_DMA_Abort_IT+0x1dc>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d020      	beq.n	8005d40 <HAL_DMA_Abort_IT+0xd8>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a57      	ldr	r2, [pc, #348]	; (8005e60 <HAL_DMA_Abort_IT+0x1f8>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d019      	beq.n	8005d3c <HAL_DMA_Abort_IT+0xd4>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a55      	ldr	r2, [pc, #340]	; (8005e64 <HAL_DMA_Abort_IT+0x1fc>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d012      	beq.n	8005d38 <HAL_DMA_Abort_IT+0xd0>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a54      	ldr	r2, [pc, #336]	; (8005e68 <HAL_DMA_Abort_IT+0x200>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00a      	beq.n	8005d32 <HAL_DMA_Abort_IT+0xca>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a52      	ldr	r2, [pc, #328]	; (8005e6c <HAL_DMA_Abort_IT+0x204>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d102      	bne.n	8005d2c <HAL_DMA_Abort_IT+0xc4>
 8005d26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d2a:	e01b      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d30:	e018      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d36:	e015      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d38:	2310      	movs	r3, #16
 8005d3a:	e013      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e011      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d44:	e00e      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d4a:	e00b      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d50:	e008      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d56:	e005      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d5c:	e002      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d5e:	2310      	movs	r3, #16
 8005d60:	e000      	b.n	8005d64 <HAL_DMA_Abort_IT+0xfc>
 8005d62:	2301      	movs	r3, #1
 8005d64:	4a42      	ldr	r2, [pc, #264]	; (8005e70 <HAL_DMA_Abort_IT+0x208>)
 8005d66:	6053      	str	r3, [r2, #4]
 8005d68:	e057      	b.n	8005e1a <HAL_DMA_Abort_IT+0x1b2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a36      	ldr	r2, [pc, #216]	; (8005e48 <HAL_DMA_Abort_IT+0x1e0>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d04f      	beq.n	8005e14 <HAL_DMA_Abort_IT+0x1ac>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a34      	ldr	r2, [pc, #208]	; (8005e4c <HAL_DMA_Abort_IT+0x1e4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d048      	beq.n	8005e10 <HAL_DMA_Abort_IT+0x1a8>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a33      	ldr	r2, [pc, #204]	; (8005e50 <HAL_DMA_Abort_IT+0x1e8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d040      	beq.n	8005e0a <HAL_DMA_Abort_IT+0x1a2>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a31      	ldr	r2, [pc, #196]	; (8005e54 <HAL_DMA_Abort_IT+0x1ec>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d038      	beq.n	8005e04 <HAL_DMA_Abort_IT+0x19c>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a30      	ldr	r2, [pc, #192]	; (8005e58 <HAL_DMA_Abort_IT+0x1f0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d030      	beq.n	8005dfe <HAL_DMA_Abort_IT+0x196>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a2e      	ldr	r2, [pc, #184]	; (8005e5c <HAL_DMA_Abort_IT+0x1f4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d028      	beq.n	8005df8 <HAL_DMA_Abort_IT+0x190>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a26      	ldr	r2, [pc, #152]	; (8005e44 <HAL_DMA_Abort_IT+0x1dc>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d020      	beq.n	8005df2 <HAL_DMA_Abort_IT+0x18a>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a2a      	ldr	r2, [pc, #168]	; (8005e60 <HAL_DMA_Abort_IT+0x1f8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d019      	beq.n	8005dee <HAL_DMA_Abort_IT+0x186>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a29      	ldr	r2, [pc, #164]	; (8005e64 <HAL_DMA_Abort_IT+0x1fc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d012      	beq.n	8005dea <HAL_DMA_Abort_IT+0x182>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a27      	ldr	r2, [pc, #156]	; (8005e68 <HAL_DMA_Abort_IT+0x200>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d00a      	beq.n	8005de4 <HAL_DMA_Abort_IT+0x17c>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a26      	ldr	r2, [pc, #152]	; (8005e6c <HAL_DMA_Abort_IT+0x204>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d102      	bne.n	8005dde <HAL_DMA_Abort_IT+0x176>
 8005dd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ddc:	e01b      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005dde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005de2:	e018      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005de8:	e015      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005dea:	2310      	movs	r3, #16
 8005dec:	e013      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005dee:	2301      	movs	r3, #1
 8005df0:	e011      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005df2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005df6:	e00e      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005df8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dfc:	e00b      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e02:	e008      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005e04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e08:	e005      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005e0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e0e:	e002      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005e10:	2310      	movs	r3, #16
 8005e12:	e000      	b.n	8005e16 <HAL_DMA_Abort_IT+0x1ae>
 8005e14:	2301      	movs	r3, #1
 8005e16:	4a17      	ldr	r2, [pc, #92]	; (8005e74 <HAL_DMA_Abort_IT+0x20c>)
 8005e18:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	4798      	blx	r3
    } 
  }
  return status;
 8005e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40020080 	.word	0x40020080
 8005e48:	40020008 	.word	0x40020008
 8005e4c:	4002001c 	.word	0x4002001c
 8005e50:	40020030 	.word	0x40020030
 8005e54:	40020044 	.word	0x40020044
 8005e58:	40020058 	.word	0x40020058
 8005e5c:	4002006c 	.word	0x4002006c
 8005e60:	40020408 	.word	0x40020408
 8005e64:	4002041c 	.word	0x4002041c
 8005e68:	40020430 	.word	0x40020430
 8005e6c:	40020444 	.word	0x40020444
 8005e70:	40020400 	.word	0x40020400
 8005e74:	40020000 	.word	0x40020000

08005e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b08b      	sub	sp, #44	; 0x2c
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e82:	2300      	movs	r3, #0
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005e86:	2300      	movs	r3, #0
 8005e88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e8a:	e179      	b.n	8006180 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e90:	fa02 f303 	lsl.w	r3, r2, r3
 8005e94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69fa      	ldr	r2, [r7, #28]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005ea0:	69ba      	ldr	r2, [r7, #24]
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	f040 8168 	bne.w	800617a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	4a96      	ldr	r2, [pc, #600]	; (8006108 <HAL_GPIO_Init+0x290>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d05e      	beq.n	8005f72 <HAL_GPIO_Init+0xfa>
 8005eb4:	4a94      	ldr	r2, [pc, #592]	; (8006108 <HAL_GPIO_Init+0x290>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d875      	bhi.n	8005fa6 <HAL_GPIO_Init+0x12e>
 8005eba:	4a94      	ldr	r2, [pc, #592]	; (800610c <HAL_GPIO_Init+0x294>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d058      	beq.n	8005f72 <HAL_GPIO_Init+0xfa>
 8005ec0:	4a92      	ldr	r2, [pc, #584]	; (800610c <HAL_GPIO_Init+0x294>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d86f      	bhi.n	8005fa6 <HAL_GPIO_Init+0x12e>
 8005ec6:	4a92      	ldr	r2, [pc, #584]	; (8006110 <HAL_GPIO_Init+0x298>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d052      	beq.n	8005f72 <HAL_GPIO_Init+0xfa>
 8005ecc:	4a90      	ldr	r2, [pc, #576]	; (8006110 <HAL_GPIO_Init+0x298>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d869      	bhi.n	8005fa6 <HAL_GPIO_Init+0x12e>
 8005ed2:	4a90      	ldr	r2, [pc, #576]	; (8006114 <HAL_GPIO_Init+0x29c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d04c      	beq.n	8005f72 <HAL_GPIO_Init+0xfa>
 8005ed8:	4a8e      	ldr	r2, [pc, #568]	; (8006114 <HAL_GPIO_Init+0x29c>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d863      	bhi.n	8005fa6 <HAL_GPIO_Init+0x12e>
 8005ede:	4a8e      	ldr	r2, [pc, #568]	; (8006118 <HAL_GPIO_Init+0x2a0>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d046      	beq.n	8005f72 <HAL_GPIO_Init+0xfa>
 8005ee4:	4a8c      	ldr	r2, [pc, #560]	; (8006118 <HAL_GPIO_Init+0x2a0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d85d      	bhi.n	8005fa6 <HAL_GPIO_Init+0x12e>
 8005eea:	2b12      	cmp	r3, #18
 8005eec:	d82a      	bhi.n	8005f44 <HAL_GPIO_Init+0xcc>
 8005eee:	2b12      	cmp	r3, #18
 8005ef0:	d859      	bhi.n	8005fa6 <HAL_GPIO_Init+0x12e>
 8005ef2:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <HAL_GPIO_Init+0x80>)
 8005ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef8:	08005f73 	.word	0x08005f73
 8005efc:	08005f4d 	.word	0x08005f4d
 8005f00:	08005f5f 	.word	0x08005f5f
 8005f04:	08005fa1 	.word	0x08005fa1
 8005f08:	08005fa7 	.word	0x08005fa7
 8005f0c:	08005fa7 	.word	0x08005fa7
 8005f10:	08005fa7 	.word	0x08005fa7
 8005f14:	08005fa7 	.word	0x08005fa7
 8005f18:	08005fa7 	.word	0x08005fa7
 8005f1c:	08005fa7 	.word	0x08005fa7
 8005f20:	08005fa7 	.word	0x08005fa7
 8005f24:	08005fa7 	.word	0x08005fa7
 8005f28:	08005fa7 	.word	0x08005fa7
 8005f2c:	08005fa7 	.word	0x08005fa7
 8005f30:	08005fa7 	.word	0x08005fa7
 8005f34:	08005fa7 	.word	0x08005fa7
 8005f38:	08005fa7 	.word	0x08005fa7
 8005f3c:	08005f55 	.word	0x08005f55
 8005f40:	08005f69 	.word	0x08005f69
 8005f44:	4a75      	ldr	r2, [pc, #468]	; (800611c <HAL_GPIO_Init+0x2a4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d013      	beq.n	8005f72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005f4a:	e02c      	b.n	8005fa6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	623b      	str	r3, [r7, #32]
          break;
 8005f52:	e029      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	3304      	adds	r3, #4
 8005f5a:	623b      	str	r3, [r7, #32]
          break;
 8005f5c:	e024      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	3308      	adds	r3, #8
 8005f64:	623b      	str	r3, [r7, #32]
          break;
 8005f66:	e01f      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	330c      	adds	r3, #12
 8005f6e:	623b      	str	r3, [r7, #32]
          break;
 8005f70:	e01a      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d102      	bne.n	8005f80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005f7a:	2304      	movs	r3, #4
 8005f7c:	623b      	str	r3, [r7, #32]
          break;
 8005f7e:	e013      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d105      	bne.n	8005f94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f88:	2308      	movs	r3, #8
 8005f8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	69fa      	ldr	r2, [r7, #28]
 8005f90:	611a      	str	r2, [r3, #16]
          break;
 8005f92:	e009      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f94:	2308      	movs	r3, #8
 8005f96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	69fa      	ldr	r2, [r7, #28]
 8005f9c:	615a      	str	r2, [r3, #20]
          break;
 8005f9e:	e003      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	623b      	str	r3, [r7, #32]
          break;
 8005fa4:	e000      	b.n	8005fa8 <HAL_GPIO_Init+0x130>
          break;
 8005fa6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	2bff      	cmp	r3, #255	; 0xff
 8005fac:	d801      	bhi.n	8005fb2 <HAL_GPIO_Init+0x13a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	e001      	b.n	8005fb6 <HAL_GPIO_Init+0x13e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	2bff      	cmp	r3, #255	; 0xff
 8005fbc:	d802      	bhi.n	8005fc4 <HAL_GPIO_Init+0x14c>
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	e002      	b.n	8005fca <HAL_GPIO_Init+0x152>
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	3b08      	subs	r3, #8
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	210f      	movs	r1, #15
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	401a      	ands	r2, r3
 8005fdc:	6a39      	ldr	r1, [r7, #32]
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 80c1 	beq.w	800617a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005ff8:	4b49      	ldr	r3, [pc, #292]	; (8006120 <HAL_GPIO_Init+0x2a8>)
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	4a48      	ldr	r2, [pc, #288]	; (8006120 <HAL_GPIO_Init+0x2a8>)
 8005ffe:	f043 0301 	orr.w	r3, r3, #1
 8006002:	6193      	str	r3, [r2, #24]
 8006004:	4b46      	ldr	r3, [pc, #280]	; (8006120 <HAL_GPIO_Init+0x2a8>)
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	f003 0301 	and.w	r3, r3, #1
 800600c:	60bb      	str	r3, [r7, #8]
 800600e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006010:	4a44      	ldr	r2, [pc, #272]	; (8006124 <HAL_GPIO_Init+0x2ac>)
 8006012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006014:	089b      	lsrs	r3, r3, #2
 8006016:	3302      	adds	r3, #2
 8006018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800601c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	f003 0303 	and.w	r3, r3, #3
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	220f      	movs	r2, #15
 8006028:	fa02 f303 	lsl.w	r3, r2, r3
 800602c:	43db      	mvns	r3, r3
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	4013      	ands	r3, r2
 8006032:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a3c      	ldr	r2, [pc, #240]	; (8006128 <HAL_GPIO_Init+0x2b0>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d01f      	beq.n	800607c <HAL_GPIO_Init+0x204>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a3b      	ldr	r2, [pc, #236]	; (800612c <HAL_GPIO_Init+0x2b4>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d019      	beq.n	8006078 <HAL_GPIO_Init+0x200>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a3a      	ldr	r2, [pc, #232]	; (8006130 <HAL_GPIO_Init+0x2b8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d013      	beq.n	8006074 <HAL_GPIO_Init+0x1fc>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a39      	ldr	r2, [pc, #228]	; (8006134 <HAL_GPIO_Init+0x2bc>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d00d      	beq.n	8006070 <HAL_GPIO_Init+0x1f8>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a38      	ldr	r2, [pc, #224]	; (8006138 <HAL_GPIO_Init+0x2c0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d007      	beq.n	800606c <HAL_GPIO_Init+0x1f4>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a37      	ldr	r2, [pc, #220]	; (800613c <HAL_GPIO_Init+0x2c4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d101      	bne.n	8006068 <HAL_GPIO_Init+0x1f0>
 8006064:	2305      	movs	r3, #5
 8006066:	e00a      	b.n	800607e <HAL_GPIO_Init+0x206>
 8006068:	2306      	movs	r3, #6
 800606a:	e008      	b.n	800607e <HAL_GPIO_Init+0x206>
 800606c:	2304      	movs	r3, #4
 800606e:	e006      	b.n	800607e <HAL_GPIO_Init+0x206>
 8006070:	2303      	movs	r3, #3
 8006072:	e004      	b.n	800607e <HAL_GPIO_Init+0x206>
 8006074:	2302      	movs	r3, #2
 8006076:	e002      	b.n	800607e <HAL_GPIO_Init+0x206>
 8006078:	2301      	movs	r3, #1
 800607a:	e000      	b.n	800607e <HAL_GPIO_Init+0x206>
 800607c:	2300      	movs	r3, #0
 800607e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006080:	f002 0203 	and.w	r2, r2, #3
 8006084:	0092      	lsls	r2, r2, #2
 8006086:	4093      	lsls	r3, r2
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	4313      	orrs	r3, r2
 800608c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800608e:	4925      	ldr	r1, [pc, #148]	; (8006124 <HAL_GPIO_Init+0x2ac>)
 8006090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006092:	089b      	lsrs	r3, r3, #2
 8006094:	3302      	adds	r3, #2
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d006      	beq.n	80060b6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80060a8:	4b25      	ldr	r3, [pc, #148]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	4924      	ldr	r1, [pc, #144]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	608b      	str	r3, [r1, #8]
 80060b4:	e006      	b.n	80060c4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80060b6:	4b22      	ldr	r3, [pc, #136]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060b8:	689a      	ldr	r2, [r3, #8]
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	43db      	mvns	r3, r3
 80060be:	4920      	ldr	r1, [pc, #128]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060c0:	4013      	ands	r3, r2
 80060c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d006      	beq.n	80060de <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80060d0:	4b1b      	ldr	r3, [pc, #108]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	491a      	ldr	r1, [pc, #104]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	4313      	orrs	r3, r2
 80060da:	60cb      	str	r3, [r1, #12]
 80060dc:	e006      	b.n	80060ec <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80060de:	4b18      	ldr	r3, [pc, #96]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060e0:	68da      	ldr	r2, [r3, #12]
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	43db      	mvns	r3, r3
 80060e6:	4916      	ldr	r1, [pc, #88]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060e8:	4013      	ands	r3, r2
 80060ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d025      	beq.n	8006144 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80060f8:	4b11      	ldr	r3, [pc, #68]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	4910      	ldr	r1, [pc, #64]	; (8006140 <HAL_GPIO_Init+0x2c8>)
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	4313      	orrs	r3, r2
 8006102:	604b      	str	r3, [r1, #4]
 8006104:	e025      	b.n	8006152 <HAL_GPIO_Init+0x2da>
 8006106:	bf00      	nop
 8006108:	10320000 	.word	0x10320000
 800610c:	10310000 	.word	0x10310000
 8006110:	10220000 	.word	0x10220000
 8006114:	10210000 	.word	0x10210000
 8006118:	10120000 	.word	0x10120000
 800611c:	10110000 	.word	0x10110000
 8006120:	40021000 	.word	0x40021000
 8006124:	40010000 	.word	0x40010000
 8006128:	40010800 	.word	0x40010800
 800612c:	40010c00 	.word	0x40010c00
 8006130:	40011000 	.word	0x40011000
 8006134:	40011400 	.word	0x40011400
 8006138:	40011800 	.word	0x40011800
 800613c:	40011c00 	.word	0x40011c00
 8006140:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006144:	4b15      	ldr	r3, [pc, #84]	; (800619c <HAL_GPIO_Init+0x324>)
 8006146:	685a      	ldr	r2, [r3, #4]
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	43db      	mvns	r3, r3
 800614c:	4913      	ldr	r1, [pc, #76]	; (800619c <HAL_GPIO_Init+0x324>)
 800614e:	4013      	ands	r3, r2
 8006150:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d006      	beq.n	800616c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800615e:	4b0f      	ldr	r3, [pc, #60]	; (800619c <HAL_GPIO_Init+0x324>)
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	490e      	ldr	r1, [pc, #56]	; (800619c <HAL_GPIO_Init+0x324>)
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	4313      	orrs	r3, r2
 8006168:	600b      	str	r3, [r1, #0]
 800616a:	e006      	b.n	800617a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800616c:	4b0b      	ldr	r3, [pc, #44]	; (800619c <HAL_GPIO_Init+0x324>)
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	43db      	mvns	r3, r3
 8006174:	4909      	ldr	r1, [pc, #36]	; (800619c <HAL_GPIO_Init+0x324>)
 8006176:	4013      	ands	r3, r2
 8006178:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800617a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617c:	3301      	adds	r3, #1
 800617e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	fa22 f303 	lsr.w	r3, r2, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	f47f ae7e 	bne.w	8005e8c <HAL_GPIO_Init+0x14>
  }
}
 8006190:	bf00      	nop
 8006192:	bf00      	nop
 8006194:	372c      	adds	r7, #44	; 0x2c
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr
 800619c:	40010400 	.word	0x40010400

080061a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	460b      	mov	r3, r1
 80061aa:	807b      	strh	r3, [r7, #2]
 80061ac:	4613      	mov	r3, r2
 80061ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061b0:	787b      	ldrb	r3, [r7, #1]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061b6:	887a      	ldrh	r2, [r7, #2]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80061bc:	e003      	b.n	80061c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80061be:	887b      	ldrh	r3, [r7, #2]
 80061c0:	041a      	lsls	r2, r3, #16
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	611a      	str	r2, [r3, #16]
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bc80      	pop	{r7}
 80061ce:	4770      	bx	lr

080061d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	460b      	mov	r3, r1
 80061da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80061e2:	887a      	ldrh	r2, [r7, #2]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4013      	ands	r3, r2
 80061e8:	041a      	lsls	r2, r3, #16
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	43d9      	mvns	r1, r3
 80061ee:	887b      	ldrh	r3, [r7, #2]
 80061f0:	400b      	ands	r3, r1
 80061f2:	431a      	orrs	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	611a      	str	r2, [r3, #16]
}
 80061f8:	bf00      	nop
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bc80      	pop	{r7}
 8006200:	4770      	bx	lr
	...

08006204 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006208:	4b03      	ldr	r3, [pc, #12]	; (8006218 <HAL_PWR_EnableBkUpAccess+0x14>)
 800620a:	2201      	movs	r2, #1
 800620c:	601a      	str	r2, [r3, #0]
}
 800620e:	bf00      	nop
 8006210:	46bd      	mov	sp, r7
 8006212:	bc80      	pop	{r7}
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	420e0020 	.word	0x420e0020

0800621c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e272      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b00      	cmp	r3, #0
 8006238:	f000 8087 	beq.w	800634a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800623c:	4b92      	ldr	r3, [pc, #584]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 030c 	and.w	r3, r3, #12
 8006244:	2b04      	cmp	r3, #4
 8006246:	d00c      	beq.n	8006262 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006248:	4b8f      	ldr	r3, [pc, #572]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	f003 030c 	and.w	r3, r3, #12
 8006250:	2b08      	cmp	r3, #8
 8006252:	d112      	bne.n	800627a <HAL_RCC_OscConfig+0x5e>
 8006254:	4b8c      	ldr	r3, [pc, #560]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800625c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006260:	d10b      	bne.n	800627a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006262:	4b89      	ldr	r3, [pc, #548]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d06c      	beq.n	8006348 <HAL_RCC_OscConfig+0x12c>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d168      	bne.n	8006348 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e24c      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006282:	d106      	bne.n	8006292 <HAL_RCC_OscConfig+0x76>
 8006284:	4b80      	ldr	r3, [pc, #512]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a7f      	ldr	r2, [pc, #508]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 800628a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800628e:	6013      	str	r3, [r2, #0]
 8006290:	e02e      	b.n	80062f0 <HAL_RCC_OscConfig+0xd4>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10c      	bne.n	80062b4 <HAL_RCC_OscConfig+0x98>
 800629a:	4b7b      	ldr	r3, [pc, #492]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a7a      	ldr	r2, [pc, #488]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062a4:	6013      	str	r3, [r2, #0]
 80062a6:	4b78      	ldr	r3, [pc, #480]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a77      	ldr	r2, [pc, #476]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062b0:	6013      	str	r3, [r2, #0]
 80062b2:	e01d      	b.n	80062f0 <HAL_RCC_OscConfig+0xd4>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062bc:	d10c      	bne.n	80062d8 <HAL_RCC_OscConfig+0xbc>
 80062be:	4b72      	ldr	r3, [pc, #456]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a71      	ldr	r2, [pc, #452]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062c8:	6013      	str	r3, [r2, #0]
 80062ca:	4b6f      	ldr	r3, [pc, #444]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a6e      	ldr	r2, [pc, #440]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062d4:	6013      	str	r3, [r2, #0]
 80062d6:	e00b      	b.n	80062f0 <HAL_RCC_OscConfig+0xd4>
 80062d8:	4b6b      	ldr	r3, [pc, #428]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a6a      	ldr	r2, [pc, #424]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	4b68      	ldr	r3, [pc, #416]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a67      	ldr	r2, [pc, #412]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80062ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d013      	beq.n	8006320 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f8:	f7fe ff5e 	bl	80051b8 <HAL_GetTick>
 80062fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006300:	f7fe ff5a 	bl	80051b8 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b64      	cmp	r3, #100	; 0x64
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e200      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006312:	4b5d      	ldr	r3, [pc, #372]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0f0      	beq.n	8006300 <HAL_RCC_OscConfig+0xe4>
 800631e:	e014      	b.n	800634a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006320:	f7fe ff4a 	bl	80051b8 <HAL_GetTick>
 8006324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006326:	e008      	b.n	800633a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006328:	f7fe ff46 	bl	80051b8 <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	2b64      	cmp	r3, #100	; 0x64
 8006334:	d901      	bls.n	800633a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e1ec      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800633a:	4b53      	ldr	r3, [pc, #332]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1f0      	bne.n	8006328 <HAL_RCC_OscConfig+0x10c>
 8006346:	e000      	b.n	800634a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0302 	and.w	r3, r3, #2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d063      	beq.n	800641e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006356:	4b4c      	ldr	r3, [pc, #304]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f003 030c 	and.w	r3, r3, #12
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00b      	beq.n	800637a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006362:	4b49      	ldr	r3, [pc, #292]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f003 030c 	and.w	r3, r3, #12
 800636a:	2b08      	cmp	r3, #8
 800636c:	d11c      	bne.n	80063a8 <HAL_RCC_OscConfig+0x18c>
 800636e:	4b46      	ldr	r3, [pc, #280]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d116      	bne.n	80063a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800637a:	4b43      	ldr	r3, [pc, #268]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 0302 	and.w	r3, r3, #2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d005      	beq.n	8006392 <HAL_RCC_OscConfig+0x176>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	2b01      	cmp	r3, #1
 800638c:	d001      	beq.n	8006392 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e1c0      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006392:	4b3d      	ldr	r3, [pc, #244]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	00db      	lsls	r3, r3, #3
 80063a0:	4939      	ldr	r1, [pc, #228]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80063a2:	4313      	orrs	r3, r2
 80063a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063a6:	e03a      	b.n	800641e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d020      	beq.n	80063f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063b0:	4b36      	ldr	r3, [pc, #216]	; (800648c <HAL_RCC_OscConfig+0x270>)
 80063b2:	2201      	movs	r2, #1
 80063b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b6:	f7fe feff 	bl	80051b8 <HAL_GetTick>
 80063ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063bc:	e008      	b.n	80063d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063be:	f7fe fefb 	bl	80051b8 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d901      	bls.n	80063d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e1a1      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063d0:	4b2d      	ldr	r3, [pc, #180]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d0f0      	beq.n	80063be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063dc:	4b2a      	ldr	r3, [pc, #168]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	00db      	lsls	r3, r3, #3
 80063ea:	4927      	ldr	r1, [pc, #156]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 80063ec:	4313      	orrs	r3, r2
 80063ee:	600b      	str	r3, [r1, #0]
 80063f0:	e015      	b.n	800641e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063f2:	4b26      	ldr	r3, [pc, #152]	; (800648c <HAL_RCC_OscConfig+0x270>)
 80063f4:	2200      	movs	r2, #0
 80063f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063f8:	f7fe fede 	bl	80051b8 <HAL_GetTick>
 80063fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063fe:	e008      	b.n	8006412 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006400:	f7fe feda 	bl	80051b8 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	2b02      	cmp	r3, #2
 800640c:	d901      	bls.n	8006412 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e180      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006412:	4b1d      	ldr	r3, [pc, #116]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 0302 	and.w	r3, r3, #2
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1f0      	bne.n	8006400 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0308 	and.w	r3, r3, #8
 8006426:	2b00      	cmp	r3, #0
 8006428:	d03a      	beq.n	80064a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d019      	beq.n	8006466 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006432:	4b17      	ldr	r3, [pc, #92]	; (8006490 <HAL_RCC_OscConfig+0x274>)
 8006434:	2201      	movs	r2, #1
 8006436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006438:	f7fe febe 	bl	80051b8 <HAL_GetTick>
 800643c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006440:	f7fe feba 	bl	80051b8 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e160      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006452:	4b0d      	ldr	r3, [pc, #52]	; (8006488 <HAL_RCC_OscConfig+0x26c>)
 8006454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d0f0      	beq.n	8006440 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800645e:	2001      	movs	r0, #1
 8006460:	f000 fafe 	bl	8006a60 <RCC_Delay>
 8006464:	e01c      	b.n	80064a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006466:	4b0a      	ldr	r3, [pc, #40]	; (8006490 <HAL_RCC_OscConfig+0x274>)
 8006468:	2200      	movs	r2, #0
 800646a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800646c:	f7fe fea4 	bl	80051b8 <HAL_GetTick>
 8006470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006472:	e00f      	b.n	8006494 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006474:	f7fe fea0 	bl	80051b8 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	2b02      	cmp	r3, #2
 8006480:	d908      	bls.n	8006494 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e146      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
 8006486:	bf00      	nop
 8006488:	40021000 	.word	0x40021000
 800648c:	42420000 	.word	0x42420000
 8006490:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006494:	4b92      	ldr	r3, [pc, #584]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e9      	bne.n	8006474 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0304 	and.w	r3, r3, #4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 80a6 	beq.w	80065fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064ae:	2300      	movs	r3, #0
 80064b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064b2:	4b8b      	ldr	r3, [pc, #556]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10d      	bne.n	80064da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064be:	4b88      	ldr	r3, [pc, #544]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	4a87      	ldr	r2, [pc, #540]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80064c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064c8:	61d3      	str	r3, [r2, #28]
 80064ca:	4b85      	ldr	r3, [pc, #532]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064d2:	60bb      	str	r3, [r7, #8]
 80064d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064d6:	2301      	movs	r3, #1
 80064d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064da:	4b82      	ldr	r3, [pc, #520]	; (80066e4 <HAL_RCC_OscConfig+0x4c8>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d118      	bne.n	8006518 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064e6:	4b7f      	ldr	r3, [pc, #508]	; (80066e4 <HAL_RCC_OscConfig+0x4c8>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a7e      	ldr	r2, [pc, #504]	; (80066e4 <HAL_RCC_OscConfig+0x4c8>)
 80064ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064f2:	f7fe fe61 	bl	80051b8 <HAL_GetTick>
 80064f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064f8:	e008      	b.n	800650c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064fa:	f7fe fe5d 	bl	80051b8 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	2b64      	cmp	r3, #100	; 0x64
 8006506:	d901      	bls.n	800650c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006508:	2303      	movs	r3, #3
 800650a:	e103      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800650c:	4b75      	ldr	r3, [pc, #468]	; (80066e4 <HAL_RCC_OscConfig+0x4c8>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0f0      	beq.n	80064fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d106      	bne.n	800652e <HAL_RCC_OscConfig+0x312>
 8006520:	4b6f      	ldr	r3, [pc, #444]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	4a6e      	ldr	r2, [pc, #440]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006526:	f043 0301 	orr.w	r3, r3, #1
 800652a:	6213      	str	r3, [r2, #32]
 800652c:	e02d      	b.n	800658a <HAL_RCC_OscConfig+0x36e>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d10c      	bne.n	8006550 <HAL_RCC_OscConfig+0x334>
 8006536:	4b6a      	ldr	r3, [pc, #424]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	4a69      	ldr	r2, [pc, #420]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800653c:	f023 0301 	bic.w	r3, r3, #1
 8006540:	6213      	str	r3, [r2, #32]
 8006542:	4b67      	ldr	r3, [pc, #412]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	4a66      	ldr	r2, [pc, #408]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006548:	f023 0304 	bic.w	r3, r3, #4
 800654c:	6213      	str	r3, [r2, #32]
 800654e:	e01c      	b.n	800658a <HAL_RCC_OscConfig+0x36e>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	2b05      	cmp	r3, #5
 8006556:	d10c      	bne.n	8006572 <HAL_RCC_OscConfig+0x356>
 8006558:	4b61      	ldr	r3, [pc, #388]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	4a60      	ldr	r2, [pc, #384]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800655e:	f043 0304 	orr.w	r3, r3, #4
 8006562:	6213      	str	r3, [r2, #32]
 8006564:	4b5e      	ldr	r3, [pc, #376]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	4a5d      	ldr	r2, [pc, #372]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800656a:	f043 0301 	orr.w	r3, r3, #1
 800656e:	6213      	str	r3, [r2, #32]
 8006570:	e00b      	b.n	800658a <HAL_RCC_OscConfig+0x36e>
 8006572:	4b5b      	ldr	r3, [pc, #364]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	4a5a      	ldr	r2, [pc, #360]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006578:	f023 0301 	bic.w	r3, r3, #1
 800657c:	6213      	str	r3, [r2, #32]
 800657e:	4b58      	ldr	r3, [pc, #352]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006580:	6a1b      	ldr	r3, [r3, #32]
 8006582:	4a57      	ldr	r2, [pc, #348]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006584:	f023 0304 	bic.w	r3, r3, #4
 8006588:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d015      	beq.n	80065be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006592:	f7fe fe11 	bl	80051b8 <HAL_GetTick>
 8006596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006598:	e00a      	b.n	80065b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800659a:	f7fe fe0d 	bl	80051b8 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d901      	bls.n	80065b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e0b1      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065b0:	4b4b      	ldr	r3, [pc, #300]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	f003 0302 	and.w	r3, r3, #2
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0ee      	beq.n	800659a <HAL_RCC_OscConfig+0x37e>
 80065bc:	e014      	b.n	80065e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065be:	f7fe fdfb 	bl	80051b8 <HAL_GetTick>
 80065c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065c4:	e00a      	b.n	80065dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065c6:	f7fe fdf7 	bl	80051b8 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d901      	bls.n	80065dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e09b      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065dc:	4b40      	ldr	r3, [pc, #256]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1ee      	bne.n	80065c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80065e8:	7dfb      	ldrb	r3, [r7, #23]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d105      	bne.n	80065fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065ee:	4b3c      	ldr	r3, [pc, #240]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	4a3b      	ldr	r2, [pc, #236]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80065f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 8087 	beq.w	8006712 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006604:	4b36      	ldr	r3, [pc, #216]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f003 030c 	and.w	r3, r3, #12
 800660c:	2b08      	cmp	r3, #8
 800660e:	d061      	beq.n	80066d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	2b02      	cmp	r3, #2
 8006616:	d146      	bne.n	80066a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006618:	4b33      	ldr	r3, [pc, #204]	; (80066e8 <HAL_RCC_OscConfig+0x4cc>)
 800661a:	2200      	movs	r2, #0
 800661c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800661e:	f7fe fdcb 	bl	80051b8 <HAL_GetTick>
 8006622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006624:	e008      	b.n	8006638 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006626:	f7fe fdc7 	bl	80051b8 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b02      	cmp	r3, #2
 8006632:	d901      	bls.n	8006638 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e06d      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006638:	4b29      	ldr	r3, [pc, #164]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1f0      	bne.n	8006626 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800664c:	d108      	bne.n	8006660 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800664e:	4b24      	ldr	r3, [pc, #144]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	4921      	ldr	r1, [pc, #132]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800665c:	4313      	orrs	r3, r2
 800665e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006660:	4b1f      	ldr	r3, [pc, #124]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a19      	ldr	r1, [r3, #32]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006670:	430b      	orrs	r3, r1
 8006672:	491b      	ldr	r1, [pc, #108]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 8006674:	4313      	orrs	r3, r2
 8006676:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006678:	4b1b      	ldr	r3, [pc, #108]	; (80066e8 <HAL_RCC_OscConfig+0x4cc>)
 800667a:	2201      	movs	r2, #1
 800667c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800667e:	f7fe fd9b 	bl	80051b8 <HAL_GetTick>
 8006682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006684:	e008      	b.n	8006698 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006686:	f7fe fd97 	bl	80051b8 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	2b02      	cmp	r3, #2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e03d      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006698:	4b11      	ldr	r3, [pc, #68]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d0f0      	beq.n	8006686 <HAL_RCC_OscConfig+0x46a>
 80066a4:	e035      	b.n	8006712 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066a6:	4b10      	ldr	r3, [pc, #64]	; (80066e8 <HAL_RCC_OscConfig+0x4cc>)
 80066a8:	2200      	movs	r2, #0
 80066aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ac:	f7fe fd84 	bl	80051b8 <HAL_GetTick>
 80066b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066b2:	e008      	b.n	80066c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066b4:	f7fe fd80 	bl	80051b8 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e026      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066c6:	4b06      	ldr	r3, [pc, #24]	; (80066e0 <HAL_RCC_OscConfig+0x4c4>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1f0      	bne.n	80066b4 <HAL_RCC_OscConfig+0x498>
 80066d2:	e01e      	b.n	8006712 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	69db      	ldr	r3, [r3, #28]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d107      	bne.n	80066ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e019      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
 80066e0:	40021000 	.word	0x40021000
 80066e4:	40007000 	.word	0x40007000
 80066e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80066ec:	4b0b      	ldr	r3, [pc, #44]	; (800671c <HAL_RCC_OscConfig+0x500>)
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d106      	bne.n	800670e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800670a:	429a      	cmp	r2, r3
 800670c:	d001      	beq.n	8006712 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e000      	b.n	8006714 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006712:	2300      	movs	r3, #0
}
 8006714:	4618      	mov	r0, r3
 8006716:	3718      	adds	r7, #24
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	40021000 	.word	0x40021000

08006720 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e0d0      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006734:	4b6a      	ldr	r3, [pc, #424]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0307 	and.w	r3, r3, #7
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	429a      	cmp	r2, r3
 8006740:	d910      	bls.n	8006764 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006742:	4b67      	ldr	r3, [pc, #412]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f023 0207 	bic.w	r2, r3, #7
 800674a:	4965      	ldr	r1, [pc, #404]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	4313      	orrs	r3, r2
 8006750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006752:	4b63      	ldr	r3, [pc, #396]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0307 	and.w	r3, r3, #7
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	429a      	cmp	r2, r3
 800675e:	d001      	beq.n	8006764 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e0b8      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0302 	and.w	r3, r3, #2
 800676c:	2b00      	cmp	r3, #0
 800676e:	d020      	beq.n	80067b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0304 	and.w	r3, r3, #4
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800677c:	4b59      	ldr	r3, [pc, #356]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	4a58      	ldr	r2, [pc, #352]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 8006782:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006786:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0308 	and.w	r3, r3, #8
 8006790:	2b00      	cmp	r3, #0
 8006792:	d005      	beq.n	80067a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006794:	4b53      	ldr	r3, [pc, #332]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	4a52      	ldr	r2, [pc, #328]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 800679a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800679e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067a0:	4b50      	ldr	r3, [pc, #320]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	494d      	ldr	r1, [pc, #308]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0301 	and.w	r3, r3, #1
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d040      	beq.n	8006840 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d107      	bne.n	80067d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067c6:	4b47      	ldr	r3, [pc, #284]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d115      	bne.n	80067fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e07f      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d107      	bne.n	80067ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067de:	4b41      	ldr	r3, [pc, #260]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d109      	bne.n	80067fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e073      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ee:	4b3d      	ldr	r3, [pc, #244]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e06b      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067fe:	4b39      	ldr	r3, [pc, #228]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f023 0203 	bic.w	r2, r3, #3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	4936      	ldr	r1, [pc, #216]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 800680c:	4313      	orrs	r3, r2
 800680e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006810:	f7fe fcd2 	bl	80051b8 <HAL_GetTick>
 8006814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006816:	e00a      	b.n	800682e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006818:	f7fe fcce 	bl	80051b8 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	f241 3288 	movw	r2, #5000	; 0x1388
 8006826:	4293      	cmp	r3, r2
 8006828:	d901      	bls.n	800682e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e053      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800682e:	4b2d      	ldr	r3, [pc, #180]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f003 020c 	and.w	r2, r3, #12
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	429a      	cmp	r2, r3
 800683e:	d1eb      	bne.n	8006818 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006840:	4b27      	ldr	r3, [pc, #156]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0307 	and.w	r3, r3, #7
 8006848:	683a      	ldr	r2, [r7, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d210      	bcs.n	8006870 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800684e:	4b24      	ldr	r3, [pc, #144]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f023 0207 	bic.w	r2, r3, #7
 8006856:	4922      	ldr	r1, [pc, #136]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	4313      	orrs	r3, r2
 800685c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800685e:	4b20      	ldr	r3, [pc, #128]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0307 	and.w	r3, r3, #7
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	429a      	cmp	r2, r3
 800686a:	d001      	beq.n	8006870 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e032      	b.n	80068d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d008      	beq.n	800688e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800687c:	4b19      	ldr	r3, [pc, #100]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	4916      	ldr	r1, [pc, #88]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 800688a:	4313      	orrs	r3, r2
 800688c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0308 	and.w	r3, r3, #8
 8006896:	2b00      	cmp	r3, #0
 8006898:	d009      	beq.n	80068ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800689a:	4b12      	ldr	r3, [pc, #72]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	00db      	lsls	r3, r3, #3
 80068a8:	490e      	ldr	r1, [pc, #56]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068ae:	f000 f821 	bl	80068f4 <HAL_RCC_GetSysClockFreq>
 80068b2:	4602      	mov	r2, r0
 80068b4:	4b0b      	ldr	r3, [pc, #44]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	091b      	lsrs	r3, r3, #4
 80068ba:	f003 030f 	and.w	r3, r3, #15
 80068be:	490a      	ldr	r1, [pc, #40]	; (80068e8 <HAL_RCC_ClockConfig+0x1c8>)
 80068c0:	5ccb      	ldrb	r3, [r1, r3]
 80068c2:	fa22 f303 	lsr.w	r3, r2, r3
 80068c6:	4a09      	ldr	r2, [pc, #36]	; (80068ec <HAL_RCC_ClockConfig+0x1cc>)
 80068c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80068ca:	4b09      	ldr	r3, [pc, #36]	; (80068f0 <HAL_RCC_ClockConfig+0x1d0>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fe f986 	bl	8004be0 <HAL_InitTick>

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	40022000 	.word	0x40022000
 80068e4:	40021000 	.word	0x40021000
 80068e8:	08011b74 	.word	0x08011b74
 80068ec:	20000008 	.word	0x20000008
 80068f0:	2000000c 	.word	0x2000000c

080068f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b087      	sub	sp, #28
 80068f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80068fa:	2300      	movs	r3, #0
 80068fc:	60fb      	str	r3, [r7, #12]
 80068fe:	2300      	movs	r3, #0
 8006900:	60bb      	str	r3, [r7, #8]
 8006902:	2300      	movs	r3, #0
 8006904:	617b      	str	r3, [r7, #20]
 8006906:	2300      	movs	r3, #0
 8006908:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800690a:	2300      	movs	r3, #0
 800690c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800690e:	4b1e      	ldr	r3, [pc, #120]	; (8006988 <HAL_RCC_GetSysClockFreq+0x94>)
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f003 030c 	and.w	r3, r3, #12
 800691a:	2b04      	cmp	r3, #4
 800691c:	d002      	beq.n	8006924 <HAL_RCC_GetSysClockFreq+0x30>
 800691e:	2b08      	cmp	r3, #8
 8006920:	d003      	beq.n	800692a <HAL_RCC_GetSysClockFreq+0x36>
 8006922:	e027      	b.n	8006974 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006924:	4b19      	ldr	r3, [pc, #100]	; (800698c <HAL_RCC_GetSysClockFreq+0x98>)
 8006926:	613b      	str	r3, [r7, #16]
      break;
 8006928:	e027      	b.n	800697a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	0c9b      	lsrs	r3, r3, #18
 800692e:	f003 030f 	and.w	r3, r3, #15
 8006932:	4a17      	ldr	r2, [pc, #92]	; (8006990 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006934:	5cd3      	ldrb	r3, [r2, r3]
 8006936:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d010      	beq.n	8006964 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006942:	4b11      	ldr	r3, [pc, #68]	; (8006988 <HAL_RCC_GetSysClockFreq+0x94>)
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	0c5b      	lsrs	r3, r3, #17
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	4a11      	ldr	r2, [pc, #68]	; (8006994 <HAL_RCC_GetSysClockFreq+0xa0>)
 800694e:	5cd3      	ldrb	r3, [r2, r3]
 8006950:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a0d      	ldr	r2, [pc, #52]	; (800698c <HAL_RCC_GetSysClockFreq+0x98>)
 8006956:	fb03 f202 	mul.w	r2, r3, r2
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	e004      	b.n	800696e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a0c      	ldr	r2, [pc, #48]	; (8006998 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006968:	fb02 f303 	mul.w	r3, r2, r3
 800696c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	613b      	str	r3, [r7, #16]
      break;
 8006972:	e002      	b.n	800697a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006974:	4b05      	ldr	r3, [pc, #20]	; (800698c <HAL_RCC_GetSysClockFreq+0x98>)
 8006976:	613b      	str	r3, [r7, #16]
      break;
 8006978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800697a:	693b      	ldr	r3, [r7, #16]
}
 800697c:	4618      	mov	r0, r3
 800697e:	371c      	adds	r7, #28
 8006980:	46bd      	mov	sp, r7
 8006982:	bc80      	pop	{r7}
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	40021000 	.word	0x40021000
 800698c:	007a1200 	.word	0x007a1200
 8006990:	08011b8c 	.word	0x08011b8c
 8006994:	08011b9c 	.word	0x08011b9c
 8006998:	003d0900 	.word	0x003d0900

0800699c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069a0:	4b02      	ldr	r3, [pc, #8]	; (80069ac <HAL_RCC_GetHCLKFreq+0x10>)
 80069a2:	681b      	ldr	r3, [r3, #0]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bc80      	pop	{r7}
 80069aa:	4770      	bx	lr
 80069ac:	20000008 	.word	0x20000008

080069b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069b4:	f7ff fff2 	bl	800699c <HAL_RCC_GetHCLKFreq>
 80069b8:	4602      	mov	r2, r0
 80069ba:	4b05      	ldr	r3, [pc, #20]	; (80069d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	0a1b      	lsrs	r3, r3, #8
 80069c0:	f003 0307 	and.w	r3, r3, #7
 80069c4:	4903      	ldr	r1, [pc, #12]	; (80069d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069c6:	5ccb      	ldrb	r3, [r1, r3]
 80069c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	40021000 	.word	0x40021000
 80069d4:	08011b84 	.word	0x08011b84

080069d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069dc:	f7ff ffde 	bl	800699c <HAL_RCC_GetHCLKFreq>
 80069e0:	4602      	mov	r2, r0
 80069e2:	4b05      	ldr	r3, [pc, #20]	; (80069f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	0adb      	lsrs	r3, r3, #11
 80069e8:	f003 0307 	and.w	r3, r3, #7
 80069ec:	4903      	ldr	r1, [pc, #12]	; (80069fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80069ee:	5ccb      	ldrb	r3, [r1, r3]
 80069f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	40021000 	.word	0x40021000
 80069fc:	08011b84 	.word	0x08011b84

08006a00 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	220f      	movs	r2, #15
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006a10:	4b11      	ldr	r3, [pc, #68]	; (8006a58 <HAL_RCC_GetClockConfig+0x58>)
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	f003 0203 	and.w	r2, r3, #3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006a1c:	4b0e      	ldr	r3, [pc, #56]	; (8006a58 <HAL_RCC_GetClockConfig+0x58>)
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006a28:	4b0b      	ldr	r3, [pc, #44]	; (8006a58 <HAL_RCC_GetClockConfig+0x58>)
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006a34:	4b08      	ldr	r3, [pc, #32]	; (8006a58 <HAL_RCC_GetClockConfig+0x58>)
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	08db      	lsrs	r3, r3, #3
 8006a3a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a42:	4b06      	ldr	r3, [pc, #24]	; (8006a5c <HAL_RCC_GetClockConfig+0x5c>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0207 	and.w	r2, r3, #7
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006a4e:	bf00      	nop
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr
 8006a58:	40021000 	.word	0x40021000
 8006a5c:	40022000 	.word	0x40022000

08006a60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a68:	4b0a      	ldr	r3, [pc, #40]	; (8006a94 <RCC_Delay+0x34>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a0a      	ldr	r2, [pc, #40]	; (8006a98 <RCC_Delay+0x38>)
 8006a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a72:	0a5b      	lsrs	r3, r3, #9
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	fb02 f303 	mul.w	r3, r2, r3
 8006a7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006a7c:	bf00      	nop
  }
  while (Delay --);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	1e5a      	subs	r2, r3, #1
 8006a82:	60fa      	str	r2, [r7, #12]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1f9      	bne.n	8006a7c <RCC_Delay+0x1c>
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	3714      	adds	r7, #20
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bc80      	pop	{r7}
 8006a92:	4770      	bx	lr
 8006a94:	20000008 	.word	0x20000008
 8006a98:	10624dd3 	.word	0x10624dd3

08006a9c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	613b      	str	r3, [r7, #16]
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d07d      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006abc:	4b4f      	ldr	r3, [pc, #316]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006abe:	69db      	ldr	r3, [r3, #28]
 8006ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10d      	bne.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ac8:	4b4c      	ldr	r3, [pc, #304]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	4a4b      	ldr	r2, [pc, #300]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ad2:	61d3      	str	r3, [r2, #28]
 8006ad4:	4b49      	ldr	r3, [pc, #292]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006adc:	60bb      	str	r3, [r7, #8]
 8006ade:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ae4:	4b46      	ldr	r3, [pc, #280]	; (8006c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d118      	bne.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006af0:	4b43      	ldr	r3, [pc, #268]	; (8006c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a42      	ldr	r2, [pc, #264]	; (8006c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006af6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006afa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006afc:	f7fe fb5c 	bl	80051b8 <HAL_GetTick>
 8006b00:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b02:	e008      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b04:	f7fe fb58 	bl	80051b8 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	2b64      	cmp	r3, #100	; 0x64
 8006b10:	d901      	bls.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e06d      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b16:	4b3a      	ldr	r3, [pc, #232]	; (8006c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d0f0      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b22:	4b36      	ldr	r3, [pc, #216]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d02e      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d027      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b40:	4b2e      	ldr	r3, [pc, #184]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b4a:	4b2e      	ldr	r3, [pc, #184]	; (8006c04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b50:	4b2c      	ldr	r3, [pc, #176]	; (8006c04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006b56:	4a29      	ldr	r2, [pc, #164]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f003 0301 	and.w	r3, r3, #1
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d014      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b66:	f7fe fb27 	bl	80051b8 <HAL_GetTick>
 8006b6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b6c:	e00a      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b6e:	f7fe fb23 	bl	80051b8 <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d901      	bls.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006b80:	2303      	movs	r3, #3
 8006b82:	e036      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b84:	4b1d      	ldr	r3, [pc, #116]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b86:	6a1b      	ldr	r3, [r3, #32]
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d0ee      	beq.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b90:	4b1a      	ldr	r3, [pc, #104]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b92:	6a1b      	ldr	r3, [r3, #32]
 8006b94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	4917      	ldr	r1, [pc, #92]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006ba2:	7dfb      	ldrb	r3, [r7, #23]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d105      	bne.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ba8:	4b14      	ldr	r3, [pc, #80]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006baa:	69db      	ldr	r3, [r3, #28]
 8006bac:	4a13      	ldr	r2, [pc, #76]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bb2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0302 	and.w	r3, r3, #2
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d008      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006bc0:	4b0e      	ldr	r3, [pc, #56]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	490b      	ldr	r1, [pc, #44]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 0310 	and.w	r3, r3, #16
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d008      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006bde:	4b07      	ldr	r3, [pc, #28]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	4904      	ldr	r1, [pc, #16]	; (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3718      	adds	r7, #24
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	40021000 	.word	0x40021000
 8006c00:	40007000 	.word	0x40007000
 8006c04:	42420440 	.word	0x42420440

08006c08 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b088      	sub	sp, #32
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006c10:	2300      	movs	r3, #0
 8006c12:	617b      	str	r3, [r7, #20]
 8006c14:	2300      	movs	r3, #0
 8006c16:	61fb      	str	r3, [r7, #28]
 8006c18:	2300      	movs	r3, #0
 8006c1a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	2300      	movs	r3, #0
 8006c22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	2b0f      	cmp	r3, #15
 8006c2a:	f200 80af 	bhi.w	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8006c2e:	a201      	add	r2, pc, #4	; (adr r2, 8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8006c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c34:	08006d0b 	.word	0x08006d0b
 8006c38:	08006d71 	.word	0x08006d71
 8006c3c:	08006d8d 	.word	0x08006d8d
 8006c40:	08006cfb 	.word	0x08006cfb
 8006c44:	08006d8d 	.word	0x08006d8d
 8006c48:	08006d8d 	.word	0x08006d8d
 8006c4c:	08006d8d 	.word	0x08006d8d
 8006c50:	08006d03 	.word	0x08006d03
 8006c54:	08006d8d 	.word	0x08006d8d
 8006c58:	08006d8d 	.word	0x08006d8d
 8006c5c:	08006d8d 	.word	0x08006d8d
 8006c60:	08006d8d 	.word	0x08006d8d
 8006c64:	08006d8d 	.word	0x08006d8d
 8006c68:	08006d8d 	.word	0x08006d8d
 8006c6c:	08006d8d 	.word	0x08006d8d
 8006c70:	08006c75 	.word	0x08006c75
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006c74:	4b4a      	ldr	r3, [pc, #296]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006c7a:	4b49      	ldr	r3, [pc, #292]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	f000 8084 	beq.w	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	0c9b      	lsrs	r3, r3, #18
 8006c8c:	f003 030f 	and.w	r3, r3, #15
 8006c90:	4a44      	ldr	r2, [pc, #272]	; (8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8006c92:	5cd3      	ldrb	r3, [r2, r3]
 8006c94:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d015      	beq.n	8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006ca0:	4b3f      	ldr	r3, [pc, #252]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	0c5b      	lsrs	r3, r3, #17
 8006ca6:	f003 0301 	and.w	r3, r3, #1
 8006caa:	4a3f      	ldr	r2, [pc, #252]	; (8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8006cac:	5cd3      	ldrb	r3, [r2, r3]
 8006cae:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00d      	beq.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006cba:	4a3c      	ldr	r2, [pc, #240]	; (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	fbb2 f2f3 	udiv	r2, r2, r3
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	fb02 f303 	mul.w	r3, r2, r3
 8006cc8:	61fb      	str	r3, [r7, #28]
 8006cca:	e004      	b.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	4a38      	ldr	r2, [pc, #224]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8006cd0:	fb02 f303 	mul.w	r3, r2, r3
 8006cd4:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006cd6:	4b32      	ldr	r3, [pc, #200]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ce2:	d102      	bne.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006ce8:	e052      	b.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	005b      	lsls	r3, r3, #1
 8006cee:	4a31      	ldr	r2, [pc, #196]	; (8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8006cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf4:	085b      	lsrs	r3, r3, #1
 8006cf6:	61bb      	str	r3, [r7, #24]
      break;
 8006cf8:	e04a      	b.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006cfa:	f7ff fdfb 	bl	80068f4 <HAL_RCC_GetSysClockFreq>
 8006cfe:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006d00:	e049      	b.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006d02:	f7ff fdf7 	bl	80068f4 <HAL_RCC_GetSysClockFreq>
 8006d06:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006d08:	e045      	b.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8006d0a:	4b25      	ldr	r3, [pc, #148]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d1a:	d108      	bne.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d003      	beq.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8006d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d2a:	61bb      	str	r3, [r7, #24]
 8006d2c:	e01f      	b.n	8006d6e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d38:	d109      	bne.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006d3a:	4b19      	ldr	r3, [pc, #100]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d003      	beq.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8006d46:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006d4a:	61bb      	str	r3, [r7, #24]
 8006d4c:	e00f      	b.n	8006d6e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d58:	d11c      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8006d5a:	4b11      	ldr	r3, [pc, #68]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d016      	beq.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8006d66:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006d6a:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8006d6c:	e012      	b.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8006d6e:	e011      	b.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006d70:	f7ff fe32 	bl	80069d8 <HAL_RCC_GetPCLK2Freq>
 8006d74:	4602      	mov	r2, r0
 8006d76:	4b0a      	ldr	r3, [pc, #40]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	0b9b      	lsrs	r3, r3, #14
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	3301      	adds	r3, #1
 8006d82:	005b      	lsls	r3, r3, #1
 8006d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d88:	61bb      	str	r3, [r7, #24]
      break;
 8006d8a:	e004      	b.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8006d8c:	bf00      	nop
 8006d8e:	e002      	b.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8006d90:	bf00      	nop
 8006d92:	e000      	b.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8006d94:	bf00      	nop
    }
  }
  return (frequency);
 8006d96:	69bb      	ldr	r3, [r7, #24]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3720      	adds	r7, #32
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	40021000 	.word	0x40021000
 8006da4:	08011ba0 	.word	0x08011ba0
 8006da8:	08011bb0 	.word	0x08011bb0
 8006dac:	007a1200 	.word	0x007a1200
 8006db0:	003d0900 	.word	0x003d0900
 8006db4:	aaaaaaab 	.word	0xaaaaaaab

08006db8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d101      	bne.n	8006dce <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e07a      	b.n	8006ec4 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	7c5b      	ldrb	r3, [r3, #17]
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d105      	bne.n	8006de4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7fd fc60 	bl	80046a4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2202      	movs	r2, #2
 8006de8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f89a 	bl	8006f24 <HAL_RTC_WaitForSynchro>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d004      	beq.n	8006e00 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2204      	movs	r2, #4
 8006dfa:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e061      	b.n	8006ec4 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 f8bc 	bl	8006f7e <RTC_EnterInitMode>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d004      	beq.n	8006e16 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2204      	movs	r2, #4
 8006e10:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e056      	b.n	8006ec4 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	685a      	ldr	r2, [r3, #4]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0207 	bic.w	r2, r2, #7
 8006e24:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d005      	beq.n	8006e3a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8006e2e:	4b27      	ldr	r3, [pc, #156]	; (8006ecc <HAL_RTC_Init+0x114>)
 8006e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e32:	4a26      	ldr	r2, [pc, #152]	; (8006ecc <HAL_RTC_Init+0x114>)
 8006e34:	f023 0301 	bic.w	r3, r3, #1
 8006e38:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006e3a:	4b24      	ldr	r3, [pc, #144]	; (8006ecc <HAL_RTC_Init+0x114>)
 8006e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e3e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	4921      	ldr	r1, [pc, #132]	; (8006ecc <HAL_RTC_Init+0x114>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e54:	d003      	beq.n	8006e5e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	60fb      	str	r3, [r7, #12]
 8006e5c:	e00e      	b.n	8006e7c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8006e5e:	2001      	movs	r0, #1
 8006e60:	f7ff fed2 	bl	8006c08 <HAL_RCCEx_GetPeriphCLKFreq>
 8006e64:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d104      	bne.n	8006e76 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2204      	movs	r2, #4
 8006e70:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e026      	b.n	8006ec4 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	0c1a      	lsrs	r2, r3, #16
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f002 020f 	and.w	r2, r2, #15
 8006e88:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	b292      	uxth	r2, r2
 8006e92:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 f89a 	bl	8006fce <RTC_ExitInitMode>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d004      	beq.n	8006eaa <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2204      	movs	r2, #4
 8006ea4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e00c      	b.n	8006ec4 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
  }
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40006c00 	.word	0x40006c00

08006ed0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b082      	sub	sp, #8
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0302 	and.w	r3, r3, #2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d011      	beq.n	8006f0a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f003 0302 	and.w	r3, r3, #2
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00a      	beq.n	8006f0a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f7fd fd9f 	bl	8004a38 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	685a      	ldr	r2, [r3, #4]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0202 	bic.w	r2, r2, #2
 8006f08:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006f0a:	4b05      	ldr	r3, [pc, #20]	; (8006f20 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006f0c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f10:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2201      	movs	r2, #1
 8006f16:	745a      	strb	r2, [r3, #17]
}
 8006f18:	bf00      	nop
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	40010400 	.word	0x40010400

08006f24 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e01d      	b.n	8006f76 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	685a      	ldr	r2, [r3, #4]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f022 0208 	bic.w	r2, r2, #8
 8006f48:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006f4a:	f7fe f935 	bl	80051b8 <HAL_GetTick>
 8006f4e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006f50:	e009      	b.n	8006f66 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006f52:	f7fe f931 	bl	80051b8 <HAL_GetTick>
 8006f56:	4602      	mov	r2, r0
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	1ad3      	subs	r3, r2, r3
 8006f5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f60:	d901      	bls.n	8006f66 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e007      	b.n	8006f76 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	f003 0308 	and.w	r3, r3, #8
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d0ee      	beq.n	8006f52 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f7e:	b580      	push	{r7, lr}
 8006f80:	b084      	sub	sp, #16
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006f8a:	f7fe f915 	bl	80051b8 <HAL_GetTick>
 8006f8e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006f90:	e009      	b.n	8006fa6 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006f92:	f7fe f911 	bl	80051b8 <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fa0:	d901      	bls.n	8006fa6 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e00f      	b.n	8006fc6 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f003 0320 	and.w	r3, r3, #32
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d0ee      	beq.n	8006f92 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f042 0210 	orr.w	r2, r2, #16
 8006fc2:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b084      	sub	sp, #16
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	685a      	ldr	r2, [r3, #4]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f022 0210 	bic.w	r2, r2, #16
 8006fe8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006fea:	f7fe f8e5 	bl	80051b8 <HAL_GetTick>
 8006fee:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006ff0:	e009      	b.n	8007006 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006ff2:	f7fe f8e1 	bl	80051b8 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007000:	d901      	bls.n	8007006 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e007      	b.n	8007016 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f003 0320 	and.w	r3, r3, #32
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0ee      	beq.n	8006ff2 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b082      	sub	sp, #8
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0301 	and.w	r3, r3, #1
 8007030:	2b00      	cmp	r3, #0
 8007032:	d027      	beq.n	8007084 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d020      	beq.n	8007084 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	f003 0304 	and.w	r3, r3, #4
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00b      	beq.n	8007068 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f81b 	bl	800708c <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f06f 0204 	mvn.w	r2, #4
 800705e:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2204      	movs	r2, #4
 8007064:	745a      	strb	r2, [r3, #17]
 8007066:	e005      	b.n	8007074 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f7fd fcb3 	bl	80049d4 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0201 	bic.w	r2, r2, #1
 8007082:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007084:	bf00      	nop
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	bc80      	pop	{r7}
 800709c:	4770      	bx	lr

0800709e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b082      	sub	sp, #8
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d101      	bne.n	80070b0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e076      	b.n	800719e <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d108      	bne.n	80070ca <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070c0:	d009      	beq.n	80070d6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	61da      	str	r2, [r3, #28]
 80070c8:	e005      	b.n	80070d6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d106      	bne.n	80070f6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f7fd fcf1 	bl	8004ad8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2202      	movs	r2, #2
 80070fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800710c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800711e:	431a      	orrs	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007128:	431a      	orrs	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	f003 0302 	and.w	r3, r3, #2
 8007132:	431a      	orrs	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	695b      	ldr	r3, [r3, #20]
 8007138:	f003 0301 	and.w	r3, r3, #1
 800713c:	431a      	orrs	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007146:	431a      	orrs	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007150:	431a      	orrs	r2, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800715a:	ea42 0103 	orr.w	r1, r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007162:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	0c1a      	lsrs	r2, r3, #16
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f002 0204 	and.w	r2, r2, #4
 800717c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69da      	ldr	r2, [r3, #28]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800718c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b084      	sub	sp, #16
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	60f8      	str	r0, [r7, #12]
 80071ae:	60b9      	str	r1, [r7, #8]
 80071b0:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d004      	beq.n	80071c2 <HAL_SRAM_Init+0x1c>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071c0:	d101      	bne.n	80071c6 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e038      	b.n	8007238 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d106      	bne.n	80071e0 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f7fd f87a 	bl	80042d4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	3308      	adds	r3, #8
 80071e8:	4619      	mov	r1, r3
 80071ea:	4610      	mov	r0, r2
 80071ec:	f001 fad6 	bl	800879c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6818      	ldr	r0, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	461a      	mov	r2, r3
 80071fa:	68b9      	ldr	r1, [r7, #8]
 80071fc:	f001 fb38 	bl	8008870 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6858      	ldr	r0, [r3, #4]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	689a      	ldr	r2, [r3, #8]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800720c:	6879      	ldr	r1, [r7, #4]
 800720e:	f001 fb63 	bl	80088d8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	6892      	ldr	r2, [r2, #8]
 800721a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	6892      	ldr	r2, [r2, #8]
 8007226:	f041 0101 	orr.w	r1, r1, #1
 800722a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e041      	b.n	80072d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007258:	b2db      	uxtb	r3, r3
 800725a:	2b00      	cmp	r3, #0
 800725c:	d106      	bne.n	800726c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f7fd fe9e 	bl	8004fa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2202      	movs	r2, #2
 8007270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	3304      	adds	r3, #4
 800727c:	4619      	mov	r1, r3
 800727e:	4610      	mov	r0, r2
 8007280:	f000 fada 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3708      	adds	r7, #8
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
	...

080072e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d001      	beq.n	80072f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e03c      	b.n	8007372 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2202      	movs	r2, #2
 80072fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a1d      	ldr	r2, [pc, #116]	; (800737c <HAL_TIM_Base_Start+0x9c>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d018      	beq.n	800733c <HAL_TIM_Base_Start+0x5c>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a1c      	ldr	r2, [pc, #112]	; (8007380 <HAL_TIM_Base_Start+0xa0>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d013      	beq.n	800733c <HAL_TIM_Base_Start+0x5c>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800731c:	d00e      	beq.n	800733c <HAL_TIM_Base_Start+0x5c>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a18      	ldr	r2, [pc, #96]	; (8007384 <HAL_TIM_Base_Start+0xa4>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d009      	beq.n	800733c <HAL_TIM_Base_Start+0x5c>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a16      	ldr	r2, [pc, #88]	; (8007388 <HAL_TIM_Base_Start+0xa8>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d004      	beq.n	800733c <HAL_TIM_Base_Start+0x5c>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a15      	ldr	r2, [pc, #84]	; (800738c <HAL_TIM_Base_Start+0xac>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d111      	bne.n	8007360 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	f003 0307 	and.w	r3, r3, #7
 8007346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2b06      	cmp	r3, #6
 800734c:	d010      	beq.n	8007370 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f042 0201 	orr.w	r2, r2, #1
 800735c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735e:	e007      	b.n	8007370 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0201 	orr.w	r2, r2, #1
 800736e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	bc80      	pop	{r7}
 800737a:	4770      	bx	lr
 800737c:	40012c00 	.word	0x40012c00
 8007380:	40013400 	.word	0x40013400
 8007384:	40000400 	.word	0x40000400
 8007388:	40000800 	.word	0x40000800
 800738c:	40000c00 	.word	0x40000c00

08007390 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007390:	b480      	push	{r7}
 8007392:	b085      	sub	sp, #20
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d001      	beq.n	80073a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e044      	b.n	8007432 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68da      	ldr	r2, [r3, #12]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f042 0201 	orr.w	r2, r2, #1
 80073be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a1d      	ldr	r2, [pc, #116]	; (800743c <HAL_TIM_Base_Start_IT+0xac>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d018      	beq.n	80073fc <HAL_TIM_Base_Start_IT+0x6c>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a1c      	ldr	r2, [pc, #112]	; (8007440 <HAL_TIM_Base_Start_IT+0xb0>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d013      	beq.n	80073fc <HAL_TIM_Base_Start_IT+0x6c>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073dc:	d00e      	beq.n	80073fc <HAL_TIM_Base_Start_IT+0x6c>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a18      	ldr	r2, [pc, #96]	; (8007444 <HAL_TIM_Base_Start_IT+0xb4>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d009      	beq.n	80073fc <HAL_TIM_Base_Start_IT+0x6c>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a16      	ldr	r2, [pc, #88]	; (8007448 <HAL_TIM_Base_Start_IT+0xb8>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d004      	beq.n	80073fc <HAL_TIM_Base_Start_IT+0x6c>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a15      	ldr	r2, [pc, #84]	; (800744c <HAL_TIM_Base_Start_IT+0xbc>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d111      	bne.n	8007420 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f003 0307 	and.w	r3, r3, #7
 8007406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2b06      	cmp	r3, #6
 800740c:	d010      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f042 0201 	orr.w	r2, r2, #1
 800741c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800741e:	e007      	b.n	8007430 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f042 0201 	orr.w	r2, r2, #1
 800742e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3714      	adds	r7, #20
 8007436:	46bd      	mov	sp, r7
 8007438:	bc80      	pop	{r7}
 800743a:	4770      	bx	lr
 800743c:	40012c00 	.word	0x40012c00
 8007440:	40013400 	.word	0x40013400
 8007444:	40000400 	.word	0x40000400
 8007448:	40000800 	.word	0x40000800
 800744c:	40000c00 	.word	0x40000c00

08007450 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b02      	cmp	r3, #2
 8007464:	d122      	bne.n	80074ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b02      	cmp	r3, #2
 8007472:	d11b      	bne.n	80074ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f06f 0202 	mvn.w	r2, #2
 800747c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	f003 0303 	and.w	r3, r3, #3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f9b4 	bl	8007800 <HAL_TIM_IC_CaptureCallback>
 8007498:	e005      	b.n	80074a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f9a7 	bl	80077ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 f9b6 	bl	8007812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	f003 0304 	and.w	r3, r3, #4
 80074b6:	2b04      	cmp	r3, #4
 80074b8:	d122      	bne.n	8007500 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	f003 0304 	and.w	r3, r3, #4
 80074c4:	2b04      	cmp	r3, #4
 80074c6:	d11b      	bne.n	8007500 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f06f 0204 	mvn.w	r2, #4
 80074d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2202      	movs	r2, #2
 80074d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f98a 	bl	8007800 <HAL_TIM_IC_CaptureCallback>
 80074ec:	e005      	b.n	80074fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f97d 	bl	80077ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f98c 	bl	8007812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	f003 0308 	and.w	r3, r3, #8
 800750a:	2b08      	cmp	r3, #8
 800750c:	d122      	bne.n	8007554 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	f003 0308 	and.w	r3, r3, #8
 8007518:	2b08      	cmp	r3, #8
 800751a:	d11b      	bne.n	8007554 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f06f 0208 	mvn.w	r2, #8
 8007524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2204      	movs	r2, #4
 800752a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	f003 0303 	and.w	r3, r3, #3
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f960 	bl	8007800 <HAL_TIM_IC_CaptureCallback>
 8007540:	e005      	b.n	800754e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f953 	bl	80077ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 f962 	bl	8007812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	f003 0310 	and.w	r3, r3, #16
 800755e:	2b10      	cmp	r3, #16
 8007560:	d122      	bne.n	80075a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f003 0310 	and.w	r3, r3, #16
 800756c:	2b10      	cmp	r3, #16
 800756e:	d11b      	bne.n	80075a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f06f 0210 	mvn.w	r2, #16
 8007578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2208      	movs	r2, #8
 800757e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	69db      	ldr	r3, [r3, #28]
 8007586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800758a:	2b00      	cmp	r3, #0
 800758c:	d003      	beq.n	8007596 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f936 	bl	8007800 <HAL_TIM_IC_CaptureCallback>
 8007594:	e005      	b.n	80075a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 f929 	bl	80077ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 f938 	bl	8007812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d10e      	bne.n	80075d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d107      	bne.n	80075d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f06f 0201 	mvn.w	r2, #1
 80075cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7fd f834 	bl	800463c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075de:	2b80      	cmp	r3, #128	; 0x80
 80075e0:	d10e      	bne.n	8007600 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ec:	2b80      	cmp	r3, #128	; 0x80
 80075ee:	d107      	bne.n	8007600 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 faa1 	bl	8007b42 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800760a:	2b40      	cmp	r3, #64	; 0x40
 800760c:	d10e      	bne.n	800762c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007618:	2b40      	cmp	r3, #64	; 0x40
 800761a:	d107      	bne.n	800762c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f8fc 	bl	8007824 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	f003 0320 	and.w	r3, r3, #32
 8007636:	2b20      	cmp	r3, #32
 8007638:	d10e      	bne.n	8007658 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	f003 0320 	and.w	r3, r3, #32
 8007644:	2b20      	cmp	r3, #32
 8007646:	d107      	bne.n	8007658 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f06f 0220 	mvn.w	r2, #32
 8007650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fa6c 	bl	8007b30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007658:	bf00      	nop
 800765a:	3708      	adds	r7, #8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007674:	2b01      	cmp	r3, #1
 8007676:	d101      	bne.n	800767c <HAL_TIM_ConfigClockSource+0x1c>
 8007678:	2302      	movs	r3, #2
 800767a:	e0b4      	b.n	80077e6 <HAL_TIM_ConfigClockSource+0x186>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800769a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076b4:	d03e      	beq.n	8007734 <HAL_TIM_ConfigClockSource+0xd4>
 80076b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ba:	f200 8087 	bhi.w	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076c2:	f000 8086 	beq.w	80077d2 <HAL_TIM_ConfigClockSource+0x172>
 80076c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ca:	d87f      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076cc:	2b70      	cmp	r3, #112	; 0x70
 80076ce:	d01a      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0xa6>
 80076d0:	2b70      	cmp	r3, #112	; 0x70
 80076d2:	d87b      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076d4:	2b60      	cmp	r3, #96	; 0x60
 80076d6:	d050      	beq.n	800777a <HAL_TIM_ConfigClockSource+0x11a>
 80076d8:	2b60      	cmp	r3, #96	; 0x60
 80076da:	d877      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076dc:	2b50      	cmp	r3, #80	; 0x50
 80076de:	d03c      	beq.n	800775a <HAL_TIM_ConfigClockSource+0xfa>
 80076e0:	2b50      	cmp	r3, #80	; 0x50
 80076e2:	d873      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076e4:	2b40      	cmp	r3, #64	; 0x40
 80076e6:	d058      	beq.n	800779a <HAL_TIM_ConfigClockSource+0x13a>
 80076e8:	2b40      	cmp	r3, #64	; 0x40
 80076ea:	d86f      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076ec:	2b30      	cmp	r3, #48	; 0x30
 80076ee:	d064      	beq.n	80077ba <HAL_TIM_ConfigClockSource+0x15a>
 80076f0:	2b30      	cmp	r3, #48	; 0x30
 80076f2:	d86b      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076f4:	2b20      	cmp	r3, #32
 80076f6:	d060      	beq.n	80077ba <HAL_TIM_ConfigClockSource+0x15a>
 80076f8:	2b20      	cmp	r3, #32
 80076fa:	d867      	bhi.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d05c      	beq.n	80077ba <HAL_TIM_ConfigClockSource+0x15a>
 8007700:	2b10      	cmp	r3, #16
 8007702:	d05a      	beq.n	80077ba <HAL_TIM_ConfigClockSource+0x15a>
 8007704:	e062      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6818      	ldr	r0, [r3, #0]
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	6899      	ldr	r1, [r3, #8]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	f000 f980 	bl	8007a1a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007728:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68ba      	ldr	r2, [r7, #8]
 8007730:	609a      	str	r2, [r3, #8]
      break;
 8007732:	e04f      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6818      	ldr	r0, [r3, #0]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	6899      	ldr	r1, [r3, #8]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	685a      	ldr	r2, [r3, #4]
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	f000 f969 	bl	8007a1a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	689a      	ldr	r2, [r3, #8]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007756:	609a      	str	r2, [r3, #8]
      break;
 8007758:	e03c      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6818      	ldr	r0, [r3, #0]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	6859      	ldr	r1, [r3, #4]
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	461a      	mov	r2, r3
 8007768:	f000 f8e0 	bl	800792c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2150      	movs	r1, #80	; 0x50
 8007772:	4618      	mov	r0, r3
 8007774:	f000 f937 	bl	80079e6 <TIM_ITRx_SetConfig>
      break;
 8007778:	e02c      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6818      	ldr	r0, [r3, #0]
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	6859      	ldr	r1, [r3, #4]
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	461a      	mov	r2, r3
 8007788:	f000 f8fe 	bl	8007988 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2160      	movs	r1, #96	; 0x60
 8007792:	4618      	mov	r0, r3
 8007794:	f000 f927 	bl	80079e6 <TIM_ITRx_SetConfig>
      break;
 8007798:	e01c      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6818      	ldr	r0, [r3, #0]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	6859      	ldr	r1, [r3, #4]
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	461a      	mov	r2, r3
 80077a8:	f000 f8c0 	bl	800792c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2140      	movs	r1, #64	; 0x40
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 f917 	bl	80079e6 <TIM_ITRx_SetConfig>
      break;
 80077b8:	e00c      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4619      	mov	r1, r3
 80077c4:	4610      	mov	r0, r2
 80077c6:	f000 f90e 	bl	80079e6 <TIM_ITRx_SetConfig>
      break;
 80077ca:	e003      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	73fb      	strb	r3, [r7, #15]
      break;
 80077d0:	e000      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077ee:	b480      	push	{r7}
 80077f0:	b083      	sub	sp, #12
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077f6:	bf00      	nop
 80077f8:	370c      	adds	r7, #12
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bc80      	pop	{r7}
 80077fe:	4770      	bx	lr

08007800 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	bc80      	pop	{r7}
 8007810:	4770      	bx	lr

08007812 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007812:	b480      	push	{r7}
 8007814:	b083      	sub	sp, #12
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800781a:	bf00      	nop
 800781c:	370c      	adds	r7, #12
 800781e:	46bd      	mov	sp, r7
 8007820:	bc80      	pop	{r7}
 8007822:	4770      	bx	lr

08007824 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	bc80      	pop	{r7}
 8007834:	4770      	bx	lr
	...

08007838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a33      	ldr	r2, [pc, #204]	; (8007918 <TIM_Base_SetConfig+0xe0>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d013      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a32      	ldr	r2, [pc, #200]	; (800791c <TIM_Base_SetConfig+0xe4>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d00f      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800785e:	d00b      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a2f      	ldr	r2, [pc, #188]	; (8007920 <TIM_Base_SetConfig+0xe8>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d007      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a2e      	ldr	r2, [pc, #184]	; (8007924 <TIM_Base_SetConfig+0xec>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d003      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a2d      	ldr	r2, [pc, #180]	; (8007928 <TIM_Base_SetConfig+0xf0>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d108      	bne.n	800788a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800787e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	4313      	orrs	r3, r2
 8007888:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a22      	ldr	r2, [pc, #136]	; (8007918 <TIM_Base_SetConfig+0xe0>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d013      	beq.n	80078ba <TIM_Base_SetConfig+0x82>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	4a21      	ldr	r2, [pc, #132]	; (800791c <TIM_Base_SetConfig+0xe4>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d00f      	beq.n	80078ba <TIM_Base_SetConfig+0x82>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078a0:	d00b      	beq.n	80078ba <TIM_Base_SetConfig+0x82>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a1e      	ldr	r2, [pc, #120]	; (8007920 <TIM_Base_SetConfig+0xe8>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d007      	beq.n	80078ba <TIM_Base_SetConfig+0x82>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a1d      	ldr	r2, [pc, #116]	; (8007924 <TIM_Base_SetConfig+0xec>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d003      	beq.n	80078ba <TIM_Base_SetConfig+0x82>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a1c      	ldr	r2, [pc, #112]	; (8007928 <TIM_Base_SetConfig+0xf0>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d108      	bne.n	80078cc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	4a09      	ldr	r2, [pc, #36]	; (8007918 <TIM_Base_SetConfig+0xe0>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d003      	beq.n	8007900 <TIM_Base_SetConfig+0xc8>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a08      	ldr	r2, [pc, #32]	; (800791c <TIM_Base_SetConfig+0xe4>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d103      	bne.n	8007908 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	691a      	ldr	r2, [r3, #16]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	615a      	str	r2, [r3, #20]
}
 800790e:	bf00      	nop
 8007910:	3714      	adds	r7, #20
 8007912:	46bd      	mov	sp, r7
 8007914:	bc80      	pop	{r7}
 8007916:	4770      	bx	lr
 8007918:	40012c00 	.word	0x40012c00
 800791c:	40013400 	.word	0x40013400
 8007920:	40000400 	.word	0x40000400
 8007924:	40000800 	.word	0x40000800
 8007928:	40000c00 	.word	0x40000c00

0800792c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6a1b      	ldr	r3, [r3, #32]
 800793c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	f023 0201 	bic.w	r2, r3, #1
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	011b      	lsls	r3, r3, #4
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	4313      	orrs	r3, r2
 8007960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f023 030a 	bic.w	r3, r3, #10
 8007968:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800796a:	697a      	ldr	r2, [r7, #20]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	4313      	orrs	r3, r2
 8007970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	693a      	ldr	r2, [r7, #16]
 8007976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	621a      	str	r2, [r3, #32]
}
 800797e:	bf00      	nop
 8007980:	371c      	adds	r7, #28
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr

08007988 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6a1b      	ldr	r3, [r3, #32]
 8007998:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	f023 0210 	bic.w	r2, r3, #16
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	031b      	lsls	r3, r3, #12
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079c4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	011b      	lsls	r3, r3, #4
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	621a      	str	r2, [r3, #32]
}
 80079dc:	bf00      	nop
 80079de:	371c      	adds	r7, #28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr

080079e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b085      	sub	sp, #20
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	f043 0307 	orr.w	r3, r3, #7
 8007a08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	609a      	str	r2, [r3, #8]
}
 8007a10:	bf00      	nop
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bc80      	pop	{r7}
 8007a18:	4770      	bx	lr

08007a1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b087      	sub	sp, #28
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	60f8      	str	r0, [r7, #12]
 8007a22:	60b9      	str	r1, [r7, #8]
 8007a24:	607a      	str	r2, [r7, #4]
 8007a26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	021a      	lsls	r2, r3, #8
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	431a      	orrs	r2, r3
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	609a      	str	r2, [r3, #8]
}
 8007a4e:	bf00      	nop
 8007a50:	371c      	adds	r7, #28
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bc80      	pop	{r7}
 8007a56:	4770      	bx	lr

08007a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b085      	sub	sp, #20
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d101      	bne.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	e050      	b.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68fa      	ldr	r2, [r7, #12]
 8007aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a1b      	ldr	r2, [pc, #108]	; (8007b1c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d018      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a19      	ldr	r2, [pc, #100]	; (8007b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d013      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ac6:	d00e      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a15      	ldr	r2, [pc, #84]	; (8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d009      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a14      	ldr	r2, [pc, #80]	; (8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d004      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a12      	ldr	r2, [pc, #72]	; (8007b2c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d10c      	bne.n	8007b00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bc80      	pop	{r7}
 8007b1a:	4770      	bx	lr
 8007b1c:	40012c00 	.word	0x40012c00
 8007b20:	40013400 	.word	0x40013400
 8007b24:	40000400 	.word	0x40000400
 8007b28:	40000800 	.word	0x40000800
 8007b2c:	40000c00 	.word	0x40000c00

08007b30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bc80      	pop	{r7}
 8007b40:	4770      	bx	lr

08007b42 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b083      	sub	sp, #12
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b4a:	bf00      	nop
 8007b4c:	370c      	adds	r7, #12
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bc80      	pop	{r7}
 8007b52:	4770      	bx	lr

08007b54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e042      	b.n	8007bec <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d106      	bne.n	8007b80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7fd fa64 	bl	8005048 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2224      	movs	r2, #36	; 0x24
 8007b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68da      	ldr	r2, [r3, #12]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 fd71 	bl	8008680 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	691a      	ldr	r2, [r3, #16]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	695a      	ldr	r2, [r3, #20]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68da      	ldr	r2, [r3, #12]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08a      	sub	sp, #40	; 0x28
 8007bf8:	af02      	add	r7, sp, #8
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	603b      	str	r3, [r7, #0]
 8007c00:	4613      	mov	r3, r2
 8007c02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	2b20      	cmp	r3, #32
 8007c12:	d16d      	bne.n	8007cf0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d002      	beq.n	8007c20 <HAL_UART_Transmit+0x2c>
 8007c1a:	88fb      	ldrh	r3, [r7, #6]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d101      	bne.n	8007c24 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e066      	b.n	8007cf2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2221      	movs	r2, #33	; 0x21
 8007c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c32:	f7fd fac1 	bl	80051b8 <HAL_GetTick>
 8007c36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	88fa      	ldrh	r2, [r7, #6]
 8007c3c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	88fa      	ldrh	r2, [r7, #6]
 8007c42:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c4c:	d108      	bne.n	8007c60 <HAL_UART_Transmit+0x6c>
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d104      	bne.n	8007c60 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007c56:	2300      	movs	r3, #0
 8007c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	61bb      	str	r3, [r7, #24]
 8007c5e:	e003      	b.n	8007c68 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c64:	2300      	movs	r3, #0
 8007c66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007c68:	e02a      	b.n	8007cc0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	2200      	movs	r2, #0
 8007c72:	2180      	movs	r1, #128	; 0x80
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 faf9 	bl	800826c <UART_WaitOnFlagUntilTimeout>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d001      	beq.n	8007c84 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e036      	b.n	8007cf2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10b      	bne.n	8007ca2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	881b      	ldrh	r3, [r3, #0]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	3302      	adds	r3, #2
 8007c9e:	61bb      	str	r3, [r7, #24]
 8007ca0:	e007      	b.n	8007cb2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ca2:	69fb      	ldr	r3, [r7, #28]
 8007ca4:	781a      	ldrb	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1cf      	bne.n	8007c6a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	9300      	str	r3, [sp, #0]
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2140      	movs	r1, #64	; 0x40
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fac9 	bl	800826c <UART_WaitOnFlagUntilTimeout>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d001      	beq.n	8007ce4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e006      	b.n	8007cf2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007cec:	2300      	movs	r3, #0
 8007cee:	e000      	b.n	8007cf2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007cf0:	2302      	movs	r3, #2
  }
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3720      	adds	r7, #32
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
	...

08007cfc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b0ba      	sub	sp, #232	; 0xe8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	695b      	ldr	r3, [r3, #20]
 8007d1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d32:	f003 030f 	and.w	r3, r3, #15
 8007d36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007d3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10f      	bne.n	8007d62 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d46:	f003 0320 	and.w	r3, r3, #32
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d009      	beq.n	8007d62 <HAL_UART_IRQHandler+0x66>
 8007d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d52:	f003 0320 	and.w	r3, r3, #32
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d003      	beq.n	8007d62 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 fbd1 	bl	8008502 <UART_Receive_IT>
      return;
 8007d60:	e25b      	b.n	800821a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 80de 	beq.w	8007f28 <HAL_UART_IRQHandler+0x22c>
 8007d6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d106      	bne.n	8007d86 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d7c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f000 80d1 	beq.w	8007f28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d8a:	f003 0301 	and.w	r3, r3, #1
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00b      	beq.n	8007daa <HAL_UART_IRQHandler+0xae>
 8007d92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d005      	beq.n	8007daa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007da2:	f043 0201 	orr.w	r2, r3, #1
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dae:	f003 0304 	and.w	r3, r3, #4
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00b      	beq.n	8007dce <HAL_UART_IRQHandler+0xd2>
 8007db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d005      	beq.n	8007dce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc6:	f043 0202 	orr.w	r2, r3, #2
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00b      	beq.n	8007df2 <HAL_UART_IRQHandler+0xf6>
 8007dda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dde:	f003 0301 	and.w	r3, r3, #1
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d005      	beq.n	8007df2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dea:	f043 0204 	orr.w	r2, r3, #4
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df6:	f003 0308 	and.w	r3, r3, #8
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d011      	beq.n	8007e22 <HAL_UART_IRQHandler+0x126>
 8007dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d105      	bne.n	8007e16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d005      	beq.n	8007e22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e1a:	f043 0208 	orr.w	r2, r3, #8
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f000 81f2 	beq.w	8008210 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e30:	f003 0320 	and.w	r3, r3, #32
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d008      	beq.n	8007e4a <HAL_UART_IRQHandler+0x14e>
 8007e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e3c:	f003 0320 	and.w	r3, r3, #32
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 fb5c 	bl	8008502 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	695b      	ldr	r3, [r3, #20]
 8007e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	bf14      	ite	ne
 8007e58:	2301      	movne	r3, #1
 8007e5a:	2300      	moveq	r3, #0
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e66:	f003 0308 	and.w	r3, r3, #8
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d103      	bne.n	8007e76 <HAL_UART_IRQHandler+0x17a>
 8007e6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d04f      	beq.n	8007f16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fa66 	bl	8008348 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	695b      	ldr	r3, [r3, #20]
 8007e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d041      	beq.n	8007f0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	3314      	adds	r3, #20
 8007e90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e98:	e853 3f00 	ldrex	r3, [r3]
 8007e9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007ea4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	3314      	adds	r3, #20
 8007eb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007eb6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007eba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ebe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007ec2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007ece:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d1d9      	bne.n	8007e8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d013      	beq.n	8007f06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ee2:	4a7e      	ldr	r2, [pc, #504]	; (80080dc <HAL_UART_IRQHandler+0x3e0>)
 8007ee4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7fd febc 	bl	8005c68 <HAL_DMA_Abort_IT>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d016      	beq.n	8007f24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007f00:	4610      	mov	r0, r2
 8007f02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f04:	e00e      	b.n	8007f24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f99c 	bl	8008244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f0c:	e00a      	b.n	8007f24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f998 	bl	8008244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f14:	e006      	b.n	8007f24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 f994 	bl	8008244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007f22:	e175      	b.n	8008210 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f24:	bf00      	nop
    return;
 8007f26:	e173      	b.n	8008210 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	f040 814f 	bne.w	80081d0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f36:	f003 0310 	and.w	r3, r3, #16
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 8148 	beq.w	80081d0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f44:	f003 0310 	and.w	r3, r3, #16
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f000 8141 	beq.w	80081d0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f4e:	2300      	movs	r3, #0
 8007f50:	60bb      	str	r3, [r7, #8]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	60bb      	str	r3, [r7, #8]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	60bb      	str	r3, [r7, #8]
 8007f62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	695b      	ldr	r3, [r3, #20]
 8007f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 80b6 	beq.w	80080e0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f000 8145 	beq.w	8008214 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f92:	429a      	cmp	r2, r3
 8007f94:	f080 813e 	bcs.w	8008214 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f9e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	2b20      	cmp	r3, #32
 8007fa8:	f000 8088 	beq.w	80080bc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	330c      	adds	r3, #12
 8007fb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007fba:	e853 3f00 	ldrex	r3, [r3]
 8007fbe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007fc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007fc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	330c      	adds	r3, #12
 8007fd4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007fd8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007fdc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007fe4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007ff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1d9      	bne.n	8007fac <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	3314      	adds	r3, #20
 8007ffe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008000:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008002:	e853 3f00 	ldrex	r3, [r3]
 8008006:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008008:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800800a:	f023 0301 	bic.w	r3, r3, #1
 800800e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3314      	adds	r3, #20
 8008018:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800801c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008020:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008022:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008024:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008028:	e841 2300 	strex	r3, r2, [r1]
 800802c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800802e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008030:	2b00      	cmp	r3, #0
 8008032:	d1e1      	bne.n	8007ff8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3314      	adds	r3, #20
 800803a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800803e:	e853 3f00 	ldrex	r3, [r3]
 8008042:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008044:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800804a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3314      	adds	r3, #20
 8008054:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008058:	66fa      	str	r2, [r7, #108]	; 0x6c
 800805a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800805e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008060:	e841 2300 	strex	r3, r2, [r1]
 8008064:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008066:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1e3      	bne.n	8008034 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2220      	movs	r2, #32
 8008070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	330c      	adds	r3, #12
 8008080:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008084:	e853 3f00 	ldrex	r3, [r3]
 8008088:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800808a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800808c:	f023 0310 	bic.w	r3, r3, #16
 8008090:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	330c      	adds	r3, #12
 800809a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800809e:	65ba      	str	r2, [r7, #88]	; 0x58
 80080a0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80080a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080a6:	e841 2300 	strex	r3, r2, [r1]
 80080aa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80080ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1e3      	bne.n	800807a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7fd fd9b 	bl	8005bf2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2202      	movs	r2, #2
 80080c0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	1ad3      	subs	r3, r2, r3
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	4619      	mov	r1, r3
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f8bf 	bl	8008256 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80080d8:	e09c      	b.n	8008214 <HAL_UART_IRQHandler+0x518>
 80080da:	bf00      	nop
 80080dc:	0800840d 	.word	0x0800840d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	f000 808e 	beq.w	8008218 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80080fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008100:	2b00      	cmp	r3, #0
 8008102:	f000 8089 	beq.w	8008218 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	330c      	adds	r3, #12
 800810c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008110:	e853 3f00 	ldrex	r3, [r3]
 8008114:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008118:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800811c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	330c      	adds	r3, #12
 8008126:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800812a:	647a      	str	r2, [r7, #68]	; 0x44
 800812c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008130:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008132:	e841 2300 	strex	r3, r2, [r1]
 8008136:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1e3      	bne.n	8008106 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	3314      	adds	r3, #20
 8008144:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008148:	e853 3f00 	ldrex	r3, [r3]
 800814c:	623b      	str	r3, [r7, #32]
   return(result);
 800814e:	6a3b      	ldr	r3, [r7, #32]
 8008150:	f023 0301 	bic.w	r3, r3, #1
 8008154:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3314      	adds	r3, #20
 800815e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008162:	633a      	str	r2, [r7, #48]	; 0x30
 8008164:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008166:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008168:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800816a:	e841 2300 	strex	r3, r2, [r1]
 800816e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1e3      	bne.n	800813e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2220      	movs	r2, #32
 800817a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	330c      	adds	r3, #12
 800818a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	e853 3f00 	ldrex	r3, [r3]
 8008192:	60fb      	str	r3, [r7, #12]
   return(result);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f023 0310 	bic.w	r3, r3, #16
 800819a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	330c      	adds	r3, #12
 80081a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80081a8:	61fa      	str	r2, [r7, #28]
 80081aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	69b9      	ldr	r1, [r7, #24]
 80081ae:	69fa      	ldr	r2, [r7, #28]
 80081b0:	e841 2300 	strex	r3, r2, [r1]
 80081b4:	617b      	str	r3, [r7, #20]
   return(result);
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e3      	bne.n	8008184 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2202      	movs	r2, #2
 80081c0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80081c6:	4619      	mov	r1, r3
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 f844 	bl	8008256 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80081ce:	e023      	b.n	8008218 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80081d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d009      	beq.n	80081f0 <HAL_UART_IRQHandler+0x4f4>
 80081dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d003      	beq.n	80081f0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f923 	bl	8008434 <UART_Transmit_IT>
    return;
 80081ee:	e014      	b.n	800821a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00e      	beq.n	800821a <HAL_UART_IRQHandler+0x51e>
 80081fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008204:	2b00      	cmp	r3, #0
 8008206:	d008      	beq.n	800821a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 f962 	bl	80084d2 <UART_EndTransmit_IT>
    return;
 800820e:	e004      	b.n	800821a <HAL_UART_IRQHandler+0x51e>
    return;
 8008210:	bf00      	nop
 8008212:	e002      	b.n	800821a <HAL_UART_IRQHandler+0x51e>
      return;
 8008214:	bf00      	nop
 8008216:	e000      	b.n	800821a <HAL_UART_IRQHandler+0x51e>
      return;
 8008218:	bf00      	nop
  }
}
 800821a:	37e8      	adds	r7, #232	; 0xe8
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008228:	bf00      	nop
 800822a:	370c      	adds	r7, #12
 800822c:	46bd      	mov	sp, r7
 800822e:	bc80      	pop	{r7}
 8008230:	4770      	bx	lr

08008232 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008232:	b480      	push	{r7}
 8008234:	b083      	sub	sp, #12
 8008236:	af00      	add	r7, sp, #0
 8008238:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800823a:	bf00      	nop
 800823c:	370c      	adds	r7, #12
 800823e:	46bd      	mov	sp, r7
 8008240:	bc80      	pop	{r7}
 8008242:	4770      	bx	lr

08008244 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800824c:	bf00      	nop
 800824e:	370c      	adds	r7, #12
 8008250:	46bd      	mov	sp, r7
 8008252:	bc80      	pop	{r7}
 8008254:	4770      	bx	lr

08008256 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008256:	b480      	push	{r7}
 8008258:	b083      	sub	sp, #12
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
 800825e:	460b      	mov	r3, r1
 8008260:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008262:	bf00      	nop
 8008264:	370c      	adds	r7, #12
 8008266:	46bd      	mov	sp, r7
 8008268:	bc80      	pop	{r7}
 800826a:	4770      	bx	lr

0800826c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b090      	sub	sp, #64	; 0x40
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	603b      	str	r3, [r7, #0]
 8008278:	4613      	mov	r3, r2
 800827a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800827c:	e050      	b.n	8008320 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800827e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008284:	d04c      	beq.n	8008320 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008288:	2b00      	cmp	r3, #0
 800828a:	d007      	beq.n	800829c <UART_WaitOnFlagUntilTimeout+0x30>
 800828c:	f7fc ff94 	bl	80051b8 <HAL_GetTick>
 8008290:	4602      	mov	r2, r0
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008298:	429a      	cmp	r2, r3
 800829a:	d241      	bcs.n	8008320 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	330c      	adds	r3, #12
 80082a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a6:	e853 3f00 	ldrex	r3, [r3]
 80082aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80082b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	330c      	adds	r3, #12
 80082ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80082bc:	637a      	str	r2, [r7, #52]	; 0x34
 80082be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082c4:	e841 2300 	strex	r3, r2, [r1]
 80082c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1e5      	bne.n	800829c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3314      	adds	r3, #20
 80082d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	e853 3f00 	ldrex	r3, [r3]
 80082de:	613b      	str	r3, [r7, #16]
   return(result);
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	f023 0301 	bic.w	r3, r3, #1
 80082e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3314      	adds	r3, #20
 80082ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082f0:	623a      	str	r2, [r7, #32]
 80082f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	69f9      	ldr	r1, [r7, #28]
 80082f6:	6a3a      	ldr	r2, [r7, #32]
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80082fe:	69bb      	ldr	r3, [r7, #24]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e5      	bne.n	80082d0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2220      	movs	r2, #32
 8008308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2220      	movs	r2, #32
 8008310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800831c:	2303      	movs	r3, #3
 800831e:	e00f      	b.n	8008340 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	4013      	ands	r3, r2
 800832a:	68ba      	ldr	r2, [r7, #8]
 800832c:	429a      	cmp	r2, r3
 800832e:	bf0c      	ite	eq
 8008330:	2301      	moveq	r3, #1
 8008332:	2300      	movne	r3, #0
 8008334:	b2db      	uxtb	r3, r3
 8008336:	461a      	mov	r2, r3
 8008338:	79fb      	ldrb	r3, [r7, #7]
 800833a:	429a      	cmp	r2, r3
 800833c:	d09f      	beq.n	800827e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3740      	adds	r7, #64	; 0x40
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008348:	b480      	push	{r7}
 800834a:	b095      	sub	sp, #84	; 0x54
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	330c      	adds	r3, #12
 8008356:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800835a:	e853 3f00 	ldrex	r3, [r3]
 800835e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008362:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008366:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	330c      	adds	r3, #12
 800836e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008370:	643a      	str	r2, [r7, #64]	; 0x40
 8008372:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008374:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008376:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008378:	e841 2300 	strex	r3, r2, [r1]
 800837c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800837e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1e5      	bne.n	8008350 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	3314      	adds	r3, #20
 800838a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	6a3b      	ldr	r3, [r7, #32]
 800838e:	e853 3f00 	ldrex	r3, [r3]
 8008392:	61fb      	str	r3, [r7, #28]
   return(result);
 8008394:	69fb      	ldr	r3, [r7, #28]
 8008396:	f023 0301 	bic.w	r3, r3, #1
 800839a:	64bb      	str	r3, [r7, #72]	; 0x48
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	3314      	adds	r3, #20
 80083a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083ac:	e841 2300 	strex	r3, r2, [r1]
 80083b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e5      	bne.n	8008384 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d119      	bne.n	80083f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	330c      	adds	r3, #12
 80083c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	e853 3f00 	ldrex	r3, [r3]
 80083ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	f023 0310 	bic.w	r3, r3, #16
 80083d6:	647b      	str	r3, [r7, #68]	; 0x44
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	330c      	adds	r3, #12
 80083de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083e0:	61ba      	str	r2, [r7, #24]
 80083e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e4:	6979      	ldr	r1, [r7, #20]
 80083e6:	69ba      	ldr	r2, [r7, #24]
 80083e8:	e841 2300 	strex	r3, r2, [r1]
 80083ec:	613b      	str	r3, [r7, #16]
   return(result);
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1e5      	bne.n	80083c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2220      	movs	r2, #32
 80083f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008402:	bf00      	nop
 8008404:	3754      	adds	r7, #84	; 0x54
 8008406:	46bd      	mov	sp, r7
 8008408:	bc80      	pop	{r7}
 800840a:	4770      	bx	lr

0800840c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008418:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f7ff ff0c 	bl	8008244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800842c:	bf00      	nop
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008442:	b2db      	uxtb	r3, r3
 8008444:	2b21      	cmp	r3, #33	; 0x21
 8008446:	d13e      	bne.n	80084c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008450:	d114      	bne.n	800847c <UART_Transmit_IT+0x48>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d110      	bne.n	800847c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	881b      	ldrh	r3, [r3, #0]
 8008464:	461a      	mov	r2, r3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800846e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6a1b      	ldr	r3, [r3, #32]
 8008474:	1c9a      	adds	r2, r3, #2
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	621a      	str	r2, [r3, #32]
 800847a:	e008      	b.n	800848e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6a1b      	ldr	r3, [r3, #32]
 8008480:	1c59      	adds	r1, r3, #1
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	6211      	str	r1, [r2, #32]
 8008486:	781a      	ldrb	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008492:	b29b      	uxth	r3, r3
 8008494:	3b01      	subs	r3, #1
 8008496:	b29b      	uxth	r3, r3
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	4619      	mov	r1, r3
 800849c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d10f      	bne.n	80084c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68da      	ldr	r2, [r3, #12]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68da      	ldr	r2, [r3, #12]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80084c2:	2300      	movs	r3, #0
 80084c4:	e000      	b.n	80084c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80084c6:	2302      	movs	r3, #2
  }
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3714      	adds	r7, #20
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bc80      	pop	{r7}
 80084d0:	4770      	bx	lr

080084d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b082      	sub	sp, #8
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68da      	ldr	r2, [r3, #12]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2220      	movs	r2, #32
 80084ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f7ff fe94 	bl	8008220 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b08c      	sub	sp, #48	; 0x30
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008510:	b2db      	uxtb	r3, r3
 8008512:	2b22      	cmp	r3, #34	; 0x22
 8008514:	f040 80ae 	bne.w	8008674 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008520:	d117      	bne.n	8008552 <UART_Receive_IT+0x50>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d113      	bne.n	8008552 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800852a:	2300      	movs	r3, #0
 800852c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008532:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	b29b      	uxth	r3, r3
 800853c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008540:	b29a      	uxth	r2, r3
 8008542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008544:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800854a:	1c9a      	adds	r2, r3, #2
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	629a      	str	r2, [r3, #40]	; 0x28
 8008550:	e026      	b.n	80085a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008556:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008558:	2300      	movs	r3, #0
 800855a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008564:	d007      	beq.n	8008576 <UART_Receive_IT+0x74>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d10a      	bne.n	8008584 <UART_Receive_IT+0x82>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d106      	bne.n	8008584 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	b2da      	uxtb	r2, r3
 800857e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008580:	701a      	strb	r2, [r3, #0]
 8008582:	e008      	b.n	8008596 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	b2db      	uxtb	r3, r3
 800858c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008590:	b2da      	uxtb	r2, r3
 8008592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008594:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800859a:	1c5a      	adds	r2, r3, #1
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	3b01      	subs	r3, #1
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	4619      	mov	r1, r3
 80085ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d15d      	bne.n	8008670 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f022 0220 	bic.w	r2, r2, #32
 80085c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68da      	ldr	r2, [r3, #12]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	695a      	ldr	r2, [r3, #20]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f022 0201 	bic.w	r2, r2, #1
 80085e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2220      	movs	r2, #32
 80085e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d135      	bne.n	8008666 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	330c      	adds	r3, #12
 8008606:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	e853 3f00 	ldrex	r3, [r3]
 800860e:	613b      	str	r3, [r7, #16]
   return(result);
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	f023 0310 	bic.w	r3, r3, #16
 8008616:	627b      	str	r3, [r7, #36]	; 0x24
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	330c      	adds	r3, #12
 800861e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008620:	623a      	str	r2, [r7, #32]
 8008622:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008624:	69f9      	ldr	r1, [r7, #28]
 8008626:	6a3a      	ldr	r2, [r7, #32]
 8008628:	e841 2300 	strex	r3, r2, [r1]
 800862c:	61bb      	str	r3, [r7, #24]
   return(result);
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1e5      	bne.n	8008600 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 0310 	and.w	r3, r3, #16
 800863e:	2b10      	cmp	r3, #16
 8008640:	d10a      	bne.n	8008658 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008642:	2300      	movs	r3, #0
 8008644:	60fb      	str	r3, [r7, #12]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	60fb      	str	r3, [r7, #12]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	60fb      	str	r3, [r7, #12]
 8008656:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800865c:	4619      	mov	r1, r3
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f7ff fdf9 	bl	8008256 <HAL_UARTEx_RxEventCallback>
 8008664:	e002      	b.n	800866c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f7ff fde3 	bl	8008232 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800866c:	2300      	movs	r3, #0
 800866e:	e002      	b.n	8008676 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008670:	2300      	movs	r3, #0
 8008672:	e000      	b.n	8008676 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008674:	2302      	movs	r3, #2
  }
}
 8008676:	4618      	mov	r0, r3
 8008678:	3730      	adds	r7, #48	; 0x30
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
	...

08008680 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	68da      	ldr	r2, [r3, #12]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	430a      	orrs	r2, r1
 800869c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	689a      	ldr	r2, [r3, #8]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	431a      	orrs	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	695b      	ldr	r3, [r3, #20]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80086ba:	f023 030c 	bic.w	r3, r3, #12
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6812      	ldr	r2, [r2, #0]
 80086c2:	68b9      	ldr	r1, [r7, #8]
 80086c4:	430b      	orrs	r3, r1
 80086c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	695b      	ldr	r3, [r3, #20]
 80086ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699a      	ldr	r2, [r3, #24]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a2c      	ldr	r2, [pc, #176]	; (8008794 <UART_SetConfig+0x114>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d103      	bne.n	80086f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80086e8:	f7fe f976 	bl	80069d8 <HAL_RCC_GetPCLK2Freq>
 80086ec:	60f8      	str	r0, [r7, #12]
 80086ee:	e002      	b.n	80086f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80086f0:	f7fe f95e 	bl	80069b0 <HAL_RCC_GetPCLK1Freq>
 80086f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	4613      	mov	r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	4413      	add	r3, r2
 80086fe:	009a      	lsls	r2, r3, #2
 8008700:	441a      	add	r2, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	fbb2 f3f3 	udiv	r3, r2, r3
 800870c:	4a22      	ldr	r2, [pc, #136]	; (8008798 <UART_SetConfig+0x118>)
 800870e:	fba2 2303 	umull	r2, r3, r2, r3
 8008712:	095b      	lsrs	r3, r3, #5
 8008714:	0119      	lsls	r1, r3, #4
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	4613      	mov	r3, r2
 800871a:	009b      	lsls	r3, r3, #2
 800871c:	4413      	add	r3, r2
 800871e:	009a      	lsls	r2, r3, #2
 8008720:	441a      	add	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	fbb2 f2f3 	udiv	r2, r2, r3
 800872c:	4b1a      	ldr	r3, [pc, #104]	; (8008798 <UART_SetConfig+0x118>)
 800872e:	fba3 0302 	umull	r0, r3, r3, r2
 8008732:	095b      	lsrs	r3, r3, #5
 8008734:	2064      	movs	r0, #100	; 0x64
 8008736:	fb00 f303 	mul.w	r3, r0, r3
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	011b      	lsls	r3, r3, #4
 800873e:	3332      	adds	r3, #50	; 0x32
 8008740:	4a15      	ldr	r2, [pc, #84]	; (8008798 <UART_SetConfig+0x118>)
 8008742:	fba2 2303 	umull	r2, r3, r2, r3
 8008746:	095b      	lsrs	r3, r3, #5
 8008748:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800874c:	4419      	add	r1, r3
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	4613      	mov	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	009a      	lsls	r2, r3, #2
 8008758:	441a      	add	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	fbb2 f2f3 	udiv	r2, r2, r3
 8008764:	4b0c      	ldr	r3, [pc, #48]	; (8008798 <UART_SetConfig+0x118>)
 8008766:	fba3 0302 	umull	r0, r3, r3, r2
 800876a:	095b      	lsrs	r3, r3, #5
 800876c:	2064      	movs	r0, #100	; 0x64
 800876e:	fb00 f303 	mul.w	r3, r0, r3
 8008772:	1ad3      	subs	r3, r2, r3
 8008774:	011b      	lsls	r3, r3, #4
 8008776:	3332      	adds	r3, #50	; 0x32
 8008778:	4a07      	ldr	r2, [pc, #28]	; (8008798 <UART_SetConfig+0x118>)
 800877a:	fba2 2303 	umull	r2, r3, r2, r3
 800877e:	095b      	lsrs	r3, r3, #5
 8008780:	f003 020f 	and.w	r2, r3, #15
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	440a      	add	r2, r1
 800878a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800878c:	bf00      	nop
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}
 8008794:	40013800 	.word	0x40013800
 8008798:	51eb851f 	.word	0x51eb851f

0800879c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800879c:	b480      	push	{r7}
 800879e:	b087      	sub	sp, #28
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b0:	683a      	ldr	r2, [r7, #0]
 80087b2:	6812      	ldr	r2, [r2, #0]
 80087b4:	f023 0101 	bic.w	r1, r3, #1
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	2b08      	cmp	r3, #8
 80087c4:	d102      	bne.n	80087cc <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80087c6:	2340      	movs	r3, #64	; 0x40
 80087c8:	617b      	str	r3, [r7, #20]
 80087ca:	e001      	b.n	80087d0 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80087cc:	2300      	movs	r3, #0
 80087ce:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80087dc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80087e2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80087e8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80087ee:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80087f4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80087fa:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8008800:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8008806:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800880c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8008812:	4313      	orrs	r3, r2
 8008814:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	699b      	ldr	r3, [r3, #24]
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	4313      	orrs	r3, r2
 800881e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	4313      	orrs	r3, r2
 8008828:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800882a:	4b10      	ldr	r3, [pc, #64]	; (800886c <FSMC_NORSRAM_Init+0xd0>)
 800882c:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008834:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800883c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	43db      	mvns	r3, r3
 800884c:	ea02 0103 	and.w	r1, r2, r3
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	4319      	orrs	r1, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	371c      	adds	r7, #28
 8008864:	46bd      	mov	sp, r7
 8008866:	bc80      	pop	{r7}
 8008868:	4770      	bx	lr
 800886a:	bf00      	nop
 800886c:	0008fb7f 	.word	0x0008fb7f

08008870 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008870:	b480      	push	{r7}
 8008872:	b085      	sub	sp, #20
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008886:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	011b      	lsls	r3, r3, #4
 8008894:	431a      	orrs	r2, r3
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	021b      	lsls	r3, r3, #8
 800889c:	431a      	orrs	r2, r3
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	041b      	lsls	r3, r3, #16
 80088a4:	431a      	orrs	r2, r3
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	051b      	lsls	r3, r3, #20
 80088ae:	431a      	orrs	r2, r3
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	695b      	ldr	r3, [r3, #20]
 80088b4:	3b02      	subs	r3, #2
 80088b6:	061b      	lsls	r3, r3, #24
 80088b8:	431a      	orrs	r2, r3
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	4313      	orrs	r3, r2
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	3201      	adds	r2, #1
 80088c4:	4319      	orrs	r1, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3714      	adds	r7, #20
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bc80      	pop	{r7}
 80088d6:	4770      	bx	lr

080088d8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	60b9      	str	r1, [r7, #8]
 80088e2:	607a      	str	r2, [r7, #4]
 80088e4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088ec:	d11d      	bne.n	800892a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80088f6:	4b13      	ldr	r3, [pc, #76]	; (8008944 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80088f8:	4013      	ands	r3, r2
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	6811      	ldr	r1, [r2, #0]
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	6852      	ldr	r2, [r2, #4]
 8008902:	0112      	lsls	r2, r2, #4
 8008904:	4311      	orrs	r1, r2
 8008906:	68ba      	ldr	r2, [r7, #8]
 8008908:	6892      	ldr	r2, [r2, #8]
 800890a:	0212      	lsls	r2, r2, #8
 800890c:	4311      	orrs	r1, r2
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	6992      	ldr	r2, [r2, #24]
 8008912:	4311      	orrs	r1, r2
 8008914:	68ba      	ldr	r2, [r7, #8]
 8008916:	68d2      	ldr	r2, [r2, #12]
 8008918:	0412      	lsls	r2, r2, #16
 800891a:	430a      	orrs	r2, r1
 800891c:	ea43 0102 	orr.w	r1, r3, r2
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008928:	e005      	b.n	8008936 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3714      	adds	r7, #20
 800893c:	46bd      	mov	sp, r7
 800893e:	bc80      	pop	{r7}
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	cff00000 	.word	0xcff00000

08008948 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800894e:	f3ef 8305 	mrs	r3, IPSR
 8008952:	60bb      	str	r3, [r7, #8]
  return(result);
 8008954:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008956:	2b00      	cmp	r3, #0
 8008958:	d10f      	bne.n	800897a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800895a:	f3ef 8310 	mrs	r3, PRIMASK
 800895e:	607b      	str	r3, [r7, #4]
  return(result);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d109      	bne.n	800897a <osKernelInitialize+0x32>
 8008966:	4b10      	ldr	r3, [pc, #64]	; (80089a8 <osKernelInitialize+0x60>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2b02      	cmp	r3, #2
 800896c:	d109      	bne.n	8008982 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800896e:	f3ef 8311 	mrs	r3, BASEPRI
 8008972:	603b      	str	r3, [r7, #0]
  return(result);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d003      	beq.n	8008982 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800897a:	f06f 0305 	mvn.w	r3, #5
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	e00c      	b.n	800899c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008982:	4b09      	ldr	r3, [pc, #36]	; (80089a8 <osKernelInitialize+0x60>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d105      	bne.n	8008996 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800898a:	4b07      	ldr	r3, [pc, #28]	; (80089a8 <osKernelInitialize+0x60>)
 800898c:	2201      	movs	r2, #1
 800898e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008990:	2300      	movs	r3, #0
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	e002      	b.n	800899c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8008996:	f04f 33ff 	mov.w	r3, #4294967295
 800899a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800899c:	68fb      	ldr	r3, [r7, #12]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3714      	adds	r7, #20
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bc80      	pop	{r7}
 80089a6:	4770      	bx	lr
 80089a8:	20000404 	.word	0x20000404

080089ac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089b2:	f3ef 8305 	mrs	r3, IPSR
 80089b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80089b8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d10f      	bne.n	80089de <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089be:	f3ef 8310 	mrs	r3, PRIMASK
 80089c2:	607b      	str	r3, [r7, #4]
  return(result);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d109      	bne.n	80089de <osKernelStart+0x32>
 80089ca:	4b11      	ldr	r3, [pc, #68]	; (8008a10 <osKernelStart+0x64>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d109      	bne.n	80089e6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80089d2:	f3ef 8311 	mrs	r3, BASEPRI
 80089d6:	603b      	str	r3, [r7, #0]
  return(result);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d003      	beq.n	80089e6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80089de:	f06f 0305 	mvn.w	r3, #5
 80089e2:	60fb      	str	r3, [r7, #12]
 80089e4:	e00e      	b.n	8008a04 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80089e6:	4b0a      	ldr	r3, [pc, #40]	; (8008a10 <osKernelStart+0x64>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d107      	bne.n	80089fe <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80089ee:	4b08      	ldr	r3, [pc, #32]	; (8008a10 <osKernelStart+0x64>)
 80089f0:	2202      	movs	r2, #2
 80089f2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80089f4:	f001 faae 	bl	8009f54 <vTaskStartScheduler>
      stat = osOK;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60fb      	str	r3, [r7, #12]
 80089fc:	e002      	b.n	8008a04 <osKernelStart+0x58>
    } else {
      stat = osError;
 80089fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008a02:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008a04:	68fb      	ldr	r3, [r7, #12]
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	bf00      	nop
 8008a10:	20000404 	.word	0x20000404

08008a14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b092      	sub	sp, #72	; 0x48
 8008a18:	af04      	add	r7, sp, #16
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008a20:	2300      	movs	r3, #0
 8008a22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a24:	f3ef 8305 	mrs	r3, IPSR
 8008a28:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f040 8094 	bne.w	8008b5a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a32:	f3ef 8310 	mrs	r3, PRIMASK
 8008a36:	623b      	str	r3, [r7, #32]
  return(result);
 8008a38:	6a3b      	ldr	r3, [r7, #32]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f040 808d 	bne.w	8008b5a <osThreadNew+0x146>
 8008a40:	4b48      	ldr	r3, [pc, #288]	; (8008b64 <osThreadNew+0x150>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2b02      	cmp	r3, #2
 8008a46:	d106      	bne.n	8008a56 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008a48:	f3ef 8311 	mrs	r3, BASEPRI
 8008a4c:	61fb      	str	r3, [r7, #28]
  return(result);
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	f040 8082 	bne.w	8008b5a <osThreadNew+0x146>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d07e      	beq.n	8008b5a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8008a5c:	2380      	movs	r3, #128	; 0x80
 8008a5e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8008a60:	2318      	movs	r3, #24
 8008a62:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8008a64:	2300      	movs	r3, #0
 8008a66:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8008a68:	f107 031b 	add.w	r3, r7, #27
 8008a6c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8008a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a72:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d045      	beq.n	8008b06 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d002      	beq.n	8008a88 <osThreadNew+0x74>
        name = attr->name;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	699b      	ldr	r3, [r3, #24]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	699b      	ldr	r3, [r3, #24]
 8008a94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d008      	beq.n	8008aae <osThreadNew+0x9a>
 8008a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a9e:	2b38      	cmp	r3, #56	; 0x38
 8008aa0:	d805      	bhi.n	8008aae <osThreadNew+0x9a>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d001      	beq.n	8008ab2 <osThreadNew+0x9e>
        return (NULL);
 8008aae:	2300      	movs	r3, #0
 8008ab0:	e054      	b.n	8008b5c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d003      	beq.n	8008ac2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	089b      	lsrs	r3, r3, #2
 8008ac0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00e      	beq.n	8008ae8 <osThreadNew+0xd4>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	2b5b      	cmp	r3, #91	; 0x5b
 8008ad0:	d90a      	bls.n	8008ae8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d006      	beq.n	8008ae8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	695b      	ldr	r3, [r3, #20]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d002      	beq.n	8008ae8 <osThreadNew+0xd4>
        mem = 1;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ae6:	e010      	b.n	8008b0a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d10c      	bne.n	8008b0a <osThreadNew+0xf6>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d108      	bne.n	8008b0a <osThreadNew+0xf6>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d104      	bne.n	8008b0a <osThreadNew+0xf6>
          mem = 0;
 8008b00:	2300      	movs	r3, #0
 8008b02:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b04:	e001      	b.n	8008b0a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8008b06:	2300      	movs	r3, #0
 8008b08:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8008b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d110      	bne.n	8008b32 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b18:	9202      	str	r2, [sp, #8]
 8008b1a:	9301      	str	r3, [sp, #4]
 8008b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b24:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f001 f844 	bl	8009bb4 <xTaskCreateStatic>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	617b      	str	r3, [r7, #20]
 8008b30:	e013      	b.n	8008b5a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8008b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d110      	bne.n	8008b5a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b3a:	b29a      	uxth	r2, r3
 8008b3c:	f107 0314 	add.w	r3, r7, #20
 8008b40:	9301      	str	r3, [sp, #4]
 8008b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f001 f88e 	bl	8009c6c <xTaskCreate>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d001      	beq.n	8008b5a <osThreadNew+0x146>
          hTask = NULL;
 8008b56:	2300      	movs	r3, #0
 8008b58:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008b5a:	697b      	ldr	r3, [r7, #20]
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3738      	adds	r7, #56	; 0x38
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	20000404 	.word	0x20000404

08008b68 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b086      	sub	sp, #24
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b70:	f3ef 8305 	mrs	r3, IPSR
 8008b74:	613b      	str	r3, [r7, #16]
  return(result);
 8008b76:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d10f      	bne.n	8008b9c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8008b80:	60fb      	str	r3, [r7, #12]
  return(result);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d109      	bne.n	8008b9c <osDelay+0x34>
 8008b88:	4b0d      	ldr	r3, [pc, #52]	; (8008bc0 <osDelay+0x58>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2b02      	cmp	r3, #2
 8008b8e:	d109      	bne.n	8008ba4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008b90:	f3ef 8311 	mrs	r3, BASEPRI
 8008b94:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d003      	beq.n	8008ba4 <osDelay+0x3c>
    stat = osErrorISR;
 8008b9c:	f06f 0305 	mvn.w	r3, #5
 8008ba0:	617b      	str	r3, [r7, #20]
 8008ba2:	e007      	b.n	8008bb4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d002      	beq.n	8008bb4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f001 f99c 	bl	8009eec <vTaskDelay>
    }
  }

  return (stat);
 8008bb4:	697b      	ldr	r3, [r7, #20]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20000404 	.word	0x20000404

08008bc4 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08c      	sub	sp, #48	; 0x30
 8008bc8:	af02      	add	r7, sp, #8
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bd4:	f3ef 8305 	mrs	r3, IPSR
 8008bd8:	61bb      	str	r3, [r7, #24]
  return(result);
 8008bda:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f040 8086 	bne.w	8008cee <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008be2:	f3ef 8310 	mrs	r3, PRIMASK
 8008be6:	617b      	str	r3, [r7, #20]
  return(result);
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d17f      	bne.n	8008cee <osSemaphoreNew+0x12a>
 8008bee:	4b42      	ldr	r3, [pc, #264]	; (8008cf8 <osSemaphoreNew+0x134>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d105      	bne.n	8008c02 <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008bf6:	f3ef 8311 	mrs	r3, BASEPRI
 8008bfa:	613b      	str	r3, [r7, #16]
  return(result);
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d175      	bne.n	8008cee <osSemaphoreNew+0x12a>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d072      	beq.n	8008cee <osSemaphoreNew+0x12a>
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	d86e      	bhi.n	8008cee <osSemaphoreNew+0x12a>
    mem = -1;
 8008c10:	f04f 33ff 	mov.w	r3, #4294967295
 8008c14:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d015      	beq.n	8008c48 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d006      	beq.n	8008c32 <osSemaphoreNew+0x6e>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	2b4f      	cmp	r3, #79	; 0x4f
 8008c2a:	d902      	bls.n	8008c32 <osSemaphoreNew+0x6e>
        mem = 1;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	623b      	str	r3, [r7, #32]
 8008c30:	e00c      	b.n	8008c4c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d108      	bne.n	8008c4c <osSemaphoreNew+0x88>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d104      	bne.n	8008c4c <osSemaphoreNew+0x88>
          mem = 0;
 8008c42:	2300      	movs	r3, #0
 8008c44:	623b      	str	r3, [r7, #32]
 8008c46:	e001      	b.n	8008c4c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8008c4c:	6a3b      	ldr	r3, [r7, #32]
 8008c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c52:	d04c      	beq.n	8008cee <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d128      	bne.n	8008cac <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8008c5a:	6a3b      	ldr	r3, [r7, #32]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d10a      	bne.n	8008c76 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	2203      	movs	r2, #3
 8008c66:	9200      	str	r2, [sp, #0]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	2001      	movs	r0, #1
 8008c6e:	f000 fa2f 	bl	80090d0 <xQueueGenericCreateStatic>
 8008c72:	6278      	str	r0, [r7, #36]	; 0x24
 8008c74:	e005      	b.n	8008c82 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8008c76:	2203      	movs	r2, #3
 8008c78:	2100      	movs	r1, #0
 8008c7a:	2001      	movs	r0, #1
 8008c7c:	f000 fa9f 	bl	80091be <xQueueGenericCreate>
 8008c80:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d022      	beq.n	8008cce <osSemaphoreNew+0x10a>
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d01f      	beq.n	8008cce <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008c8e:	2300      	movs	r3, #0
 8008c90:	2200      	movs	r2, #0
 8008c92:	2100      	movs	r1, #0
 8008c94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008c96:	f000 fb5d 	bl	8009354 <xQueueGenericSend>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d016      	beq.n	8008cce <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8008ca0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ca2:	f000 fdcd 	bl	8009840 <vQueueDelete>
            hSemaphore = NULL;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8008caa:	e010      	b.n	8008cce <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8008cac:	6a3b      	ldr	r3, [r7, #32]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d108      	bne.n	8008cc4 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	68b9      	ldr	r1, [r7, #8]
 8008cba:	68f8      	ldr	r0, [r7, #12]
 8008cbc:	f000 fae0 	bl	8009280 <xQueueCreateCountingSemaphoreStatic>
 8008cc0:	6278      	str	r0, [r7, #36]	; 0x24
 8008cc2:	e004      	b.n	8008cce <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008cc4:	68b9      	ldr	r1, [r7, #8]
 8008cc6:	68f8      	ldr	r0, [r7, #12]
 8008cc8:	f000 fb11 	bl	80092ee <xQueueCreateCountingSemaphore>
 8008ccc:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00c      	beq.n	8008cee <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d003      	beq.n	8008ce2 <osSemaphoreNew+0x11e>
          name = attr->name;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	61fb      	str	r3, [r7, #28]
 8008ce0:	e001      	b.n	8008ce6 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008ce6:	69f9      	ldr	r1, [r7, #28]
 8008ce8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008cea:	f000 fedd 	bl	8009aa8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3728      	adds	r7, #40	; 0x28
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	20000404 	.word	0x20000404

08008cfc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b08c      	sub	sp, #48	; 0x30
 8008d00:	af02      	add	r7, sp, #8
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	60b9      	str	r1, [r7, #8]
 8008d06:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d0c:	f3ef 8305 	mrs	r3, IPSR
 8008d10:	61bb      	str	r3, [r7, #24]
  return(result);
 8008d12:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d16f      	bne.n	8008df8 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d18:	f3ef 8310 	mrs	r3, PRIMASK
 8008d1c:	617b      	str	r3, [r7, #20]
  return(result);
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d169      	bne.n	8008df8 <osMessageQueueNew+0xfc>
 8008d24:	4b37      	ldr	r3, [pc, #220]	; (8008e04 <osMessageQueueNew+0x108>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d105      	bne.n	8008d38 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008d2c:	f3ef 8311 	mrs	r3, BASEPRI
 8008d30:	613b      	str	r3, [r7, #16]
  return(result);
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d15f      	bne.n	8008df8 <osMessageQueueNew+0xfc>
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d05c      	beq.n	8008df8 <osMessageQueueNew+0xfc>
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d059      	beq.n	8008df8 <osMessageQueueNew+0xfc>
    mem = -1;
 8008d44:	f04f 33ff 	mov.w	r3, #4294967295
 8008d48:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d029      	beq.n	8008da4 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d012      	beq.n	8008d7e <osMessageQueueNew+0x82>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	2b4f      	cmp	r3, #79	; 0x4f
 8008d5e:	d90e      	bls.n	8008d7e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00a      	beq.n	8008d7e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	695a      	ldr	r2, [r3, #20]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	68b9      	ldr	r1, [r7, #8]
 8008d70:	fb01 f303 	mul.w	r3, r1, r3
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d302      	bcc.n	8008d7e <osMessageQueueNew+0x82>
        mem = 1;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	623b      	str	r3, [r7, #32]
 8008d7c:	e014      	b.n	8008da8 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d110      	bne.n	8008da8 <osMessageQueueNew+0xac>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d10c      	bne.n	8008da8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d108      	bne.n	8008da8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	695b      	ldr	r3, [r3, #20]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d104      	bne.n	8008da8 <osMessageQueueNew+0xac>
          mem = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	623b      	str	r3, [r7, #32]
 8008da2:	e001      	b.n	8008da8 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d10b      	bne.n	8008dc6 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	691a      	ldr	r2, [r3, #16]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	689b      	ldr	r3, [r3, #8]
 8008db6:	2100      	movs	r1, #0
 8008db8:	9100      	str	r1, [sp, #0]
 8008dba:	68b9      	ldr	r1, [r7, #8]
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f000 f987 	bl	80090d0 <xQueueGenericCreateStatic>
 8008dc2:	6278      	str	r0, [r7, #36]	; 0x24
 8008dc4:	e008      	b.n	8008dd8 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8008dc6:	6a3b      	ldr	r3, [r7, #32]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d105      	bne.n	8008dd8 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8008dcc:	2200      	movs	r2, #0
 8008dce:	68b9      	ldr	r1, [r7, #8]
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f000 f9f4 	bl	80091be <xQueueGenericCreate>
 8008dd6:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00c      	beq.n	8008df8 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d003      	beq.n	8008dec <osMessageQueueNew+0xf0>
        name = attr->name;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	61fb      	str	r3, [r7, #28]
 8008dea:	e001      	b.n	8008df0 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8008dec:	2300      	movs	r3, #0
 8008dee:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8008df0:	69f9      	ldr	r1, [r7, #28]
 8008df2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008df4:	f000 fe58 	bl	8009aa8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3728      	adds	r7, #40	; 0x28
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
 8008e02:	bf00      	nop
 8008e04:	20000404 	.word	0x20000404

08008e08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	60f8      	str	r0, [r7, #12]
 8008e10:	60b9      	str	r1, [r7, #8]
 8008e12:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	4a06      	ldr	r2, [pc, #24]	; (8008e30 <vApplicationGetIdleTaskMemory+0x28>)
 8008e18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	4a05      	ldr	r2, [pc, #20]	; (8008e34 <vApplicationGetIdleTaskMemory+0x2c>)
 8008e1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2280      	movs	r2, #128	; 0x80
 8008e24:	601a      	str	r2, [r3, #0]
}
 8008e26:	bf00      	nop
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bc80      	pop	{r7}
 8008e2e:	4770      	bx	lr
 8008e30:	20000408 	.word	0x20000408
 8008e34:	20000464 	.word	0x20000464

08008e38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	4a07      	ldr	r2, [pc, #28]	; (8008e64 <vApplicationGetTimerTaskMemory+0x2c>)
 8008e48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	4a06      	ldr	r2, [pc, #24]	; (8008e68 <vApplicationGetTimerTaskMemory+0x30>)
 8008e4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e56:	601a      	str	r2, [r3, #0]
}
 8008e58:	bf00      	nop
 8008e5a:	3714      	adds	r7, #20
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bc80      	pop	{r7}
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	20000664 	.word	0x20000664
 8008e68:	200006c0 	.word	0x200006c0

08008e6c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8008e72:	2020      	movs	r0, #32
 8008e74:	f002 fbda 	bl	800b62c <pvPortMalloc>
 8008e78:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d00a      	beq.n	8008e96 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	3304      	adds	r3, #4
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f000 f808 	bl	8008ea0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8008e96:	687b      	ldr	r3, [r7, #4]
	}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3708      	adds	r7, #8
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f103 0208 	add.w	r2, r3, #8
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f103 0208 	add.w	r2, r3, #8
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f103 0208 	add.w	r2, r3, #8
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008ed4:	bf00      	nop
 8008ed6:	370c      	adds	r7, #12
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bc80      	pop	{r7}
 8008edc:	4770      	bx	lr

08008ede <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008ede:	b480      	push	{r7}
 8008ee0:	b083      	sub	sp, #12
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008eec:	bf00      	nop
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bc80      	pop	{r7}
 8008ef4:	4770      	bx	lr

08008ef6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ef6:	b480      	push	{r7}
 8008ef8:	b085      	sub	sp, #20
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
 8008efe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	689a      	ldr	r2, [r3, #8]
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	683a      	ldr	r2, [r7, #0]
 8008f1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	1c5a      	adds	r2, r3, #1
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	601a      	str	r2, [r3, #0]
}
 8008f32:	bf00      	nop
 8008f34:	3714      	adds	r7, #20
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bc80      	pop	{r7}
 8008f3a:	4770      	bx	lr

08008f3c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f52:	d103      	bne.n	8008f5c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	60fb      	str	r3, [r7, #12]
 8008f5a:	e00c      	b.n	8008f76 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	3308      	adds	r3, #8
 8008f60:	60fb      	str	r3, [r7, #12]
 8008f62:	e002      	b.n	8008f6a <vListInsert+0x2e>
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	60fb      	str	r3, [r7, #12]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d2f6      	bcs.n	8008f64 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	685a      	ldr	r2, [r3, #4]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	683a      	ldr	r2, [r7, #0]
 8008f84:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	1c5a      	adds	r2, r3, #1
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	601a      	str	r2, [r3, #0]
}
 8008fa2:	bf00      	nop
 8008fa4:	3714      	adds	r7, #20
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bc80      	pop	{r7}
 8008faa:	4770      	bx	lr

08008fac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008fac:	b480      	push	{r7}
 8008fae:	b085      	sub	sp, #20
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	6892      	ldr	r2, [r2, #8]
 8008fc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	6852      	ldr	r2, [r2, #4]
 8008fcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d103      	bne.n	8008fe0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689a      	ldr	r2, [r3, #8]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	1e5a      	subs	r2, r3, #1
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3714      	adds	r7, #20
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bc80      	pop	{r7}
 8008ffc:	4770      	bx	lr
	...

08009000 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10a      	bne.n	800902a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800902a:	f002 f9ff 	bl	800b42c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009036:	68f9      	ldr	r1, [r7, #12]
 8009038:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800903a:	fb01 f303 	mul.w	r3, r1, r3
 800903e:	441a      	add	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2200      	movs	r2, #0
 8009048:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800905a:	3b01      	subs	r3, #1
 800905c:	68f9      	ldr	r1, [r7, #12]
 800905e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009060:	fb01 f303 	mul.w	r3, r1, r3
 8009064:	441a      	add	r2, r3
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	22ff      	movs	r2, #255	; 0xff
 800906e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	22ff      	movs	r2, #255	; 0xff
 8009076:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d114      	bne.n	80090aa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d01a      	beq.n	80090be <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	3310      	adds	r3, #16
 800908c:	4618      	mov	r0, r3
 800908e:	f001 f9eb 	bl	800a468 <xTaskRemoveFromEventList>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d012      	beq.n	80090be <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009098:	4b0c      	ldr	r3, [pc, #48]	; (80090cc <xQueueGenericReset+0xcc>)
 800909a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800909e:	601a      	str	r2, [r3, #0]
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	e009      	b.n	80090be <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	3310      	adds	r3, #16
 80090ae:	4618      	mov	r0, r3
 80090b0:	f7ff fef6 	bl	8008ea0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	3324      	adds	r3, #36	; 0x24
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7ff fef1 	bl	8008ea0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80090be:	f002 f9e5 	bl	800b48c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80090c2:	2301      	movs	r3, #1
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3710      	adds	r7, #16
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}
 80090cc:	e000ed04 	.word	0xe000ed04

080090d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b08e      	sub	sp, #56	; 0x38
 80090d4:	af02      	add	r7, sp, #8
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
 80090dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10a      	bne.n	80090fa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80090e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e8:	f383 8811 	msr	BASEPRI, r3
 80090ec:	f3bf 8f6f 	isb	sy
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80090f6:	bf00      	nop
 80090f8:	e7fe      	b.n	80090f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10a      	bne.n	8009116 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009112:	bf00      	nop
 8009114:	e7fe      	b.n	8009114 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d002      	beq.n	8009122 <xQueueGenericCreateStatic+0x52>
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d001      	beq.n	8009126 <xQueueGenericCreateStatic+0x56>
 8009122:	2301      	movs	r3, #1
 8009124:	e000      	b.n	8009128 <xQueueGenericCreateStatic+0x58>
 8009126:	2300      	movs	r3, #0
 8009128:	2b00      	cmp	r3, #0
 800912a:	d10a      	bne.n	8009142 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800912c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009130:	f383 8811 	msr	BASEPRI, r3
 8009134:	f3bf 8f6f 	isb	sy
 8009138:	f3bf 8f4f 	dsb	sy
 800913c:	623b      	str	r3, [r7, #32]
}
 800913e:	bf00      	nop
 8009140:	e7fe      	b.n	8009140 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d102      	bne.n	800914e <xQueueGenericCreateStatic+0x7e>
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d101      	bne.n	8009152 <xQueueGenericCreateStatic+0x82>
 800914e:	2301      	movs	r3, #1
 8009150:	e000      	b.n	8009154 <xQueueGenericCreateStatic+0x84>
 8009152:	2300      	movs	r3, #0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d10a      	bne.n	800916e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800915c:	f383 8811 	msr	BASEPRI, r3
 8009160:	f3bf 8f6f 	isb	sy
 8009164:	f3bf 8f4f 	dsb	sy
 8009168:	61fb      	str	r3, [r7, #28]
}
 800916a:	bf00      	nop
 800916c:	e7fe      	b.n	800916c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800916e:	2350      	movs	r3, #80	; 0x50
 8009170:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	2b50      	cmp	r3, #80	; 0x50
 8009176:	d00a      	beq.n	800918e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800917c:	f383 8811 	msr	BASEPRI, r3
 8009180:	f3bf 8f6f 	isb	sy
 8009184:	f3bf 8f4f 	dsb	sy
 8009188:	61bb      	str	r3, [r7, #24]
}
 800918a:	bf00      	nop
 800918c:	e7fe      	b.n	800918c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00d      	beq.n	80091b4 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800919a:	2201      	movs	r2, #1
 800919c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80091a0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80091a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a6:	9300      	str	r3, [sp, #0]
 80091a8:	4613      	mov	r3, r2
 80091aa:	687a      	ldr	r2, [r7, #4]
 80091ac:	68b9      	ldr	r1, [r7, #8]
 80091ae:	68f8      	ldr	r0, [r7, #12]
 80091b0:	f000 f843 	bl	800923a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80091b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3730      	adds	r7, #48	; 0x30
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b08a      	sub	sp, #40	; 0x28
 80091c2:	af02      	add	r7, sp, #8
 80091c4:	60f8      	str	r0, [r7, #12]
 80091c6:	60b9      	str	r1, [r7, #8]
 80091c8:	4613      	mov	r3, r2
 80091ca:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10a      	bne.n	80091e8 <xQueueGenericCreate+0x2a>
	__asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	613b      	str	r3, [r7, #16]
}
 80091e4:	bf00      	nop
 80091e6:	e7fe      	b.n	80091e6 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d102      	bne.n	80091f4 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80091ee:	2300      	movs	r3, #0
 80091f0:	61fb      	str	r3, [r7, #28]
 80091f2:	e004      	b.n	80091fe <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	fb02 f303 	mul.w	r3, r2, r3
 80091fc:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80091fe:	69fb      	ldr	r3, [r7, #28]
 8009200:	3350      	adds	r3, #80	; 0x50
 8009202:	4618      	mov	r0, r3
 8009204:	f002 fa12 	bl	800b62c <pvPortMalloc>
 8009208:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00f      	beq.n	8009230 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	3350      	adds	r3, #80	; 0x50
 8009214:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	2200      	movs	r2, #0
 800921a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800921e:	79fa      	ldrb	r2, [r7, #7]
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	4613      	mov	r3, r2
 8009226:	697a      	ldr	r2, [r7, #20]
 8009228:	68b9      	ldr	r1, [r7, #8]
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f000 f805 	bl	800923a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009230:	69bb      	ldr	r3, [r7, #24]
	}
 8009232:	4618      	mov	r0, r3
 8009234:	3720      	adds	r7, #32
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}

0800923a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800923a:	b580      	push	{r7, lr}
 800923c:	b084      	sub	sp, #16
 800923e:	af00      	add	r7, sp, #0
 8009240:	60f8      	str	r0, [r7, #12]
 8009242:	60b9      	str	r1, [r7, #8]
 8009244:	607a      	str	r2, [r7, #4]
 8009246:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d103      	bne.n	8009256 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	69ba      	ldr	r2, [r7, #24]
 8009252:	601a      	str	r2, [r3, #0]
 8009254:	e002      	b.n	800925c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	68fa      	ldr	r2, [r7, #12]
 8009260:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009262:	69bb      	ldr	r3, [r7, #24]
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009268:	2101      	movs	r1, #1
 800926a:	69b8      	ldr	r0, [r7, #24]
 800926c:	f7ff fec8 	bl	8009000 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009270:	69bb      	ldr	r3, [r7, #24]
 8009272:	78fa      	ldrb	r2, [r7, #3]
 8009274:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009278:	bf00      	nop
 800927a:	3710      	adds	r7, #16
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009280:	b580      	push	{r7, lr}
 8009282:	b08a      	sub	sp, #40	; 0x28
 8009284:	af02      	add	r7, sp, #8
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	60b9      	str	r1, [r7, #8]
 800928a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10a      	bne.n	80092a8 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009296:	f383 8811 	msr	BASEPRI, r3
 800929a:	f3bf 8f6f 	isb	sy
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	61bb      	str	r3, [r7, #24]
}
 80092a4:	bf00      	nop
 80092a6:	e7fe      	b.n	80092a6 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d90a      	bls.n	80092c6 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80092b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b4:	f383 8811 	msr	BASEPRI, r3
 80092b8:	f3bf 8f6f 	isb	sy
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	617b      	str	r3, [r7, #20]
}
 80092c2:	bf00      	nop
 80092c4:	e7fe      	b.n	80092c4 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80092c6:	2302      	movs	r3, #2
 80092c8:	9300      	str	r3, [sp, #0]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	2100      	movs	r1, #0
 80092d0:	68f8      	ldr	r0, [r7, #12]
 80092d2:	f7ff fefd 	bl	80090d0 <xQueueGenericCreateStatic>
 80092d6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d002      	beq.n	80092e4 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80092de:	69fb      	ldr	r3, [r7, #28]
 80092e0:	68ba      	ldr	r2, [r7, #8]
 80092e2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80092e4:	69fb      	ldr	r3, [r7, #28]
	}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3720      	adds	r7, #32
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}

080092ee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b086      	sub	sp, #24
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
 80092f6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d10a      	bne.n	8009314 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80092fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009302:	f383 8811 	msr	BASEPRI, r3
 8009306:	f3bf 8f6f 	isb	sy
 800930a:	f3bf 8f4f 	dsb	sy
 800930e:	613b      	str	r3, [r7, #16]
}
 8009310:	bf00      	nop
 8009312:	e7fe      	b.n	8009312 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009314:	683a      	ldr	r2, [r7, #0]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	429a      	cmp	r2, r3
 800931a:	d90a      	bls.n	8009332 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800931c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009320:	f383 8811 	msr	BASEPRI, r3
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	60fb      	str	r3, [r7, #12]
}
 800932e:	bf00      	nop
 8009330:	e7fe      	b.n	8009330 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009332:	2202      	movs	r2, #2
 8009334:	2100      	movs	r1, #0
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f7ff ff41 	bl	80091be <xQueueGenericCreate>
 800933c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d002      	beq.n	800934a <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	683a      	ldr	r2, [r7, #0]
 8009348:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800934a:	697b      	ldr	r3, [r7, #20]
	}
 800934c:	4618      	mov	r0, r3
 800934e:	3718      	adds	r7, #24
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b08e      	sub	sp, #56	; 0x38
 8009358:	af00      	add	r7, sp, #0
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	60b9      	str	r1, [r7, #8]
 800935e:	607a      	str	r2, [r7, #4]
 8009360:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009362:	2300      	movs	r3, #0
 8009364:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800936a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10a      	bne.n	8009386 <xQueueGenericSend+0x32>
	__asm volatile
 8009370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009374:	f383 8811 	msr	BASEPRI, r3
 8009378:	f3bf 8f6f 	isb	sy
 800937c:	f3bf 8f4f 	dsb	sy
 8009380:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009382:	bf00      	nop
 8009384:	e7fe      	b.n	8009384 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d103      	bne.n	8009394 <xQueueGenericSend+0x40>
 800938c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <xQueueGenericSend+0x44>
 8009394:	2301      	movs	r3, #1
 8009396:	e000      	b.n	800939a <xQueueGenericSend+0x46>
 8009398:	2300      	movs	r3, #0
 800939a:	2b00      	cmp	r3, #0
 800939c:	d10a      	bne.n	80093b4 <xQueueGenericSend+0x60>
	__asm volatile
 800939e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a2:	f383 8811 	msr	BASEPRI, r3
 80093a6:	f3bf 8f6f 	isb	sy
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80093b0:	bf00      	nop
 80093b2:	e7fe      	b.n	80093b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	2b02      	cmp	r3, #2
 80093b8:	d103      	bne.n	80093c2 <xQueueGenericSend+0x6e>
 80093ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d101      	bne.n	80093c6 <xQueueGenericSend+0x72>
 80093c2:	2301      	movs	r3, #1
 80093c4:	e000      	b.n	80093c8 <xQueueGenericSend+0x74>
 80093c6:	2300      	movs	r3, #0
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d10a      	bne.n	80093e2 <xQueueGenericSend+0x8e>
	__asm volatile
 80093cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d0:	f383 8811 	msr	BASEPRI, r3
 80093d4:	f3bf 8f6f 	isb	sy
 80093d8:	f3bf 8f4f 	dsb	sy
 80093dc:	623b      	str	r3, [r7, #32]
}
 80093de:	bf00      	nop
 80093e0:	e7fe      	b.n	80093e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093e2:	f001 fa13 	bl	800a80c <xTaskGetSchedulerState>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d102      	bne.n	80093f2 <xQueueGenericSend+0x9e>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d101      	bne.n	80093f6 <xQueueGenericSend+0xa2>
 80093f2:	2301      	movs	r3, #1
 80093f4:	e000      	b.n	80093f8 <xQueueGenericSend+0xa4>
 80093f6:	2300      	movs	r3, #0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d10a      	bne.n	8009412 <xQueueGenericSend+0xbe>
	__asm volatile
 80093fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009400:	f383 8811 	msr	BASEPRI, r3
 8009404:	f3bf 8f6f 	isb	sy
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	61fb      	str	r3, [r7, #28]
}
 800940e:	bf00      	nop
 8009410:	e7fe      	b.n	8009410 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009412:	f002 f80b 	bl	800b42c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800941a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800941e:	429a      	cmp	r2, r3
 8009420:	d302      	bcc.n	8009428 <xQueueGenericSend+0xd4>
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	2b02      	cmp	r3, #2
 8009426:	d129      	bne.n	800947c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009428:	683a      	ldr	r2, [r7, #0]
 800942a:	68b9      	ldr	r1, [r7, #8]
 800942c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800942e:	f000 fa2a 	bl	8009886 <prvCopyDataToQueue>
 8009432:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009438:	2b00      	cmp	r3, #0
 800943a:	d010      	beq.n	800945e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800943c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943e:	3324      	adds	r3, #36	; 0x24
 8009440:	4618      	mov	r0, r3
 8009442:	f001 f811 	bl	800a468 <xTaskRemoveFromEventList>
 8009446:	4603      	mov	r3, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	d013      	beq.n	8009474 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800944c:	4b3f      	ldr	r3, [pc, #252]	; (800954c <xQueueGenericSend+0x1f8>)
 800944e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009452:	601a      	str	r2, [r3, #0]
 8009454:	f3bf 8f4f 	dsb	sy
 8009458:	f3bf 8f6f 	isb	sy
 800945c:	e00a      	b.n	8009474 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800945e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009460:	2b00      	cmp	r3, #0
 8009462:	d007      	beq.n	8009474 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009464:	4b39      	ldr	r3, [pc, #228]	; (800954c <xQueueGenericSend+0x1f8>)
 8009466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800946a:	601a      	str	r2, [r3, #0]
 800946c:	f3bf 8f4f 	dsb	sy
 8009470:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009474:	f002 f80a 	bl	800b48c <vPortExitCritical>
				return pdPASS;
 8009478:	2301      	movs	r3, #1
 800947a:	e063      	b.n	8009544 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d103      	bne.n	800948a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009482:	f002 f803 	bl	800b48c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009486:	2300      	movs	r3, #0
 8009488:	e05c      	b.n	8009544 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800948a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800948c:	2b00      	cmp	r3, #0
 800948e:	d106      	bne.n	800949e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009490:	f107 0314 	add.w	r3, r7, #20
 8009494:	4618      	mov	r0, r3
 8009496:	f001 f84b 	bl	800a530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800949a:	2301      	movs	r3, #1
 800949c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800949e:	f001 fff5 	bl	800b48c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80094a2:	f000 fdbd 	bl	800a020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80094a6:	f001 ffc1 	bl	800b42c <vPortEnterCritical>
 80094aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80094b0:	b25b      	sxtb	r3, r3
 80094b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094b6:	d103      	bne.n	80094c0 <xQueueGenericSend+0x16c>
 80094b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094c6:	b25b      	sxtb	r3, r3
 80094c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094cc:	d103      	bne.n	80094d6 <xQueueGenericSend+0x182>
 80094ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094d0:	2200      	movs	r2, #0
 80094d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80094d6:	f001 ffd9 	bl	800b48c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094da:	1d3a      	adds	r2, r7, #4
 80094dc:	f107 0314 	add.w	r3, r7, #20
 80094e0:	4611      	mov	r1, r2
 80094e2:	4618      	mov	r0, r3
 80094e4:	f001 f83a 	bl	800a55c <xTaskCheckForTimeOut>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d124      	bne.n	8009538 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80094ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094f0:	f000 fac1 	bl	8009a76 <prvIsQueueFull>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d018      	beq.n	800952c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80094fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fc:	3310      	adds	r3, #16
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	4611      	mov	r1, r2
 8009502:	4618      	mov	r0, r3
 8009504:	f000 ff60 	bl	800a3c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800950a:	f000 fa4c 	bl	80099a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800950e:	f000 fd95 	bl	800a03c <xTaskResumeAll>
 8009512:	4603      	mov	r3, r0
 8009514:	2b00      	cmp	r3, #0
 8009516:	f47f af7c 	bne.w	8009412 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800951a:	4b0c      	ldr	r3, [pc, #48]	; (800954c <xQueueGenericSend+0x1f8>)
 800951c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009520:	601a      	str	r2, [r3, #0]
 8009522:	f3bf 8f4f 	dsb	sy
 8009526:	f3bf 8f6f 	isb	sy
 800952a:	e772      	b.n	8009412 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800952c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800952e:	f000 fa3a 	bl	80099a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009532:	f000 fd83 	bl	800a03c <xTaskResumeAll>
 8009536:	e76c      	b.n	8009412 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009538:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800953a:	f000 fa34 	bl	80099a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800953e:	f000 fd7d 	bl	800a03c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009542:	2300      	movs	r3, #0
		}
	}
}
 8009544:	4618      	mov	r0, r3
 8009546:	3738      	adds	r7, #56	; 0x38
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	e000ed04 	.word	0xe000ed04

08009550 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b08e      	sub	sp, #56	; 0x38
 8009554:	af00      	add	r7, sp, #0
 8009556:	60f8      	str	r0, [r7, #12]
 8009558:	60b9      	str	r1, [r7, #8]
 800955a:	607a      	str	r2, [r7, #4]
 800955c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009564:	2b00      	cmp	r3, #0
 8009566:	d10a      	bne.n	800957e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800956c:	f383 8811 	msr	BASEPRI, r3
 8009570:	f3bf 8f6f 	isb	sy
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	627b      	str	r3, [r7, #36]	; 0x24
}
 800957a:	bf00      	nop
 800957c:	e7fe      	b.n	800957c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d103      	bne.n	800958c <xQueueGenericSendFromISR+0x3c>
 8009584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009588:	2b00      	cmp	r3, #0
 800958a:	d101      	bne.n	8009590 <xQueueGenericSendFromISR+0x40>
 800958c:	2301      	movs	r3, #1
 800958e:	e000      	b.n	8009592 <xQueueGenericSendFromISR+0x42>
 8009590:	2300      	movs	r3, #0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d10a      	bne.n	80095ac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800959a:	f383 8811 	msr	BASEPRI, r3
 800959e:	f3bf 8f6f 	isb	sy
 80095a2:	f3bf 8f4f 	dsb	sy
 80095a6:	623b      	str	r3, [r7, #32]
}
 80095a8:	bf00      	nop
 80095aa:	e7fe      	b.n	80095aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	d103      	bne.n	80095ba <xQueueGenericSendFromISR+0x6a>
 80095b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095b6:	2b01      	cmp	r3, #1
 80095b8:	d101      	bne.n	80095be <xQueueGenericSendFromISR+0x6e>
 80095ba:	2301      	movs	r3, #1
 80095bc:	e000      	b.n	80095c0 <xQueueGenericSendFromISR+0x70>
 80095be:	2300      	movs	r3, #0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d10a      	bne.n	80095da <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80095c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c8:	f383 8811 	msr	BASEPRI, r3
 80095cc:	f3bf 8f6f 	isb	sy
 80095d0:	f3bf 8f4f 	dsb	sy
 80095d4:	61fb      	str	r3, [r7, #28]
}
 80095d6:	bf00      	nop
 80095d8:	e7fe      	b.n	80095d8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80095da:	f001 ffe9 	bl	800b5b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80095de:	f3ef 8211 	mrs	r2, BASEPRI
 80095e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095e6:	f383 8811 	msr	BASEPRI, r3
 80095ea:	f3bf 8f6f 	isb	sy
 80095ee:	f3bf 8f4f 	dsb	sy
 80095f2:	61ba      	str	r2, [r7, #24]
 80095f4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80095f6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80095f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80095fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009602:	429a      	cmp	r2, r3
 8009604:	d302      	bcc.n	800960c <xQueueGenericSendFromISR+0xbc>
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	2b02      	cmp	r3, #2
 800960a:	d12c      	bne.n	8009666 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800960c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800960e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009612:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009616:	683a      	ldr	r2, [r7, #0]
 8009618:	68b9      	ldr	r1, [r7, #8]
 800961a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800961c:	f000 f933 	bl	8009886 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009620:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009628:	d112      	bne.n	8009650 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800962a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800962c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962e:	2b00      	cmp	r3, #0
 8009630:	d016      	beq.n	8009660 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009634:	3324      	adds	r3, #36	; 0x24
 8009636:	4618      	mov	r0, r3
 8009638:	f000 ff16 	bl	800a468 <xTaskRemoveFromEventList>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00e      	beq.n	8009660 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00b      	beq.n	8009660 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	601a      	str	r2, [r3, #0]
 800964e:	e007      	b.n	8009660 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009650:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009654:	3301      	adds	r3, #1
 8009656:	b2db      	uxtb	r3, r3
 8009658:	b25a      	sxtb	r2, r3
 800965a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800965c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009660:	2301      	movs	r3, #1
 8009662:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8009664:	e001      	b.n	800966a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009666:	2300      	movs	r3, #0
 8009668:	637b      	str	r3, [r7, #52]	; 0x34
 800966a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009674:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009678:	4618      	mov	r0, r3
 800967a:	3738      	adds	r7, #56	; 0x38
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b08c      	sub	sp, #48	; 0x30
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800968c:	2300      	movs	r3, #0
 800968e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009696:	2b00      	cmp	r3, #0
 8009698:	d10a      	bne.n	80096b0 <xQueueReceive+0x30>
	__asm volatile
 800969a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800969e:	f383 8811 	msr	BASEPRI, r3
 80096a2:	f3bf 8f6f 	isb	sy
 80096a6:	f3bf 8f4f 	dsb	sy
 80096aa:	623b      	str	r3, [r7, #32]
}
 80096ac:	bf00      	nop
 80096ae:	e7fe      	b.n	80096ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d103      	bne.n	80096be <xQueueReceive+0x3e>
 80096b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d101      	bne.n	80096c2 <xQueueReceive+0x42>
 80096be:	2301      	movs	r3, #1
 80096c0:	e000      	b.n	80096c4 <xQueueReceive+0x44>
 80096c2:	2300      	movs	r3, #0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d10a      	bne.n	80096de <xQueueReceive+0x5e>
	__asm volatile
 80096c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096cc:	f383 8811 	msr	BASEPRI, r3
 80096d0:	f3bf 8f6f 	isb	sy
 80096d4:	f3bf 8f4f 	dsb	sy
 80096d8:	61fb      	str	r3, [r7, #28]
}
 80096da:	bf00      	nop
 80096dc:	e7fe      	b.n	80096dc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096de:	f001 f895 	bl	800a80c <xTaskGetSchedulerState>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d102      	bne.n	80096ee <xQueueReceive+0x6e>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <xQueueReceive+0x72>
 80096ee:	2301      	movs	r3, #1
 80096f0:	e000      	b.n	80096f4 <xQueueReceive+0x74>
 80096f2:	2300      	movs	r3, #0
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d10a      	bne.n	800970e <xQueueReceive+0x8e>
	__asm volatile
 80096f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fc:	f383 8811 	msr	BASEPRI, r3
 8009700:	f3bf 8f6f 	isb	sy
 8009704:	f3bf 8f4f 	dsb	sy
 8009708:	61bb      	str	r3, [r7, #24]
}
 800970a:	bf00      	nop
 800970c:	e7fe      	b.n	800970c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800970e:	f001 fe8d 	bl	800b42c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009716:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800971a:	2b00      	cmp	r3, #0
 800971c:	d01f      	beq.n	800975e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800971e:	68b9      	ldr	r1, [r7, #8]
 8009720:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009722:	f000 f91a 	bl	800995a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009728:	1e5a      	subs	r2, r3, #1
 800972a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800972e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00f      	beq.n	8009756 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009738:	3310      	adds	r3, #16
 800973a:	4618      	mov	r0, r3
 800973c:	f000 fe94 	bl	800a468 <xTaskRemoveFromEventList>
 8009740:	4603      	mov	r3, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	d007      	beq.n	8009756 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009746:	4b3d      	ldr	r3, [pc, #244]	; (800983c <xQueueReceive+0x1bc>)
 8009748:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800974c:	601a      	str	r2, [r3, #0]
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009756:	f001 fe99 	bl	800b48c <vPortExitCritical>
				return pdPASS;
 800975a:	2301      	movs	r3, #1
 800975c:	e069      	b.n	8009832 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d103      	bne.n	800976c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009764:	f001 fe92 	bl	800b48c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009768:	2300      	movs	r3, #0
 800976a:	e062      	b.n	8009832 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800976c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800976e:	2b00      	cmp	r3, #0
 8009770:	d106      	bne.n	8009780 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009772:	f107 0310 	add.w	r3, r7, #16
 8009776:	4618      	mov	r0, r3
 8009778:	f000 feda 	bl	800a530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800977c:	2301      	movs	r3, #1
 800977e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009780:	f001 fe84 	bl	800b48c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009784:	f000 fc4c 	bl	800a020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009788:	f001 fe50 	bl	800b42c <vPortEnterCritical>
 800978c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800978e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009792:	b25b      	sxtb	r3, r3
 8009794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009798:	d103      	bne.n	80097a2 <xQueueReceive+0x122>
 800979a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097a8:	b25b      	sxtb	r3, r3
 80097aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ae:	d103      	bne.n	80097b8 <xQueueReceive+0x138>
 80097b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097b2:	2200      	movs	r2, #0
 80097b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097b8:	f001 fe68 	bl	800b48c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097bc:	1d3a      	adds	r2, r7, #4
 80097be:	f107 0310 	add.w	r3, r7, #16
 80097c2:	4611      	mov	r1, r2
 80097c4:	4618      	mov	r0, r3
 80097c6:	f000 fec9 	bl	800a55c <xTaskCheckForTimeOut>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d123      	bne.n	8009818 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097d2:	f000 f93a 	bl	8009a4a <prvIsQueueEmpty>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d017      	beq.n	800980c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80097dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097de:	3324      	adds	r3, #36	; 0x24
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	4611      	mov	r1, r2
 80097e4:	4618      	mov	r0, r3
 80097e6:	f000 fdef 	bl	800a3c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80097ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097ec:	f000 f8db 	bl	80099a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80097f0:	f000 fc24 	bl	800a03c <xTaskResumeAll>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d189      	bne.n	800970e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80097fa:	4b10      	ldr	r3, [pc, #64]	; (800983c <xQueueReceive+0x1bc>)
 80097fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	e780      	b.n	800970e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800980c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800980e:	f000 f8ca 	bl	80099a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009812:	f000 fc13 	bl	800a03c <xTaskResumeAll>
 8009816:	e77a      	b.n	800970e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009818:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800981a:	f000 f8c4 	bl	80099a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800981e:	f000 fc0d 	bl	800a03c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009822:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009824:	f000 f911 	bl	8009a4a <prvIsQueueEmpty>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	f43f af6f 	beq.w	800970e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009830:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8009832:	4618      	mov	r0, r3
 8009834:	3730      	adds	r7, #48	; 0x30
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
 800983a:	bf00      	nop
 800983c:	e000ed04 	.word	0xe000ed04

08009840 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d10a      	bne.n	8009868 <vQueueDelete+0x28>
	__asm volatile
 8009852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009856:	f383 8811 	msr	BASEPRI, r3
 800985a:	f3bf 8f6f 	isb	sy
 800985e:	f3bf 8f4f 	dsb	sy
 8009862:	60bb      	str	r3, [r7, #8]
}
 8009864:	bf00      	nop
 8009866:	e7fe      	b.n	8009866 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009868:	68f8      	ldr	r0, [r7, #12]
 800986a:	f000 f945 	bl	8009af8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009874:	2b00      	cmp	r3, #0
 8009876:	d102      	bne.n	800987e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f001 ff9b 	bl	800b7b4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800987e:	bf00      	nop
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b086      	sub	sp, #24
 800988a:	af00      	add	r7, sp, #0
 800988c:	60f8      	str	r0, [r7, #12]
 800988e:	60b9      	str	r1, [r7, #8]
 8009890:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009892:	2300      	movs	r3, #0
 8009894:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800989a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10d      	bne.n	80098c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d14d      	bne.n	8009948 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f000 ffc9 	bl	800a848 <xTaskPriorityDisinherit>
 80098b6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	605a      	str	r2, [r3, #4]
 80098be:	e043      	b.n	8009948 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d119      	bne.n	80098fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6898      	ldr	r0, [r3, #8]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ce:	461a      	mov	r2, r3
 80098d0:	68b9      	ldr	r1, [r7, #8]
 80098d2:	f002 f8ad 	bl	800ba30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	689a      	ldr	r2, [r3, #8]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098de:	441a      	add	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	689a      	ldr	r2, [r3, #8]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d32b      	bcc.n	8009948 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	609a      	str	r2, [r3, #8]
 80098f8:	e026      	b.n	8009948 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	68d8      	ldr	r0, [r3, #12]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009902:	461a      	mov	r2, r3
 8009904:	68b9      	ldr	r1, [r7, #8]
 8009906:	f002 f893 	bl	800ba30 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	68da      	ldr	r2, [r3, #12]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009912:	425b      	negs	r3, r3
 8009914:	441a      	add	r2, r3
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	68da      	ldr	r2, [r3, #12]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	429a      	cmp	r2, r3
 8009924:	d207      	bcs.n	8009936 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	685a      	ldr	r2, [r3, #4]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800992e:	425b      	negs	r3, r3
 8009930:	441a      	add	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b02      	cmp	r3, #2
 800993a:	d105      	bne.n	8009948 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d002      	beq.n	8009948 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	3b01      	subs	r3, #1
 8009946:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	1c5a      	adds	r2, r3, #1
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009950:	697b      	ldr	r3, [r7, #20]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3718      	adds	r7, #24
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b082      	sub	sp, #8
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
 8009962:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009968:	2b00      	cmp	r3, #0
 800996a:	d018      	beq.n	800999e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	68da      	ldr	r2, [r3, #12]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009974:	441a      	add	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	68da      	ldr	r2, [r3, #12]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	429a      	cmp	r2, r3
 8009984:	d303      	bcc.n	800998e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	68d9      	ldr	r1, [r3, #12]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009996:	461a      	mov	r2, r3
 8009998:	6838      	ldr	r0, [r7, #0]
 800999a:	f002 f849 	bl	800ba30 <memcpy>
	}
}
 800999e:	bf00      	nop
 80099a0:	3708      	adds	r7, #8
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b084      	sub	sp, #16
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80099ae:	f001 fd3d 	bl	800b42c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80099ba:	e011      	b.n	80099e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d012      	beq.n	80099ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	3324      	adds	r3, #36	; 0x24
 80099c8:	4618      	mov	r0, r3
 80099ca:	f000 fd4d 	bl	800a468 <xTaskRemoveFromEventList>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d001      	beq.n	80099d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80099d4:	f000 fe34 	bl	800a640 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80099d8:	7bfb      	ldrb	r3, [r7, #15]
 80099da:	3b01      	subs	r3, #1
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80099e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	dce9      	bgt.n	80099bc <prvUnlockQueue+0x16>
 80099e8:	e000      	b.n	80099ec <prvUnlockQueue+0x46>
					break;
 80099ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	22ff      	movs	r2, #255	; 0xff
 80099f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80099f4:	f001 fd4a 	bl	800b48c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80099f8:	f001 fd18 	bl	800b42c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a02:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a04:	e011      	b.n	8009a2a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d012      	beq.n	8009a34 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	3310      	adds	r3, #16
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 fd28 	bl	800a468 <xTaskRemoveFromEventList>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d001      	beq.n	8009a22 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009a1e:	f000 fe0f 	bl	800a640 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009a22:	7bbb      	ldrb	r3, [r7, #14]
 8009a24:	3b01      	subs	r3, #1
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	dce9      	bgt.n	8009a06 <prvUnlockQueue+0x60>
 8009a32:	e000      	b.n	8009a36 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009a34:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	22ff      	movs	r2, #255	; 0xff
 8009a3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009a3e:	f001 fd25 	bl	800b48c <vPortExitCritical>
}
 8009a42:	bf00      	nop
 8009a44:	3710      	adds	r7, #16
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	b084      	sub	sp, #16
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009a52:	f001 fceb 	bl	800b42c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d102      	bne.n	8009a64 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	60fb      	str	r3, [r7, #12]
 8009a62:	e001      	b.n	8009a68 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009a64:	2300      	movs	r3, #0
 8009a66:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a68:	f001 fd10 	bl	800b48c <vPortExitCritical>

	return xReturn;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b084      	sub	sp, #16
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009a7e:	f001 fcd5 	bl	800b42c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d102      	bne.n	8009a94 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	60fb      	str	r3, [r7, #12]
 8009a92:	e001      	b.n	8009a98 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009a94:	2300      	movs	r3, #0
 8009a96:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a98:	f001 fcf8 	bl	800b48c <vPortExitCritical>

	return xReturn;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3710      	adds	r7, #16
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
	...

08009aa8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b085      	sub	sp, #20
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	60fb      	str	r3, [r7, #12]
 8009ab6:	e014      	b.n	8009ae2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009ab8:	4a0e      	ldr	r2, [pc, #56]	; (8009af4 <vQueueAddToRegistry+0x4c>)
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d10b      	bne.n	8009adc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009ac4:	490b      	ldr	r1, [pc, #44]	; (8009af4 <vQueueAddToRegistry+0x4c>)
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	683a      	ldr	r2, [r7, #0]
 8009aca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009ace:	4a09      	ldr	r2, [pc, #36]	; (8009af4 <vQueueAddToRegistry+0x4c>)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	00db      	lsls	r3, r3, #3
 8009ad4:	4413      	add	r3, r2
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009ada:	e006      	b.n	8009aea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	3301      	adds	r3, #1
 8009ae0:	60fb      	str	r3, [r7, #12]
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2b07      	cmp	r3, #7
 8009ae6:	d9e7      	bls.n	8009ab8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009ae8:	bf00      	nop
 8009aea:	bf00      	nop
 8009aec:	3714      	adds	r7, #20
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bc80      	pop	{r7}
 8009af2:	4770      	bx	lr
 8009af4:	20000ac0 	.word	0x20000ac0

08009af8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b00:	2300      	movs	r3, #0
 8009b02:	60fb      	str	r3, [r7, #12]
 8009b04:	e016      	b.n	8009b34 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009b06:	4a10      	ldr	r2, [pc, #64]	; (8009b48 <vQueueUnregisterQueue+0x50>)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	00db      	lsls	r3, r3, #3
 8009b0c:	4413      	add	r3, r2
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	687a      	ldr	r2, [r7, #4]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d10b      	bne.n	8009b2e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009b16:	4a0c      	ldr	r2, [pc, #48]	; (8009b48 <vQueueUnregisterQueue+0x50>)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009b20:	4a09      	ldr	r2, [pc, #36]	; (8009b48 <vQueueUnregisterQueue+0x50>)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	00db      	lsls	r3, r3, #3
 8009b26:	4413      	add	r3, r2
 8009b28:	2200      	movs	r2, #0
 8009b2a:	605a      	str	r2, [r3, #4]
				break;
 8009b2c:	e006      	b.n	8009b3c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	3301      	adds	r3, #1
 8009b32:	60fb      	str	r3, [r7, #12]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2b07      	cmp	r3, #7
 8009b38:	d9e5      	bls.n	8009b06 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009b3a:	bf00      	nop
 8009b3c:	bf00      	nop
 8009b3e:	3714      	adds	r7, #20
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bc80      	pop	{r7}
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	20000ac0 	.word	0x20000ac0

08009b4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b086      	sub	sp, #24
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009b5c:	f001 fc66 	bl	800b42c <vPortEnterCritical>
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b66:	b25b      	sxtb	r3, r3
 8009b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b6c:	d103      	bne.n	8009b76 <vQueueWaitForMessageRestricted+0x2a>
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	2200      	movs	r2, #0
 8009b72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b7c:	b25b      	sxtb	r3, r3
 8009b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b82:	d103      	bne.n	8009b8c <vQueueWaitForMessageRestricted+0x40>
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b8c:	f001 fc7e 	bl	800b48c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d106      	bne.n	8009ba6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	3324      	adds	r3, #36	; 0x24
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	68b9      	ldr	r1, [r7, #8]
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f000 fc35 	bl	800a410 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009ba6:	6978      	ldr	r0, [r7, #20]
 8009ba8:	f7ff fefd 	bl	80099a6 <prvUnlockQueue>
	}
 8009bac:	bf00      	nop
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b08e      	sub	sp, #56	; 0x38
 8009bb8:	af04      	add	r7, sp, #16
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	607a      	str	r2, [r7, #4]
 8009bc0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d10a      	bne.n	8009bde <xTaskCreateStatic+0x2a>
	__asm volatile
 8009bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bcc:	f383 8811 	msr	BASEPRI, r3
 8009bd0:	f3bf 8f6f 	isb	sy
 8009bd4:	f3bf 8f4f 	dsb	sy
 8009bd8:	623b      	str	r3, [r7, #32]
}
 8009bda:	bf00      	nop
 8009bdc:	e7fe      	b.n	8009bdc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10a      	bne.n	8009bfa <xTaskCreateStatic+0x46>
	__asm volatile
 8009be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be8:	f383 8811 	msr	BASEPRI, r3
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f3bf 8f4f 	dsb	sy
 8009bf4:	61fb      	str	r3, [r7, #28]
}
 8009bf6:	bf00      	nop
 8009bf8:	e7fe      	b.n	8009bf8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009bfa:	235c      	movs	r3, #92	; 0x5c
 8009bfc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	2b5c      	cmp	r3, #92	; 0x5c
 8009c02:	d00a      	beq.n	8009c1a <xTaskCreateStatic+0x66>
	__asm volatile
 8009c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c08:	f383 8811 	msr	BASEPRI, r3
 8009c0c:	f3bf 8f6f 	isb	sy
 8009c10:	f3bf 8f4f 	dsb	sy
 8009c14:	61bb      	str	r3, [r7, #24]
}
 8009c16:	bf00      	nop
 8009c18:	e7fe      	b.n	8009c18 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d01e      	beq.n	8009c5e <xTaskCreateStatic+0xaa>
 8009c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d01b      	beq.n	8009c5e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c28:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c2e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c32:	2202      	movs	r2, #2
 8009c34:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009c38:	2300      	movs	r3, #0
 8009c3a:	9303      	str	r3, [sp, #12]
 8009c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3e:	9302      	str	r3, [sp, #8]
 8009c40:	f107 0314 	add.w	r3, r7, #20
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	687a      	ldr	r2, [r7, #4]
 8009c4e:	68b9      	ldr	r1, [r7, #8]
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f000 f850 	bl	8009cf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009c56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009c58:	f000 f8d8 	bl	8009e0c <prvAddNewTaskToReadyList>
 8009c5c:	e001      	b.n	8009c62 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009c62:	697b      	ldr	r3, [r7, #20]
	}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3728      	adds	r7, #40	; 0x28
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b08c      	sub	sp, #48	; 0x30
 8009c70:	af04      	add	r7, sp, #16
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c7c:	88fb      	ldrh	r3, [r7, #6]
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	4618      	mov	r0, r3
 8009c82:	f001 fcd3 	bl	800b62c <pvPortMalloc>
 8009c86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00e      	beq.n	8009cac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009c8e:	205c      	movs	r0, #92	; 0x5c
 8009c90:	f001 fccc 	bl	800b62c <pvPortMalloc>
 8009c94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d003      	beq.n	8009ca4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	697a      	ldr	r2, [r7, #20]
 8009ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8009ca2:	e005      	b.n	8009cb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009ca4:	6978      	ldr	r0, [r7, #20]
 8009ca6:	f001 fd85 	bl	800b7b4 <vPortFree>
 8009caa:	e001      	b.n	8009cb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009cac:	2300      	movs	r3, #0
 8009cae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d017      	beq.n	8009ce6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009cb6:	69fb      	ldr	r3, [r7, #28]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009cbe:	88fa      	ldrh	r2, [r7, #6]
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	9303      	str	r3, [sp, #12]
 8009cc4:	69fb      	ldr	r3, [r7, #28]
 8009cc6:	9302      	str	r3, [sp, #8]
 8009cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cca:	9301      	str	r3, [sp, #4]
 8009ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cce:	9300      	str	r3, [sp, #0]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	68b9      	ldr	r1, [r7, #8]
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	f000 f80e 	bl	8009cf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cda:	69f8      	ldr	r0, [r7, #28]
 8009cdc:	f000 f896 	bl	8009e0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	61bb      	str	r3, [r7, #24]
 8009ce4:	e002      	b.n	8009cec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8009cea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009cec:	69bb      	ldr	r3, [r7, #24]
	}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3720      	adds	r7, #32
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}

08009cf6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009cf6:	b580      	push	{r7, lr}
 8009cf8:	b088      	sub	sp, #32
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	60f8      	str	r0, [r7, #12]
 8009cfe:	60b9      	str	r1, [r7, #8]
 8009d00:	607a      	str	r2, [r7, #4]
 8009d02:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d06:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	009b      	lsls	r3, r3, #2
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	21a5      	movs	r1, #165	; 0xa5
 8009d10:	f001 fe9c 	bl	800ba4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009d1e:	3b01      	subs	r3, #1
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	4413      	add	r3, r2
 8009d24:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	f023 0307 	bic.w	r3, r3, #7
 8009d2c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	f003 0307 	and.w	r3, r3, #7
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00a      	beq.n	8009d4e <prvInitialiseNewTask+0x58>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d3c:	f383 8811 	msr	BASEPRI, r3
 8009d40:	f3bf 8f6f 	isb	sy
 8009d44:	f3bf 8f4f 	dsb	sy
 8009d48:	617b      	str	r3, [r7, #20]
}
 8009d4a:	bf00      	nop
 8009d4c:	e7fe      	b.n	8009d4c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009d4e:	2300      	movs	r3, #0
 8009d50:	61fb      	str	r3, [r7, #28]
 8009d52:	e012      	b.n	8009d7a <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009d54:	68ba      	ldr	r2, [r7, #8]
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	4413      	add	r3, r2
 8009d5a:	7819      	ldrb	r1, [r3, #0]
 8009d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	4413      	add	r3, r2
 8009d62:	3334      	adds	r3, #52	; 0x34
 8009d64:	460a      	mov	r2, r1
 8009d66:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8009d68:	68ba      	ldr	r2, [r7, #8]
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d006      	beq.n	8009d82 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009d74:	69fb      	ldr	r3, [r7, #28]
 8009d76:	3301      	adds	r3, #1
 8009d78:	61fb      	str	r3, [r7, #28]
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	2b0f      	cmp	r3, #15
 8009d7e:	d9e9      	bls.n	8009d54 <prvInitialiseNewTask+0x5e>
 8009d80:	e000      	b.n	8009d84 <prvInitialiseNewTask+0x8e>
		{
			break;
 8009d82:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d86:	2200      	movs	r2, #0
 8009d88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d8e:	2b37      	cmp	r3, #55	; 0x37
 8009d90:	d901      	bls.n	8009d96 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009d92:	2337      	movs	r3, #55	; 0x37
 8009d94:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d9a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009da0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009da4:	2200      	movs	r2, #0
 8009da6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009daa:	3304      	adds	r3, #4
 8009dac:	4618      	mov	r0, r3
 8009dae:	f7ff f896 	bl	8008ede <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db4:	3318      	adds	r3, #24
 8009db6:	4618      	mov	r0, r3
 8009db8:	f7ff f891 	bl	8008ede <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dc0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dc4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dd0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 8009de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de2:	2200      	movs	r2, #0
 8009de4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009de8:	683a      	ldr	r2, [r7, #0]
 8009dea:	68f9      	ldr	r1, [r7, #12]
 8009dec:	69b8      	ldr	r0, [r7, #24]
 8009dee:	f001 fa29 	bl	800b244 <pxPortInitialiseStack>
 8009df2:	4602      	mov	r2, r0
 8009df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d002      	beq.n	8009e04 <prvInitialiseNewTask+0x10e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e02:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e04:	bf00      	nop
 8009e06:	3720      	adds	r7, #32
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009e14:	f001 fb0a 	bl	800b42c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009e18:	4b2d      	ldr	r3, [pc, #180]	; (8009ed0 <prvAddNewTaskToReadyList+0xc4>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	4a2c      	ldr	r2, [pc, #176]	; (8009ed0 <prvAddNewTaskToReadyList+0xc4>)
 8009e20:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009e22:	4b2c      	ldr	r3, [pc, #176]	; (8009ed4 <prvAddNewTaskToReadyList+0xc8>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d109      	bne.n	8009e3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009e2a:	4a2a      	ldr	r2, [pc, #168]	; (8009ed4 <prvAddNewTaskToReadyList+0xc8>)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009e30:	4b27      	ldr	r3, [pc, #156]	; (8009ed0 <prvAddNewTaskToReadyList+0xc4>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d110      	bne.n	8009e5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009e38:	f000 fc26 	bl	800a688 <prvInitialiseTaskLists>
 8009e3c:	e00d      	b.n	8009e5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009e3e:	4b26      	ldr	r3, [pc, #152]	; (8009ed8 <prvAddNewTaskToReadyList+0xcc>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d109      	bne.n	8009e5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009e46:	4b23      	ldr	r3, [pc, #140]	; (8009ed4 <prvAddNewTaskToReadyList+0xc8>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e50:	429a      	cmp	r2, r3
 8009e52:	d802      	bhi.n	8009e5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009e54:	4a1f      	ldr	r2, [pc, #124]	; (8009ed4 <prvAddNewTaskToReadyList+0xc8>)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009e5a:	4b20      	ldr	r3, [pc, #128]	; (8009edc <prvAddNewTaskToReadyList+0xd0>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3301      	adds	r3, #1
 8009e60:	4a1e      	ldr	r2, [pc, #120]	; (8009edc <prvAddNewTaskToReadyList+0xd0>)
 8009e62:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009e64:	4b1d      	ldr	r3, [pc, #116]	; (8009edc <prvAddNewTaskToReadyList+0xd0>)
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e70:	4b1b      	ldr	r3, [pc, #108]	; (8009ee0 <prvAddNewTaskToReadyList+0xd4>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d903      	bls.n	8009e80 <prvAddNewTaskToReadyList+0x74>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e7c:	4a18      	ldr	r2, [pc, #96]	; (8009ee0 <prvAddNewTaskToReadyList+0xd4>)
 8009e7e:	6013      	str	r3, [r2, #0]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e84:	4613      	mov	r3, r2
 8009e86:	009b      	lsls	r3, r3, #2
 8009e88:	4413      	add	r3, r2
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	4a15      	ldr	r2, [pc, #84]	; (8009ee4 <prvAddNewTaskToReadyList+0xd8>)
 8009e8e:	441a      	add	r2, r3
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	3304      	adds	r3, #4
 8009e94:	4619      	mov	r1, r3
 8009e96:	4610      	mov	r0, r2
 8009e98:	f7ff f82d 	bl	8008ef6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009e9c:	f001 faf6 	bl	800b48c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009ea0:	4b0d      	ldr	r3, [pc, #52]	; (8009ed8 <prvAddNewTaskToReadyList+0xcc>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00e      	beq.n	8009ec6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009ea8:	4b0a      	ldr	r3, [pc, #40]	; (8009ed4 <prvAddNewTaskToReadyList+0xc8>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	d207      	bcs.n	8009ec6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009eb6:	4b0c      	ldr	r3, [pc, #48]	; (8009ee8 <prvAddNewTaskToReadyList+0xdc>)
 8009eb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ebc:	601a      	str	r2, [r3, #0]
 8009ebe:	f3bf 8f4f 	dsb	sy
 8009ec2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ec6:	bf00      	nop
 8009ec8:	3708      	adds	r7, #8
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	20000fd4 	.word	0x20000fd4
 8009ed4:	20000b00 	.word	0x20000b00
 8009ed8:	20000fe0 	.word	0x20000fe0
 8009edc:	20000ff0 	.word	0x20000ff0
 8009ee0:	20000fdc 	.word	0x20000fdc
 8009ee4:	20000b04 	.word	0x20000b04
 8009ee8:	e000ed04 	.word	0xe000ed04

08009eec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d017      	beq.n	8009f2e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009efe:	4b13      	ldr	r3, [pc, #76]	; (8009f4c <vTaskDelay+0x60>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00a      	beq.n	8009f1c <vTaskDelay+0x30>
	__asm volatile
 8009f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	60bb      	str	r3, [r7, #8]
}
 8009f18:	bf00      	nop
 8009f1a:	e7fe      	b.n	8009f1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009f1c:	f000 f880 	bl	800a020 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f20:	2100      	movs	r1, #0
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 fe22 	bl	800ab6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009f28:	f000 f888 	bl	800a03c <xTaskResumeAll>
 8009f2c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d107      	bne.n	8009f44 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009f34:	4b06      	ldr	r3, [pc, #24]	; (8009f50 <vTaskDelay+0x64>)
 8009f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f3a:	601a      	str	r2, [r3, #0]
 8009f3c:	f3bf 8f4f 	dsb	sy
 8009f40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f44:	bf00      	nop
 8009f46:	3710      	adds	r7, #16
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	20000ffc 	.word	0x20000ffc
 8009f50:	e000ed04 	.word	0xe000ed04

08009f54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b08a      	sub	sp, #40	; 0x28
 8009f58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009f62:	463a      	mov	r2, r7
 8009f64:	1d39      	adds	r1, r7, #4
 8009f66:	f107 0308 	add.w	r3, r7, #8
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f7fe ff4c 	bl	8008e08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009f70:	6839      	ldr	r1, [r7, #0]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	68ba      	ldr	r2, [r7, #8]
 8009f76:	9202      	str	r2, [sp, #8]
 8009f78:	9301      	str	r3, [sp, #4]
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	9300      	str	r3, [sp, #0]
 8009f7e:	2300      	movs	r3, #0
 8009f80:	460a      	mov	r2, r1
 8009f82:	4921      	ldr	r1, [pc, #132]	; (800a008 <vTaskStartScheduler+0xb4>)
 8009f84:	4821      	ldr	r0, [pc, #132]	; (800a00c <vTaskStartScheduler+0xb8>)
 8009f86:	f7ff fe15 	bl	8009bb4 <xTaskCreateStatic>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	4a20      	ldr	r2, [pc, #128]	; (800a010 <vTaskStartScheduler+0xbc>)
 8009f8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009f90:	4b1f      	ldr	r3, [pc, #124]	; (800a010 <vTaskStartScheduler+0xbc>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d002      	beq.n	8009f9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	617b      	str	r3, [r7, #20]
 8009f9c:	e001      	b.n	8009fa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d102      	bne.n	8009fae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009fa8:	f000 fe3a 	bl	800ac20 <xTimerCreateTimerTask>
 8009fac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d116      	bne.n	8009fe2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb8:	f383 8811 	msr	BASEPRI, r3
 8009fbc:	f3bf 8f6f 	isb	sy
 8009fc0:	f3bf 8f4f 	dsb	sy
 8009fc4:	613b      	str	r3, [r7, #16]
}
 8009fc6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009fc8:	4b12      	ldr	r3, [pc, #72]	; (800a014 <vTaskStartScheduler+0xc0>)
 8009fca:	f04f 32ff 	mov.w	r2, #4294967295
 8009fce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009fd0:	4b11      	ldr	r3, [pc, #68]	; (800a018 <vTaskStartScheduler+0xc4>)
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009fd6:	4b11      	ldr	r3, [pc, #68]	; (800a01c <vTaskStartScheduler+0xc8>)
 8009fd8:	2200      	movs	r2, #0
 8009fda:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009fdc:	f001 f9b4 	bl	800b348 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009fe0:	e00e      	b.n	800a000 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe8:	d10a      	bne.n	800a000 <vTaskStartScheduler+0xac>
	__asm volatile
 8009fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fee:	f383 8811 	msr	BASEPRI, r3
 8009ff2:	f3bf 8f6f 	isb	sy
 8009ff6:	f3bf 8f4f 	dsb	sy
 8009ffa:	60fb      	str	r3, [r7, #12]
}
 8009ffc:	bf00      	nop
 8009ffe:	e7fe      	b.n	8009ffe <vTaskStartScheduler+0xaa>
}
 800a000:	bf00      	nop
 800a002:	3718      	adds	r7, #24
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}
 800a008:	08010350 	.word	0x08010350
 800a00c:	0800a659 	.word	0x0800a659
 800a010:	20000ff8 	.word	0x20000ff8
 800a014:	20000ff4 	.word	0x20000ff4
 800a018:	20000fe0 	.word	0x20000fe0
 800a01c:	20000fd8 	.word	0x20000fd8

0800a020 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a020:	b480      	push	{r7}
 800a022:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a024:	4b04      	ldr	r3, [pc, #16]	; (800a038 <vTaskSuspendAll+0x18>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	3301      	adds	r3, #1
 800a02a:	4a03      	ldr	r2, [pc, #12]	; (800a038 <vTaskSuspendAll+0x18>)
 800a02c:	6013      	str	r3, [r2, #0]
}
 800a02e:	bf00      	nop
 800a030:	46bd      	mov	sp, r7
 800a032:	bc80      	pop	{r7}
 800a034:	4770      	bx	lr
 800a036:	bf00      	nop
 800a038:	20000ffc 	.word	0x20000ffc

0800a03c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a042:	2300      	movs	r3, #0
 800a044:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a046:	2300      	movs	r3, #0
 800a048:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a04a:	4b42      	ldr	r3, [pc, #264]	; (800a154 <xTaskResumeAll+0x118>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d10a      	bne.n	800a068 <xTaskResumeAll+0x2c>
	__asm volatile
 800a052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a056:	f383 8811 	msr	BASEPRI, r3
 800a05a:	f3bf 8f6f 	isb	sy
 800a05e:	f3bf 8f4f 	dsb	sy
 800a062:	603b      	str	r3, [r7, #0]
}
 800a064:	bf00      	nop
 800a066:	e7fe      	b.n	800a066 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a068:	f001 f9e0 	bl	800b42c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a06c:	4b39      	ldr	r3, [pc, #228]	; (800a154 <xTaskResumeAll+0x118>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	3b01      	subs	r3, #1
 800a072:	4a38      	ldr	r2, [pc, #224]	; (800a154 <xTaskResumeAll+0x118>)
 800a074:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a076:	4b37      	ldr	r3, [pc, #220]	; (800a154 <xTaskResumeAll+0x118>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d162      	bne.n	800a144 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a07e:	4b36      	ldr	r3, [pc, #216]	; (800a158 <xTaskResumeAll+0x11c>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d05e      	beq.n	800a144 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a086:	e02f      	b.n	800a0e8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a088:	4b34      	ldr	r3, [pc, #208]	; (800a15c <xTaskResumeAll+0x120>)
 800a08a:	68db      	ldr	r3, [r3, #12]
 800a08c:	68db      	ldr	r3, [r3, #12]
 800a08e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	3318      	adds	r3, #24
 800a094:	4618      	mov	r0, r3
 800a096:	f7fe ff89 	bl	8008fac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3304      	adds	r3, #4
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f7fe ff84 	bl	8008fac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0a8:	4b2d      	ldr	r3, [pc, #180]	; (800a160 <xTaskResumeAll+0x124>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d903      	bls.n	800a0b8 <xTaskResumeAll+0x7c>
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0b4:	4a2a      	ldr	r2, [pc, #168]	; (800a160 <xTaskResumeAll+0x124>)
 800a0b6:	6013      	str	r3, [r2, #0]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0bc:	4613      	mov	r3, r2
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4a27      	ldr	r2, [pc, #156]	; (800a164 <xTaskResumeAll+0x128>)
 800a0c6:	441a      	add	r2, r3
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	3304      	adds	r3, #4
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	4610      	mov	r0, r2
 800a0d0:	f7fe ff11 	bl	8008ef6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0d8:	4b23      	ldr	r3, [pc, #140]	; (800a168 <xTaskResumeAll+0x12c>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d302      	bcc.n	800a0e8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a0e2:	4b22      	ldr	r3, [pc, #136]	; (800a16c <xTaskResumeAll+0x130>)
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a0e8:	4b1c      	ldr	r3, [pc, #112]	; (800a15c <xTaskResumeAll+0x120>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1cb      	bne.n	800a088 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d001      	beq.n	800a0fa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a0f6:	f000 fb65 	bl	800a7c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a0fa:	4b1d      	ldr	r3, [pc, #116]	; (800a170 <xTaskResumeAll+0x134>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d010      	beq.n	800a128 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a106:	f000 f845 	bl	800a194 <xTaskIncrementTick>
 800a10a:	4603      	mov	r3, r0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d002      	beq.n	800a116 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a110:	4b16      	ldr	r3, [pc, #88]	; (800a16c <xTaskResumeAll+0x130>)
 800a112:	2201      	movs	r2, #1
 800a114:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	3b01      	subs	r3, #1
 800a11a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1f1      	bne.n	800a106 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800a122:	4b13      	ldr	r3, [pc, #76]	; (800a170 <xTaskResumeAll+0x134>)
 800a124:	2200      	movs	r2, #0
 800a126:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a128:	4b10      	ldr	r3, [pc, #64]	; (800a16c <xTaskResumeAll+0x130>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d009      	beq.n	800a144 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a130:	2301      	movs	r3, #1
 800a132:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a134:	4b0f      	ldr	r3, [pc, #60]	; (800a174 <xTaskResumeAll+0x138>)
 800a136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a13a:	601a      	str	r2, [r3, #0]
 800a13c:	f3bf 8f4f 	dsb	sy
 800a140:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a144:	f001 f9a2 	bl	800b48c <vPortExitCritical>

	return xAlreadyYielded;
 800a148:	68bb      	ldr	r3, [r7, #8]
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3710      	adds	r7, #16
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	20000ffc 	.word	0x20000ffc
 800a158:	20000fd4 	.word	0x20000fd4
 800a15c:	20000f94 	.word	0x20000f94
 800a160:	20000fdc 	.word	0x20000fdc
 800a164:	20000b04 	.word	0x20000b04
 800a168:	20000b00 	.word	0x20000b00
 800a16c:	20000fe8 	.word	0x20000fe8
 800a170:	20000fe4 	.word	0x20000fe4
 800a174:	e000ed04 	.word	0xe000ed04

0800a178 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a178:	b480      	push	{r7}
 800a17a:	b083      	sub	sp, #12
 800a17c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a17e:	4b04      	ldr	r3, [pc, #16]	; (800a190 <xTaskGetTickCount+0x18>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a184:	687b      	ldr	r3, [r7, #4]
}
 800a186:	4618      	mov	r0, r3
 800a188:	370c      	adds	r7, #12
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bc80      	pop	{r7}
 800a18e:	4770      	bx	lr
 800a190:	20000fd8 	.word	0x20000fd8

0800a194 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b086      	sub	sp, #24
 800a198:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a19a:	2300      	movs	r3, #0
 800a19c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a19e:	4b51      	ldr	r3, [pc, #324]	; (800a2e4 <xTaskIncrementTick+0x150>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	f040 808e 	bne.w	800a2c4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a1a8:	4b4f      	ldr	r3, [pc, #316]	; (800a2e8 <xTaskIncrementTick+0x154>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a1b0:	4a4d      	ldr	r2, [pc, #308]	; (800a2e8 <xTaskIncrementTick+0x154>)
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d120      	bne.n	800a1fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a1bc:	4b4b      	ldr	r3, [pc, #300]	; (800a2ec <xTaskIncrementTick+0x158>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d00a      	beq.n	800a1dc <xTaskIncrementTick+0x48>
	__asm volatile
 800a1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ca:	f383 8811 	msr	BASEPRI, r3
 800a1ce:	f3bf 8f6f 	isb	sy
 800a1d2:	f3bf 8f4f 	dsb	sy
 800a1d6:	603b      	str	r3, [r7, #0]
}
 800a1d8:	bf00      	nop
 800a1da:	e7fe      	b.n	800a1da <xTaskIncrementTick+0x46>
 800a1dc:	4b43      	ldr	r3, [pc, #268]	; (800a2ec <xTaskIncrementTick+0x158>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	60fb      	str	r3, [r7, #12]
 800a1e2:	4b43      	ldr	r3, [pc, #268]	; (800a2f0 <xTaskIncrementTick+0x15c>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a41      	ldr	r2, [pc, #260]	; (800a2ec <xTaskIncrementTick+0x158>)
 800a1e8:	6013      	str	r3, [r2, #0]
 800a1ea:	4a41      	ldr	r2, [pc, #260]	; (800a2f0 <xTaskIncrementTick+0x15c>)
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	6013      	str	r3, [r2, #0]
 800a1f0:	4b40      	ldr	r3, [pc, #256]	; (800a2f4 <xTaskIncrementTick+0x160>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	4a3f      	ldr	r2, [pc, #252]	; (800a2f4 <xTaskIncrementTick+0x160>)
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	f000 fae3 	bl	800a7c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a1fe:	4b3e      	ldr	r3, [pc, #248]	; (800a2f8 <xTaskIncrementTick+0x164>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	693a      	ldr	r2, [r7, #16]
 800a204:	429a      	cmp	r2, r3
 800a206:	d34e      	bcc.n	800a2a6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a208:	4b38      	ldr	r3, [pc, #224]	; (800a2ec <xTaskIncrementTick+0x158>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d101      	bne.n	800a216 <xTaskIncrementTick+0x82>
 800a212:	2301      	movs	r3, #1
 800a214:	e000      	b.n	800a218 <xTaskIncrementTick+0x84>
 800a216:	2300      	movs	r3, #0
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d004      	beq.n	800a226 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a21c:	4b36      	ldr	r3, [pc, #216]	; (800a2f8 <xTaskIncrementTick+0x164>)
 800a21e:	f04f 32ff 	mov.w	r2, #4294967295
 800a222:	601a      	str	r2, [r3, #0]
					break;
 800a224:	e03f      	b.n	800a2a6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a226:	4b31      	ldr	r3, [pc, #196]	; (800a2ec <xTaskIncrementTick+0x158>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	68db      	ldr	r3, [r3, #12]
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a236:	693a      	ldr	r2, [r7, #16]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d203      	bcs.n	800a246 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a23e:	4a2e      	ldr	r2, [pc, #184]	; (800a2f8 <xTaskIncrementTick+0x164>)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6013      	str	r3, [r2, #0]
						break;
 800a244:	e02f      	b.n	800a2a6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	3304      	adds	r3, #4
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7fe feae 	bl	8008fac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a254:	2b00      	cmp	r3, #0
 800a256:	d004      	beq.n	800a262 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	3318      	adds	r3, #24
 800a25c:	4618      	mov	r0, r3
 800a25e:	f7fe fea5 	bl	8008fac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a266:	4b25      	ldr	r3, [pc, #148]	; (800a2fc <xTaskIncrementTick+0x168>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d903      	bls.n	800a276 <xTaskIncrementTick+0xe2>
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a272:	4a22      	ldr	r2, [pc, #136]	; (800a2fc <xTaskIncrementTick+0x168>)
 800a274:	6013      	str	r3, [r2, #0]
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a27a:	4613      	mov	r3, r2
 800a27c:	009b      	lsls	r3, r3, #2
 800a27e:	4413      	add	r3, r2
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	4a1f      	ldr	r2, [pc, #124]	; (800a300 <xTaskIncrementTick+0x16c>)
 800a284:	441a      	add	r2, r3
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	3304      	adds	r3, #4
 800a28a:	4619      	mov	r1, r3
 800a28c:	4610      	mov	r0, r2
 800a28e:	f7fe fe32 	bl	8008ef6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a296:	4b1b      	ldr	r3, [pc, #108]	; (800a304 <xTaskIncrementTick+0x170>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d3b3      	bcc.n	800a208 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2a4:	e7b0      	b.n	800a208 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a2a6:	4b17      	ldr	r3, [pc, #92]	; (800a304 <xTaskIncrementTick+0x170>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2ac:	4914      	ldr	r1, [pc, #80]	; (800a300 <xTaskIncrementTick+0x16c>)
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	440b      	add	r3, r1
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2b01      	cmp	r3, #1
 800a2bc:	d907      	bls.n	800a2ce <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	617b      	str	r3, [r7, #20]
 800a2c2:	e004      	b.n	800a2ce <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a2c4:	4b10      	ldr	r3, [pc, #64]	; (800a308 <xTaskIncrementTick+0x174>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	4a0f      	ldr	r2, [pc, #60]	; (800a308 <xTaskIncrementTick+0x174>)
 800a2cc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a2ce:	4b0f      	ldr	r3, [pc, #60]	; (800a30c <xTaskIncrementTick+0x178>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d001      	beq.n	800a2da <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a2da:	697b      	ldr	r3, [r7, #20]
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3718      	adds	r7, #24
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}
 800a2e4:	20000ffc 	.word	0x20000ffc
 800a2e8:	20000fd8 	.word	0x20000fd8
 800a2ec:	20000f8c 	.word	0x20000f8c
 800a2f0:	20000f90 	.word	0x20000f90
 800a2f4:	20000fec 	.word	0x20000fec
 800a2f8:	20000ff4 	.word	0x20000ff4
 800a2fc:	20000fdc 	.word	0x20000fdc
 800a300:	20000b04 	.word	0x20000b04
 800a304:	20000b00 	.word	0x20000b00
 800a308:	20000fe4 	.word	0x20000fe4
 800a30c:	20000fe8 	.word	0x20000fe8

0800a310 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a310:	b480      	push	{r7}
 800a312:	b085      	sub	sp, #20
 800a314:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a316:	4b27      	ldr	r3, [pc, #156]	; (800a3b4 <vTaskSwitchContext+0xa4>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d003      	beq.n	800a326 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a31e:	4b26      	ldr	r3, [pc, #152]	; (800a3b8 <vTaskSwitchContext+0xa8>)
 800a320:	2201      	movs	r2, #1
 800a322:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a324:	e041      	b.n	800a3aa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800a326:	4b24      	ldr	r3, [pc, #144]	; (800a3b8 <vTaskSwitchContext+0xa8>)
 800a328:	2200      	movs	r2, #0
 800a32a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a32c:	4b23      	ldr	r3, [pc, #140]	; (800a3bc <vTaskSwitchContext+0xac>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	60fb      	str	r3, [r7, #12]
 800a332:	e010      	b.n	800a356 <vTaskSwitchContext+0x46>
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10a      	bne.n	800a350 <vTaskSwitchContext+0x40>
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	607b      	str	r3, [r7, #4]
}
 800a34c:	bf00      	nop
 800a34e:	e7fe      	b.n	800a34e <vTaskSwitchContext+0x3e>
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	3b01      	subs	r3, #1
 800a354:	60fb      	str	r3, [r7, #12]
 800a356:	491a      	ldr	r1, [pc, #104]	; (800a3c0 <vTaskSwitchContext+0xb0>)
 800a358:	68fa      	ldr	r2, [r7, #12]
 800a35a:	4613      	mov	r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	4413      	add	r3, r2
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	440b      	add	r3, r1
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d0e4      	beq.n	800a334 <vTaskSwitchContext+0x24>
 800a36a:	68fa      	ldr	r2, [r7, #12]
 800a36c:	4613      	mov	r3, r2
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	4413      	add	r3, r2
 800a372:	009b      	lsls	r3, r3, #2
 800a374:	4a12      	ldr	r2, [pc, #72]	; (800a3c0 <vTaskSwitchContext+0xb0>)
 800a376:	4413      	add	r3, r2
 800a378:	60bb      	str	r3, [r7, #8]
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	685a      	ldr	r2, [r3, #4]
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	605a      	str	r2, [r3, #4]
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	685a      	ldr	r2, [r3, #4]
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	3308      	adds	r3, #8
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d104      	bne.n	800a39a <vTaskSwitchContext+0x8a>
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	685a      	ldr	r2, [r3, #4]
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	605a      	str	r2, [r3, #4]
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	68db      	ldr	r3, [r3, #12]
 800a3a0:	4a08      	ldr	r2, [pc, #32]	; (800a3c4 <vTaskSwitchContext+0xb4>)
 800a3a2:	6013      	str	r3, [r2, #0]
 800a3a4:	4a05      	ldr	r2, [pc, #20]	; (800a3bc <vTaskSwitchContext+0xac>)
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	6013      	str	r3, [r2, #0]
}
 800a3aa:	bf00      	nop
 800a3ac:	3714      	adds	r7, #20
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bc80      	pop	{r7}
 800a3b2:	4770      	bx	lr
 800a3b4:	20000ffc 	.word	0x20000ffc
 800a3b8:	20000fe8 	.word	0x20000fe8
 800a3bc:	20000fdc 	.word	0x20000fdc
 800a3c0:	20000b04 	.word	0x20000b04
 800a3c4:	20000b00 	.word	0x20000b00

0800a3c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d10a      	bne.n	800a3ee <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3dc:	f383 8811 	msr	BASEPRI, r3
 800a3e0:	f3bf 8f6f 	isb	sy
 800a3e4:	f3bf 8f4f 	dsb	sy
 800a3e8:	60fb      	str	r3, [r7, #12]
}
 800a3ea:	bf00      	nop
 800a3ec:	e7fe      	b.n	800a3ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a3ee:	4b07      	ldr	r3, [pc, #28]	; (800a40c <vTaskPlaceOnEventList+0x44>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	3318      	adds	r3, #24
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f7fe fda0 	bl	8008f3c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a3fc:	2101      	movs	r1, #1
 800a3fe:	6838      	ldr	r0, [r7, #0]
 800a400:	f000 fbb4 	bl	800ab6c <prvAddCurrentTaskToDelayedList>
}
 800a404:	bf00      	nop
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	20000b00 	.word	0x20000b00

0800a410 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a410:	b580      	push	{r7, lr}
 800a412:	b086      	sub	sp, #24
 800a414:	af00      	add	r7, sp, #0
 800a416:	60f8      	str	r0, [r7, #12]
 800a418:	60b9      	str	r1, [r7, #8]
 800a41a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d10a      	bne.n	800a438 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a426:	f383 8811 	msr	BASEPRI, r3
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	f3bf 8f4f 	dsb	sy
 800a432:	617b      	str	r3, [r7, #20]
}
 800a434:	bf00      	nop
 800a436:	e7fe      	b.n	800a436 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a438:	4b0a      	ldr	r3, [pc, #40]	; (800a464 <vTaskPlaceOnEventListRestricted+0x54>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	3318      	adds	r3, #24
 800a43e:	4619      	mov	r1, r3
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f7fe fd58 	bl	8008ef6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d002      	beq.n	800a452 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a44c:	f04f 33ff 	mov.w	r3, #4294967295
 800a450:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a452:	6879      	ldr	r1, [r7, #4]
 800a454:	68b8      	ldr	r0, [r7, #8]
 800a456:	f000 fb89 	bl	800ab6c <prvAddCurrentTaskToDelayedList>
	}
 800a45a:	bf00      	nop
 800a45c:	3718      	adds	r7, #24
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	20000b00 	.word	0x20000b00

0800a468 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b086      	sub	sp, #24
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	68db      	ldr	r3, [r3, #12]
 800a476:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d10a      	bne.n	800a494 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a482:	f383 8811 	msr	BASEPRI, r3
 800a486:	f3bf 8f6f 	isb	sy
 800a48a:	f3bf 8f4f 	dsb	sy
 800a48e:	60fb      	str	r3, [r7, #12]
}
 800a490:	bf00      	nop
 800a492:	e7fe      	b.n	800a492 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	3318      	adds	r3, #24
 800a498:	4618      	mov	r0, r3
 800a49a:	f7fe fd87 	bl	8008fac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a49e:	4b1e      	ldr	r3, [pc, #120]	; (800a518 <xTaskRemoveFromEventList+0xb0>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d11d      	bne.n	800a4e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7fe fd7e 	bl	8008fac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4b4:	4b19      	ldr	r3, [pc, #100]	; (800a51c <xTaskRemoveFromEventList+0xb4>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d903      	bls.n	800a4c4 <xTaskRemoveFromEventList+0x5c>
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c0:	4a16      	ldr	r2, [pc, #88]	; (800a51c <xTaskRemoveFromEventList+0xb4>)
 800a4c2:	6013      	str	r3, [r2, #0]
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4c8:	4613      	mov	r3, r2
 800a4ca:	009b      	lsls	r3, r3, #2
 800a4cc:	4413      	add	r3, r2
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	4a13      	ldr	r2, [pc, #76]	; (800a520 <xTaskRemoveFromEventList+0xb8>)
 800a4d2:	441a      	add	r2, r3
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	3304      	adds	r3, #4
 800a4d8:	4619      	mov	r1, r3
 800a4da:	4610      	mov	r0, r2
 800a4dc:	f7fe fd0b 	bl	8008ef6 <vListInsertEnd>
 800a4e0:	e005      	b.n	800a4ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	3318      	adds	r3, #24
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	480e      	ldr	r0, [pc, #56]	; (800a524 <xTaskRemoveFromEventList+0xbc>)
 800a4ea:	f7fe fd04 	bl	8008ef6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4f2:	4b0d      	ldr	r3, [pc, #52]	; (800a528 <xTaskRemoveFromEventList+0xc0>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d905      	bls.n	800a508 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a500:	4b0a      	ldr	r3, [pc, #40]	; (800a52c <xTaskRemoveFromEventList+0xc4>)
 800a502:	2201      	movs	r2, #1
 800a504:	601a      	str	r2, [r3, #0]
 800a506:	e001      	b.n	800a50c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a508:	2300      	movs	r3, #0
 800a50a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800a50c:	697b      	ldr	r3, [r7, #20]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3718      	adds	r7, #24
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	20000ffc 	.word	0x20000ffc
 800a51c:	20000fdc 	.word	0x20000fdc
 800a520:	20000b04 	.word	0x20000b04
 800a524:	20000f94 	.word	0x20000f94
 800a528:	20000b00 	.word	0x20000b00
 800a52c:	20000fe8 	.word	0x20000fe8

0800a530 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a538:	4b06      	ldr	r3, [pc, #24]	; (800a554 <vTaskInternalSetTimeOutState+0x24>)
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a540:	4b05      	ldr	r3, [pc, #20]	; (800a558 <vTaskInternalSetTimeOutState+0x28>)
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	605a      	str	r2, [r3, #4]
}
 800a548:	bf00      	nop
 800a54a:	370c      	adds	r7, #12
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bc80      	pop	{r7}
 800a550:	4770      	bx	lr
 800a552:	bf00      	nop
 800a554:	20000fec 	.word	0x20000fec
 800a558:	20000fd8 	.word	0x20000fd8

0800a55c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b088      	sub	sp, #32
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10a      	bne.n	800a582 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a570:	f383 8811 	msr	BASEPRI, r3
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	f3bf 8f4f 	dsb	sy
 800a57c:	613b      	str	r3, [r7, #16]
}
 800a57e:	bf00      	nop
 800a580:	e7fe      	b.n	800a580 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10a      	bne.n	800a59e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a58c:	f383 8811 	msr	BASEPRI, r3
 800a590:	f3bf 8f6f 	isb	sy
 800a594:	f3bf 8f4f 	dsb	sy
 800a598:	60fb      	str	r3, [r7, #12]
}
 800a59a:	bf00      	nop
 800a59c:	e7fe      	b.n	800a59c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a59e:	f000 ff45 	bl	800b42c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a5a2:	4b24      	ldr	r3, [pc, #144]	; (800a634 <xTaskCheckForTimeOut+0xd8>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	69ba      	ldr	r2, [r7, #24]
 800a5ae:	1ad3      	subs	r3, r2, r3
 800a5b0:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != pdFALSE )
 800a5b2:	4b21      	ldr	r3, [pc, #132]	; (800a638 <xTaskCheckForTimeOut+0xdc>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d007      	beq.n	800a5ce <xTaskCheckForTimeOut+0x72>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 800a5be:	4b1e      	ldr	r3, [pc, #120]	; (800a638 <xTaskCheckForTimeOut+0xdc>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
				xReturn = pdTRUE;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	61fb      	str	r3, [r7, #28]
 800a5cc:	e02b      	b.n	800a626 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d6:	d102      	bne.n	800a5de <xTaskCheckForTimeOut+0x82>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	61fb      	str	r3, [r7, #28]
 800a5dc:	e023      	b.n	800a626 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681a      	ldr	r2, [r3, #0]
 800a5e2:	4b16      	ldr	r3, [pc, #88]	; (800a63c <xTaskCheckForTimeOut+0xe0>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d007      	beq.n	800a5fa <xTaskCheckForTimeOut+0x9e>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	69ba      	ldr	r2, [r7, #24]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d302      	bcc.n	800a5fa <xTaskCheckForTimeOut+0x9e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	61fb      	str	r3, [r7, #28]
 800a5f8:	e015      	b.n	800a626 <xTaskCheckForTimeOut+0xca>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	697a      	ldr	r2, [r7, #20]
 800a600:	429a      	cmp	r2, r3
 800a602:	d20b      	bcs.n	800a61c <xTaskCheckForTimeOut+0xc0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	1ad2      	subs	r2, r2, r3
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f7ff ff8d 	bl	800a530 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a616:	2300      	movs	r3, #0
 800a618:	61fb      	str	r3, [r7, #28]
 800a61a:	e004      	b.n	800a626 <xTaskCheckForTimeOut+0xca>
		}
		else
		{
			*pxTicksToWait = 0;
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	2200      	movs	r2, #0
 800a620:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a622:	2301      	movs	r3, #1
 800a624:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a626:	f000 ff31 	bl	800b48c <vPortExitCritical>

	return xReturn;
 800a62a:	69fb      	ldr	r3, [r7, #28]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3720      	adds	r7, #32
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	20000fd8 	.word	0x20000fd8
 800a638:	20000b00 	.word	0x20000b00
 800a63c:	20000fec 	.word	0x20000fec

0800a640 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a640:	b480      	push	{r7}
 800a642:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a644:	4b03      	ldr	r3, [pc, #12]	; (800a654 <vTaskMissedYield+0x14>)
 800a646:	2201      	movs	r2, #1
 800a648:	601a      	str	r2, [r3, #0]
}
 800a64a:	bf00      	nop
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bc80      	pop	{r7}
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	20000fe8 	.word	0x20000fe8

0800a658 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a660:	f000 f852 	bl	800a708 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a664:	4b06      	ldr	r3, [pc, #24]	; (800a680 <prvIdleTask+0x28>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d9f9      	bls.n	800a660 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a66c:	4b05      	ldr	r3, [pc, #20]	; (800a684 <prvIdleTask+0x2c>)
 800a66e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	f3bf 8f4f 	dsb	sy
 800a678:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a67c:	e7f0      	b.n	800a660 <prvIdleTask+0x8>
 800a67e:	bf00      	nop
 800a680:	20000b04 	.word	0x20000b04
 800a684:	e000ed04 	.word	0xe000ed04

0800a688 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a68e:	2300      	movs	r3, #0
 800a690:	607b      	str	r3, [r7, #4]
 800a692:	e00c      	b.n	800a6ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	4613      	mov	r3, r2
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	4413      	add	r3, r2
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4a12      	ldr	r2, [pc, #72]	; (800a6e8 <prvInitialiseTaskLists+0x60>)
 800a6a0:	4413      	add	r3, r2
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7fe fbfc 	bl	8008ea0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	607b      	str	r3, [r7, #4]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b37      	cmp	r3, #55	; 0x37
 800a6b2:	d9ef      	bls.n	800a694 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a6b4:	480d      	ldr	r0, [pc, #52]	; (800a6ec <prvInitialiseTaskLists+0x64>)
 800a6b6:	f7fe fbf3 	bl	8008ea0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a6ba:	480d      	ldr	r0, [pc, #52]	; (800a6f0 <prvInitialiseTaskLists+0x68>)
 800a6bc:	f7fe fbf0 	bl	8008ea0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a6c0:	480c      	ldr	r0, [pc, #48]	; (800a6f4 <prvInitialiseTaskLists+0x6c>)
 800a6c2:	f7fe fbed 	bl	8008ea0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a6c6:	480c      	ldr	r0, [pc, #48]	; (800a6f8 <prvInitialiseTaskLists+0x70>)
 800a6c8:	f7fe fbea 	bl	8008ea0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a6cc:	480b      	ldr	r0, [pc, #44]	; (800a6fc <prvInitialiseTaskLists+0x74>)
 800a6ce:	f7fe fbe7 	bl	8008ea0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a6d2:	4b0b      	ldr	r3, [pc, #44]	; (800a700 <prvInitialiseTaskLists+0x78>)
 800a6d4:	4a05      	ldr	r2, [pc, #20]	; (800a6ec <prvInitialiseTaskLists+0x64>)
 800a6d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a6d8:	4b0a      	ldr	r3, [pc, #40]	; (800a704 <prvInitialiseTaskLists+0x7c>)
 800a6da:	4a05      	ldr	r2, [pc, #20]	; (800a6f0 <prvInitialiseTaskLists+0x68>)
 800a6dc:	601a      	str	r2, [r3, #0]
}
 800a6de:	bf00      	nop
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	20000b04 	.word	0x20000b04
 800a6ec:	20000f64 	.word	0x20000f64
 800a6f0:	20000f78 	.word	0x20000f78
 800a6f4:	20000f94 	.word	0x20000f94
 800a6f8:	20000fa8 	.word	0x20000fa8
 800a6fc:	20000fc0 	.word	0x20000fc0
 800a700:	20000f8c 	.word	0x20000f8c
 800a704:	20000f90 	.word	0x20000f90

0800a708 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a70e:	e019      	b.n	800a744 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a710:	f000 fe8c 	bl	800b42c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a714:	4b10      	ldr	r3, [pc, #64]	; (800a758 <prvCheckTasksWaitingTermination+0x50>)
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3304      	adds	r3, #4
 800a720:	4618      	mov	r0, r3
 800a722:	f7fe fc43 	bl	8008fac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a726:	4b0d      	ldr	r3, [pc, #52]	; (800a75c <prvCheckTasksWaitingTermination+0x54>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	3b01      	subs	r3, #1
 800a72c:	4a0b      	ldr	r2, [pc, #44]	; (800a75c <prvCheckTasksWaitingTermination+0x54>)
 800a72e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a730:	4b0b      	ldr	r3, [pc, #44]	; (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3b01      	subs	r3, #1
 800a736:	4a0a      	ldr	r2, [pc, #40]	; (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a738:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a73a:	f000 fea7 	bl	800b48c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 f810 	bl	800a764 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a744:	4b06      	ldr	r3, [pc, #24]	; (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d1e1      	bne.n	800a710 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a74c:	bf00      	nop
 800a74e:	bf00      	nop
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	20000fa8 	.word	0x20000fa8
 800a75c:	20000fd4 	.word	0x20000fd4
 800a760:	20000fbc 	.word	0x20000fbc

0800a764 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a772:	2b00      	cmp	r3, #0
 800a774:	d108      	bne.n	800a788 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a77a:	4618      	mov	r0, r3
 800a77c:	f001 f81a 	bl	800b7b4 <vPortFree>
				vPortFree( pxTCB );
 800a780:	6878      	ldr	r0, [r7, #4]
 800a782:	f001 f817 	bl	800b7b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a786:	e018      	b.n	800a7ba <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d103      	bne.n	800a79a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f001 f80e 	bl	800b7b4 <vPortFree>
	}
 800a798:	e00f      	b.n	800a7ba <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a7a0:	2b02      	cmp	r3, #2
 800a7a2:	d00a      	beq.n	800a7ba <prvDeleteTCB+0x56>
	__asm volatile
 800a7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a8:	f383 8811 	msr	BASEPRI, r3
 800a7ac:	f3bf 8f6f 	isb	sy
 800a7b0:	f3bf 8f4f 	dsb	sy
 800a7b4:	60fb      	str	r3, [r7, #12]
}
 800a7b6:	bf00      	nop
 800a7b8:	e7fe      	b.n	800a7b8 <prvDeleteTCB+0x54>
	}
 800a7ba:	bf00      	nop
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
	...

0800a7c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b083      	sub	sp, #12
 800a7c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7ca:	4b0e      	ldr	r3, [pc, #56]	; (800a804 <prvResetNextTaskUnblockTime+0x40>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d101      	bne.n	800a7d8 <prvResetNextTaskUnblockTime+0x14>
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	e000      	b.n	800a7da <prvResetNextTaskUnblockTime+0x16>
 800a7d8:	2300      	movs	r3, #0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d004      	beq.n	800a7e8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7de:	4b0a      	ldr	r3, [pc, #40]	; (800a808 <prvResetNextTaskUnblockTime+0x44>)
 800a7e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a7e6:	e008      	b.n	800a7fa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a7e8:	4b06      	ldr	r3, [pc, #24]	; (800a804 <prvResetNextTaskUnblockTime+0x40>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	685b      	ldr	r3, [r3, #4]
 800a7f6:	4a04      	ldr	r2, [pc, #16]	; (800a808 <prvResetNextTaskUnblockTime+0x44>)
 800a7f8:	6013      	str	r3, [r2, #0]
}
 800a7fa:	bf00      	nop
 800a7fc:	370c      	adds	r7, #12
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bc80      	pop	{r7}
 800a802:	4770      	bx	lr
 800a804:	20000f8c 	.word	0x20000f8c
 800a808:	20000ff4 	.word	0x20000ff4

0800a80c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a812:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <xTaskGetSchedulerState+0x34>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d102      	bne.n	800a820 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a81a:	2301      	movs	r3, #1
 800a81c:	607b      	str	r3, [r7, #4]
 800a81e:	e008      	b.n	800a832 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a820:	4b08      	ldr	r3, [pc, #32]	; (800a844 <xTaskGetSchedulerState+0x38>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d102      	bne.n	800a82e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a828:	2302      	movs	r3, #2
 800a82a:	607b      	str	r3, [r7, #4]
 800a82c:	e001      	b.n	800a832 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a82e:	2300      	movs	r3, #0
 800a830:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a832:	687b      	ldr	r3, [r7, #4]
	}
 800a834:	4618      	mov	r0, r3
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	bc80      	pop	{r7}
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	20000fe0 	.word	0x20000fe0
 800a844:	20000ffc 	.word	0x20000ffc

0800a848 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b086      	sub	sp, #24
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a854:	2300      	movs	r3, #0
 800a856:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d056      	beq.n	800a90c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a85e:	4b2e      	ldr	r3, [pc, #184]	; (800a918 <xTaskPriorityDisinherit+0xd0>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	693a      	ldr	r2, [r7, #16]
 800a864:	429a      	cmp	r2, r3
 800a866:	d00a      	beq.n	800a87e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	60fb      	str	r3, [r7, #12]
}
 800a87a:	bf00      	nop
 800a87c:	e7fe      	b.n	800a87c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10a      	bne.n	800a89c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	60bb      	str	r3, [r7, #8]
}
 800a898:	bf00      	nop
 800a89a:	e7fe      	b.n	800a89a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8a0:	1e5a      	subs	r2, r3, #1
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d02c      	beq.n	800a90c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d128      	bne.n	800a90c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	3304      	adds	r3, #4
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f7fe fb74 	bl	8008fac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8d0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8dc:	4b0f      	ldr	r3, [pc, #60]	; (800a91c <xTaskPriorityDisinherit+0xd4>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d903      	bls.n	800a8ec <xTaskPriorityDisinherit+0xa4>
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8e8:	4a0c      	ldr	r2, [pc, #48]	; (800a91c <xTaskPriorityDisinherit+0xd4>)
 800a8ea:	6013      	str	r3, [r2, #0]
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f0:	4613      	mov	r3, r2
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4413      	add	r3, r2
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	4a09      	ldr	r2, [pc, #36]	; (800a920 <xTaskPriorityDisinherit+0xd8>)
 800a8fa:	441a      	add	r2, r3
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	3304      	adds	r3, #4
 800a900:	4619      	mov	r1, r3
 800a902:	4610      	mov	r0, r2
 800a904:	f7fe faf7 	bl	8008ef6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a908:	2301      	movs	r3, #1
 800a90a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a90c:	697b      	ldr	r3, [r7, #20]
	}
 800a90e:	4618      	mov	r0, r3
 800a910:	3718      	adds	r7, #24
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
 800a916:	bf00      	nop
 800a918:	20000b00 	.word	0x20000b00
 800a91c:	20000fdc 	.word	0x20000fdc
 800a920:	20000b04 	.word	0x20000b04

0800a924 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a924:	b580      	push	{r7, lr}
 800a926:	b086      	sub	sp, #24
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	607a      	str	r2, [r7, #4]
 800a930:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a932:	f000 fd7b 	bl	800b42c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a936:	4b26      	ldr	r3, [pc, #152]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a93e:	b2db      	uxtb	r3, r3
 800a940:	2b02      	cmp	r3, #2
 800a942:	d01a      	beq.n	800a97a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a944:	4b22      	ldr	r3, [pc, #136]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	43d2      	mvns	r2, r2
 800a94e:	400a      	ands	r2, r1
 800a950:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a952:	4b1f      	ldr	r3, [pc, #124]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	2201      	movs	r2, #1
 800a958:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d00b      	beq.n	800a97a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a962:	2101      	movs	r1, #1
 800a964:	6838      	ldr	r0, [r7, #0]
 800a966:	f000 f901 	bl	800ab6c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a96a:	4b1a      	ldr	r3, [pc, #104]	; (800a9d4 <xTaskNotifyWait+0xb0>)
 800a96c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a970:	601a      	str	r2, [r3, #0]
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a97a:	f000 fd87 	bl	800b48c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a97e:	f000 fd55 	bl	800b42c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d004      	beq.n	800a992 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a988:	4b11      	ldr	r3, [pc, #68]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a992:	4b0f      	ldr	r3, [pc, #60]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d002      	beq.n	800a9a6 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	617b      	str	r3, [r7, #20]
 800a9a4:	e008      	b.n	800a9b8 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a9a6:	4b0a      	ldr	r3, [pc, #40]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a9ac:	68ba      	ldr	r2, [r7, #8]
 800a9ae:	43d2      	mvns	r2, r2
 800a9b0:	400a      	ands	r2, r1
 800a9b2:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a9b8:	4b05      	ldr	r3, [pc, #20]	; (800a9d0 <xTaskNotifyWait+0xac>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800a9c2:	f000 fd63 	bl	800b48c <vPortExitCritical>

		return xReturn;
 800a9c6:	697b      	ldr	r3, [r7, #20]
	}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3718      	adds	r7, #24
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}
 800a9d0:	20000b00 	.word	0x20000b00
 800a9d4:	e000ed04 	.word	0xe000ed04

0800a9d8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b08e      	sub	sp, #56	; 0x38
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	603b      	str	r3, [r7, #0]
 800a9e4:	4613      	mov	r3, r2
 800a9e6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d10a      	bne.n	800aa08 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800a9f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f6:	f383 8811 	msr	BASEPRI, r3
 800a9fa:	f3bf 8f6f 	isb	sy
 800a9fe:	f3bf 8f4f 	dsb	sy
 800aa02:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aa04:	bf00      	nop
 800aa06:	e7fe      	b.n	800aa06 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa08:	f000 fdd2 	bl	800b5b0 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800aa10:	f3ef 8211 	mrs	r2, BASEPRI
 800aa14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa18:	f383 8811 	msr	BASEPRI, r3
 800aa1c:	f3bf 8f6f 	isb	sy
 800aa20:	f3bf 8f4f 	dsb	sy
 800aa24:	623a      	str	r2, [r7, #32]
 800aa26:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800aa28:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa2a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d003      	beq.n	800aa3a <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800aa32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800aa3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa3c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800aa40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800aa44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa46:	2202      	movs	r2, #2
 800aa48:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800aa4c:	79fb      	ldrb	r3, [r7, #7]
 800aa4e:	2b04      	cmp	r3, #4
 800aa50:	d828      	bhi.n	800aaa4 <xTaskGenericNotifyFromISR+0xcc>
 800aa52:	a201      	add	r2, pc, #4	; (adr r2, 800aa58 <xTaskGenericNotifyFromISR+0x80>)
 800aa54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa58:	0800aaa5 	.word	0x0800aaa5
 800aa5c:	0800aa6d 	.word	0x0800aa6d
 800aa60:	0800aa7b 	.word	0x0800aa7b
 800aa64:	0800aa87 	.word	0x0800aa87
 800aa68:	0800aa8f 	.word	0x0800aa8f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800aa6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa6e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	431a      	orrs	r2, r3
 800aa74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa76:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800aa78:	e014      	b.n	800aaa4 <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800aa7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa7e:	1c5a      	adds	r2, r3, #1
 800aa80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa82:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800aa84:	e00e      	b.n	800aaa4 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800aa86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa88:	68ba      	ldr	r2, [r7, #8]
 800aa8a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800aa8c:	e00a      	b.n	800aaa4 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800aa8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aa92:	2b02      	cmp	r3, #2
 800aa94:	d003      	beq.n	800aa9e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	68ba      	ldr	r2, [r7, #8]
 800aa9a:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800aa9c:	e001      	b.n	800aaa2 <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800aaa2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800aaa4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d147      	bne.n	800ab3c <xTaskGenericNotifyFromISR+0x164>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800aaac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d00a      	beq.n	800aaca <xTaskGenericNotifyFromISR+0xf2>
	__asm volatile
 800aab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	61bb      	str	r3, [r7, #24]
}
 800aac6:	bf00      	nop
 800aac8:	e7fe      	b.n	800aac8 <xTaskGenericNotifyFromISR+0xf0>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aaca:	4b22      	ldr	r3, [pc, #136]	; (800ab54 <xTaskGenericNotifyFromISR+0x17c>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d11d      	bne.n	800ab0e <xTaskGenericNotifyFromISR+0x136>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	3304      	adds	r3, #4
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7fe fa68 	bl	8008fac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aae0:	4b1d      	ldr	r3, [pc, #116]	; (800ab58 <xTaskGenericNotifyFromISR+0x180>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d903      	bls.n	800aaf0 <xTaskGenericNotifyFromISR+0x118>
 800aae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaec:	4a1a      	ldr	r2, [pc, #104]	; (800ab58 <xTaskGenericNotifyFromISR+0x180>)
 800aaee:	6013      	str	r3, [r2, #0]
 800aaf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaf4:	4613      	mov	r3, r2
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	4413      	add	r3, r2
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	4a17      	ldr	r2, [pc, #92]	; (800ab5c <xTaskGenericNotifyFromISR+0x184>)
 800aafe:	441a      	add	r2, r3
 800ab00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab02:	3304      	adds	r3, #4
 800ab04:	4619      	mov	r1, r3
 800ab06:	4610      	mov	r0, r2
 800ab08:	f7fe f9f5 	bl	8008ef6 <vListInsertEnd>
 800ab0c:	e005      	b.n	800ab1a <xTaskGenericNotifyFromISR+0x142>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ab0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab10:	3318      	adds	r3, #24
 800ab12:	4619      	mov	r1, r3
 800ab14:	4812      	ldr	r0, [pc, #72]	; (800ab60 <xTaskGenericNotifyFromISR+0x188>)
 800ab16:	f7fe f9ee 	bl	8008ef6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab1e:	4b11      	ldr	r3, [pc, #68]	; (800ab64 <xTaskGenericNotifyFromISR+0x18c>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d909      	bls.n	800ab3c <xTaskGenericNotifyFromISR+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800ab28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d003      	beq.n	800ab36 <xTaskGenericNotifyFromISR+0x15e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800ab2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab30:	2201      	movs	r2, #1
 800ab32:	601a      	str	r2, [r3, #0]
 800ab34:	e002      	b.n	800ab3c <xTaskGenericNotifyFromISR+0x164>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 800ab36:	4b0c      	ldr	r3, [pc, #48]	; (800ab68 <xTaskGenericNotifyFromISR+0x190>)
 800ab38:	2201      	movs	r2, #1
 800ab3a:	601a      	str	r2, [r3, #0]
 800ab3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab3e:	617b      	str	r3, [r7, #20]
	__asm volatile
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	f383 8811 	msr	BASEPRI, r3
}
 800ab46:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800ab48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3738      	adds	r7, #56	; 0x38
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}
 800ab52:	bf00      	nop
 800ab54:	20000ffc 	.word	0x20000ffc
 800ab58:	20000fdc 	.word	0x20000fdc
 800ab5c:	20000b04 	.word	0x20000b04
 800ab60:	20000f94 	.word	0x20000f94
 800ab64:	20000b00 	.word	0x20000b00
 800ab68:	20000fe8 	.word	0x20000fe8

0800ab6c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b084      	sub	sp, #16
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ab76:	4b24      	ldr	r3, [pc, #144]	; (800ac08 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800ab7c:	4b23      	ldr	r3, [pc, #140]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2200      	movs	r2, #0
 800ab82:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab86:	4b21      	ldr	r3, [pc, #132]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	f7fe fa0d 	bl	8008fac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab98:	d10a      	bne.n	800abb0 <prvAddCurrentTaskToDelayedList+0x44>
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d007      	beq.n	800abb0 <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aba0:	4b1a      	ldr	r3, [pc, #104]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa0>)
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	3304      	adds	r3, #4
 800aba6:	4619      	mov	r1, r3
 800aba8:	4819      	ldr	r0, [pc, #100]	; (800ac10 <prvAddCurrentTaskToDelayedList+0xa4>)
 800abaa:	f7fe f9a4 	bl	8008ef6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800abae:	e026      	b.n	800abfe <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4413      	add	r3, r2
 800abb6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800abb8:	4b14      	ldr	r3, [pc, #80]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa0>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	68ba      	ldr	r2, [r7, #8]
 800abbe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800abc0:	68ba      	ldr	r2, [r7, #8]
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d209      	bcs.n	800abdc <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abc8:	4b12      	ldr	r3, [pc, #72]	; (800ac14 <prvAddCurrentTaskToDelayedList+0xa8>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	4b0f      	ldr	r3, [pc, #60]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa0>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	3304      	adds	r3, #4
 800abd2:	4619      	mov	r1, r3
 800abd4:	4610      	mov	r0, r2
 800abd6:	f7fe f9b1 	bl	8008f3c <vListInsert>
}
 800abda:	e010      	b.n	800abfe <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abdc:	4b0e      	ldr	r3, [pc, #56]	; (800ac18 <prvAddCurrentTaskToDelayedList+0xac>)
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	4b0a      	ldr	r3, [pc, #40]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa0>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	3304      	adds	r3, #4
 800abe6:	4619      	mov	r1, r3
 800abe8:	4610      	mov	r0, r2
 800abea:	f7fe f9a7 	bl	8008f3c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800abee:	4b0b      	ldr	r3, [pc, #44]	; (800ac1c <prvAddCurrentTaskToDelayedList+0xb0>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	68ba      	ldr	r2, [r7, #8]
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d202      	bcs.n	800abfe <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 800abf8:	4a08      	ldr	r2, [pc, #32]	; (800ac1c <prvAddCurrentTaskToDelayedList+0xb0>)
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	6013      	str	r3, [r2, #0]
}
 800abfe:	bf00      	nop
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	20000fd8 	.word	0x20000fd8
 800ac0c:	20000b00 	.word	0x20000b00
 800ac10:	20000fc0 	.word	0x20000fc0
 800ac14:	20000f90 	.word	0x20000f90
 800ac18:	20000f8c 	.word	0x20000f8c
 800ac1c:	20000ff4 	.word	0x20000ff4

0800ac20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b08a      	sub	sp, #40	; 0x28
 800ac24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ac26:	2300      	movs	r3, #0
 800ac28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ac2a:	f000 facb 	bl	800b1c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ac2e:	4b1c      	ldr	r3, [pc, #112]	; (800aca0 <xTimerCreateTimerTask+0x80>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d021      	beq.n	800ac7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ac36:	2300      	movs	r3, #0
 800ac38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ac3e:	1d3a      	adds	r2, r7, #4
 800ac40:	f107 0108 	add.w	r1, r7, #8
 800ac44:	f107 030c 	add.w	r3, r7, #12
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7fe f8f5 	bl	8008e38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ac4e:	6879      	ldr	r1, [r7, #4]
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	9202      	str	r2, [sp, #8]
 800ac56:	9301      	str	r3, [sp, #4]
 800ac58:	2302      	movs	r3, #2
 800ac5a:	9300      	str	r3, [sp, #0]
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	460a      	mov	r2, r1
 800ac60:	4910      	ldr	r1, [pc, #64]	; (800aca4 <xTimerCreateTimerTask+0x84>)
 800ac62:	4811      	ldr	r0, [pc, #68]	; (800aca8 <xTimerCreateTimerTask+0x88>)
 800ac64:	f7fe ffa6 	bl	8009bb4 <xTaskCreateStatic>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	4a10      	ldr	r2, [pc, #64]	; (800acac <xTimerCreateTimerTask+0x8c>)
 800ac6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ac6e:	4b0f      	ldr	r3, [pc, #60]	; (800acac <xTimerCreateTimerTask+0x8c>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d001      	beq.n	800ac7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ac76:	2301      	movs	r3, #1
 800ac78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d10a      	bne.n	800ac96 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ac80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac84:	f383 8811 	msr	BASEPRI, r3
 800ac88:	f3bf 8f6f 	isb	sy
 800ac8c:	f3bf 8f4f 	dsb	sy
 800ac90:	613b      	str	r3, [r7, #16]
}
 800ac92:	bf00      	nop
 800ac94:	e7fe      	b.n	800ac94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ac96:	697b      	ldr	r3, [r7, #20]
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3718      	adds	r7, #24
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}
 800aca0:	20001030 	.word	0x20001030
 800aca4:	08010358 	.word	0x08010358
 800aca8:	0800adcd 	.word	0x0800adcd
 800acac:	20001034 	.word	0x20001034

0800acb0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b08a      	sub	sp, #40	; 0x28
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	607a      	str	r2, [r7, #4]
 800acbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800acbe:	2300      	movs	r3, #0
 800acc0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d10a      	bne.n	800acde <xTimerGenericCommand+0x2e>
	__asm volatile
 800acc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800accc:	f383 8811 	msr	BASEPRI, r3
 800acd0:	f3bf 8f6f 	isb	sy
 800acd4:	f3bf 8f4f 	dsb	sy
 800acd8:	623b      	str	r3, [r7, #32]
}
 800acda:	bf00      	nop
 800acdc:	e7fe      	b.n	800acdc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800acde:	4b1a      	ldr	r3, [pc, #104]	; (800ad48 <xTimerGenericCommand+0x98>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d02a      	beq.n	800ad3c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	2b05      	cmp	r3, #5
 800acf6:	dc18      	bgt.n	800ad2a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800acf8:	f7ff fd88 	bl	800a80c <xTaskGetSchedulerState>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b02      	cmp	r3, #2
 800ad00:	d109      	bne.n	800ad16 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ad02:	4b11      	ldr	r3, [pc, #68]	; (800ad48 <xTimerGenericCommand+0x98>)
 800ad04:	6818      	ldr	r0, [r3, #0]
 800ad06:	f107 0110 	add.w	r1, r7, #16
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad0e:	f7fe fb21 	bl	8009354 <xQueueGenericSend>
 800ad12:	6278      	str	r0, [r7, #36]	; 0x24
 800ad14:	e012      	b.n	800ad3c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ad16:	4b0c      	ldr	r3, [pc, #48]	; (800ad48 <xTimerGenericCommand+0x98>)
 800ad18:	6818      	ldr	r0, [r3, #0]
 800ad1a:	f107 0110 	add.w	r1, r7, #16
 800ad1e:	2300      	movs	r3, #0
 800ad20:	2200      	movs	r2, #0
 800ad22:	f7fe fb17 	bl	8009354 <xQueueGenericSend>
 800ad26:	6278      	str	r0, [r7, #36]	; 0x24
 800ad28:	e008      	b.n	800ad3c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ad2a:	4b07      	ldr	r3, [pc, #28]	; (800ad48 <xTimerGenericCommand+0x98>)
 800ad2c:	6818      	ldr	r0, [r3, #0]
 800ad2e:	f107 0110 	add.w	r1, r7, #16
 800ad32:	2300      	movs	r3, #0
 800ad34:	683a      	ldr	r2, [r7, #0]
 800ad36:	f7fe fc0b 	bl	8009550 <xQueueGenericSendFromISR>
 800ad3a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ad3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3728      	adds	r7, #40	; 0x28
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	20001030 	.word	0x20001030

0800ad4c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b088      	sub	sp, #32
 800ad50:	af02      	add	r7, sp, #8
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad56:	4b1c      	ldr	r3, [pc, #112]	; (800adc8 <prvProcessExpiredTimer+0x7c>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	68db      	ldr	r3, [r3, #12]
 800ad5e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	3304      	adds	r3, #4
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7fe f921 	bl	8008fac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	69db      	ldr	r3, [r3, #28]
 800ad6e:	2b01      	cmp	r3, #1
 800ad70:	d122      	bne.n	800adb8 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	699a      	ldr	r2, [r3, #24]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	18d1      	adds	r1, r2, r3
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	683a      	ldr	r2, [r7, #0]
 800ad7e:	6978      	ldr	r0, [r7, #20]
 800ad80:	f000 f8c8 	bl	800af14 <prvInsertTimerInActiveList>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d016      	beq.n	800adb8 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	9300      	str	r3, [sp, #0]
 800ad8e:	2300      	movs	r3, #0
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	2100      	movs	r1, #0
 800ad94:	6978      	ldr	r0, [r7, #20]
 800ad96:	f7ff ff8b 	bl	800acb0 <xTimerGenericCommand>
 800ad9a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d10a      	bne.n	800adb8 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800ada2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada6:	f383 8811 	msr	BASEPRI, r3
 800adaa:	f3bf 8f6f 	isb	sy
 800adae:	f3bf 8f4f 	dsb	sy
 800adb2:	60fb      	str	r3, [r7, #12]
}
 800adb4:	bf00      	nop
 800adb6:	e7fe      	b.n	800adb6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adbc:	6978      	ldr	r0, [r7, #20]
 800adbe:	4798      	blx	r3
}
 800adc0:	bf00      	nop
 800adc2:	3718      	adds	r7, #24
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}
 800adc8:	20001028 	.word	0x20001028

0800adcc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800add4:	f107 0308 	add.w	r3, r7, #8
 800add8:	4618      	mov	r0, r3
 800adda:	f000 f857 	bl	800ae8c <prvGetNextExpireTime>
 800adde:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	4619      	mov	r1, r3
 800ade4:	68f8      	ldr	r0, [r7, #12]
 800ade6:	f000 f803 	bl	800adf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800adea:	f000 f8d5 	bl	800af98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800adee:	e7f1      	b.n	800add4 <prvTimerTask+0x8>

0800adf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b084      	sub	sp, #16
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800adfa:	f7ff f911 	bl	800a020 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adfe:	f107 0308 	add.w	r3, r7, #8
 800ae02:	4618      	mov	r0, r3
 800ae04:	f000 f866 	bl	800aed4 <prvSampleTimeNow>
 800ae08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d130      	bne.n	800ae72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d10a      	bne.n	800ae2c <prvProcessTimerOrBlockTask+0x3c>
 800ae16:	687a      	ldr	r2, [r7, #4]
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d806      	bhi.n	800ae2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ae1e:	f7ff f90d 	bl	800a03c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ae22:	68f9      	ldr	r1, [r7, #12]
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f7ff ff91 	bl	800ad4c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ae2a:	e024      	b.n	800ae76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d008      	beq.n	800ae44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ae32:	4b13      	ldr	r3, [pc, #76]	; (800ae80 <prvProcessTimerOrBlockTask+0x90>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	bf0c      	ite	eq
 800ae3c:	2301      	moveq	r3, #1
 800ae3e:	2300      	movne	r3, #0
 800ae40:	b2db      	uxtb	r3, r3
 800ae42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ae44:	4b0f      	ldr	r3, [pc, #60]	; (800ae84 <prvProcessTimerOrBlockTask+0x94>)
 800ae46:	6818      	ldr	r0, [r3, #0]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	683a      	ldr	r2, [r7, #0]
 800ae50:	4619      	mov	r1, r3
 800ae52:	f7fe fe7b 	bl	8009b4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ae56:	f7ff f8f1 	bl	800a03c <xTaskResumeAll>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d10a      	bne.n	800ae76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ae60:	4b09      	ldr	r3, [pc, #36]	; (800ae88 <prvProcessTimerOrBlockTask+0x98>)
 800ae62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae66:	601a      	str	r2, [r3, #0]
 800ae68:	f3bf 8f4f 	dsb	sy
 800ae6c:	f3bf 8f6f 	isb	sy
}
 800ae70:	e001      	b.n	800ae76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ae72:	f7ff f8e3 	bl	800a03c <xTaskResumeAll>
}
 800ae76:	bf00      	nop
 800ae78:	3710      	adds	r7, #16
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
 800ae7e:	bf00      	nop
 800ae80:	2000102c 	.word	0x2000102c
 800ae84:	20001030 	.word	0x20001030
 800ae88:	e000ed04 	.word	0xe000ed04

0800ae8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b085      	sub	sp, #20
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ae94:	4b0e      	ldr	r3, [pc, #56]	; (800aed0 <prvGetNextExpireTime+0x44>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	bf0c      	ite	eq
 800ae9e:	2301      	moveq	r3, #1
 800aea0:	2300      	movne	r3, #0
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	461a      	mov	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d105      	bne.n	800aebe <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aeb2:	4b07      	ldr	r3, [pc, #28]	; (800aed0 <prvGetNextExpireTime+0x44>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	e001      	b.n	800aec2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aebe:	2300      	movs	r3, #0
 800aec0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aec2:	68fb      	ldr	r3, [r7, #12]
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3714      	adds	r7, #20
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bc80      	pop	{r7}
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	20001028 	.word	0x20001028

0800aed4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b084      	sub	sp, #16
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aedc:	f7ff f94c 	bl	800a178 <xTaskGetTickCount>
 800aee0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aee2:	4b0b      	ldr	r3, [pc, #44]	; (800af10 <prvSampleTimeNow+0x3c>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	68fa      	ldr	r2, [r7, #12]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d205      	bcs.n	800aef8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aeec:	f000 f908 	bl	800b100 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2201      	movs	r2, #1
 800aef4:	601a      	str	r2, [r3, #0]
 800aef6:	e002      	b.n	800aefe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2200      	movs	r2, #0
 800aefc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aefe:	4a04      	ldr	r2, [pc, #16]	; (800af10 <prvSampleTimeNow+0x3c>)
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800af04:	68fb      	ldr	r3, [r7, #12]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	20001038 	.word	0x20001038

0800af14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b086      	sub	sp, #24
 800af18:	af00      	add	r7, sp, #0
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
 800af20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800af22:	2300      	movs	r3, #0
 800af24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	68ba      	ldr	r2, [r7, #8]
 800af2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	68fa      	ldr	r2, [r7, #12]
 800af30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800af32:	68ba      	ldr	r2, [r7, #8]
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	429a      	cmp	r2, r3
 800af38:	d812      	bhi.n	800af60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	1ad2      	subs	r2, r2, r3
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	699b      	ldr	r3, [r3, #24]
 800af44:	429a      	cmp	r2, r3
 800af46:	d302      	bcc.n	800af4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800af48:	2301      	movs	r3, #1
 800af4a:	617b      	str	r3, [r7, #20]
 800af4c:	e01b      	b.n	800af86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800af4e:	4b10      	ldr	r3, [pc, #64]	; (800af90 <prvInsertTimerInActiveList+0x7c>)
 800af50:	681a      	ldr	r2, [r3, #0]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	3304      	adds	r3, #4
 800af56:	4619      	mov	r1, r3
 800af58:	4610      	mov	r0, r2
 800af5a:	f7fd ffef 	bl	8008f3c <vListInsert>
 800af5e:	e012      	b.n	800af86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	429a      	cmp	r2, r3
 800af66:	d206      	bcs.n	800af76 <prvInsertTimerInActiveList+0x62>
 800af68:	68ba      	ldr	r2, [r7, #8]
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d302      	bcc.n	800af76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800af70:	2301      	movs	r3, #1
 800af72:	617b      	str	r3, [r7, #20]
 800af74:	e007      	b.n	800af86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800af76:	4b07      	ldr	r3, [pc, #28]	; (800af94 <prvInsertTimerInActiveList+0x80>)
 800af78:	681a      	ldr	r2, [r3, #0]
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4619      	mov	r1, r3
 800af80:	4610      	mov	r0, r2
 800af82:	f7fd ffdb 	bl	8008f3c <vListInsert>
		}
	}

	return xProcessTimerNow;
 800af86:	697b      	ldr	r3, [r7, #20]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3718      	adds	r7, #24
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	2000102c 	.word	0x2000102c
 800af94:	20001028 	.word	0x20001028

0800af98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b08e      	sub	sp, #56	; 0x38
 800af9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af9e:	e09d      	b.n	800b0dc <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	da18      	bge.n	800afd8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800afa6:	1d3b      	adds	r3, r7, #4
 800afa8:	3304      	adds	r3, #4
 800afaa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800afac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d10a      	bne.n	800afc8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800afb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afb6:	f383 8811 	msr	BASEPRI, r3
 800afba:	f3bf 8f6f 	isb	sy
 800afbe:	f3bf 8f4f 	dsb	sy
 800afc2:	61fb      	str	r3, [r7, #28]
}
 800afc4:	bf00      	nop
 800afc6:	e7fe      	b.n	800afc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800afc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afce:	6850      	ldr	r0, [r2, #4]
 800afd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afd2:	6892      	ldr	r2, [r2, #8]
 800afd4:	4611      	mov	r1, r2
 800afd6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	db7d      	blt.n	800b0da <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800afe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe4:	695b      	ldr	r3, [r3, #20]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d004      	beq.n	800aff4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afec:	3304      	adds	r3, #4
 800afee:	4618      	mov	r0, r3
 800aff0:	f7fd ffdc 	bl	8008fac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aff4:	463b      	mov	r3, r7
 800aff6:	4618      	mov	r0, r3
 800aff8:	f7ff ff6c 	bl	800aed4 <prvSampleTimeNow>
 800affc:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2b09      	cmp	r3, #9
 800b002:	d86b      	bhi.n	800b0dc <prvProcessReceivedCommands+0x144>
 800b004:	a201      	add	r2, pc, #4	; (adr r2, 800b00c <prvProcessReceivedCommands+0x74>)
 800b006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b00a:	bf00      	nop
 800b00c:	0800b035 	.word	0x0800b035
 800b010:	0800b035 	.word	0x0800b035
 800b014:	0800b035 	.word	0x0800b035
 800b018:	0800b0dd 	.word	0x0800b0dd
 800b01c:	0800b091 	.word	0x0800b091
 800b020:	0800b0c9 	.word	0x0800b0c9
 800b024:	0800b035 	.word	0x0800b035
 800b028:	0800b035 	.word	0x0800b035
 800b02c:	0800b0dd 	.word	0x0800b0dd
 800b030:	0800b091 	.word	0x0800b091
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b034:	68ba      	ldr	r2, [r7, #8]
 800b036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b038:	699b      	ldr	r3, [r3, #24]
 800b03a:	18d1      	adds	r1, r2, r3
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b040:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b042:	f7ff ff67 	bl	800af14 <prvInsertTimerInActiveList>
 800b046:	4603      	mov	r3, r0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d047      	beq.n	800b0dc <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b04e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b050:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b052:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b056:	69db      	ldr	r3, [r3, #28]
 800b058:	2b01      	cmp	r3, #1
 800b05a:	d13f      	bne.n	800b0dc <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b05c:	68ba      	ldr	r2, [r7, #8]
 800b05e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b060:	699b      	ldr	r3, [r3, #24]
 800b062:	441a      	add	r2, r3
 800b064:	2300      	movs	r3, #0
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	2300      	movs	r3, #0
 800b06a:	2100      	movs	r1, #0
 800b06c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b06e:	f7ff fe1f 	bl	800acb0 <xTimerGenericCommand>
 800b072:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b074:	6a3b      	ldr	r3, [r7, #32]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d130      	bne.n	800b0dc <prvProcessReceivedCommands+0x144>
	__asm volatile
 800b07a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b07e:	f383 8811 	msr	BASEPRI, r3
 800b082:	f3bf 8f6f 	isb	sy
 800b086:	f3bf 8f4f 	dsb	sy
 800b08a:	61bb      	str	r3, [r7, #24]
}
 800b08c:	bf00      	nop
 800b08e:	e7fe      	b.n	800b08e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b090:	68ba      	ldr	r2, [r7, #8]
 800b092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b094:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b098:	699b      	ldr	r3, [r3, #24]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d10a      	bne.n	800b0b4 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800b09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a2:	f383 8811 	msr	BASEPRI, r3
 800b0a6:	f3bf 8f6f 	isb	sy
 800b0aa:	f3bf 8f4f 	dsb	sy
 800b0ae:	617b      	str	r3, [r7, #20]
}
 800b0b0:	bf00      	nop
 800b0b2:	e7fe      	b.n	800b0b2 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b0b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0b6:	699a      	ldr	r2, [r3, #24]
 800b0b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0ba:	18d1      	adds	r1, r2, r3
 800b0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0c2:	f7ff ff27 	bl	800af14 <prvInsertTimerInActiveList>
					break;
 800b0c6:	e009      	b.n	800b0dc <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d104      	bne.n	800b0dc <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800b0d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0d4:	f000 fb6e 	bl	800b7b4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b0d8:	e000      	b.n	800b0dc <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b0da:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b0dc:	4b07      	ldr	r3, [pc, #28]	; (800b0fc <prvProcessReceivedCommands+0x164>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	1d39      	adds	r1, r7, #4
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fe facb 	bl	8009680 <xQueueReceive>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f47f af57 	bne.w	800afa0 <prvProcessReceivedCommands+0x8>
	}
}
 800b0f2:	bf00      	nop
 800b0f4:	bf00      	nop
 800b0f6:	3730      	adds	r7, #48	; 0x30
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}
 800b0fc:	20001030 	.word	0x20001030

0800b100 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b088      	sub	sp, #32
 800b104:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b106:	e045      	b.n	800b194 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b108:	4b2c      	ldr	r3, [pc, #176]	; (800b1bc <prvSwitchTimerLists+0xbc>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	68db      	ldr	r3, [r3, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b112:	4b2a      	ldr	r3, [pc, #168]	; (800b1bc <prvSwitchTimerLists+0xbc>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	68db      	ldr	r3, [r3, #12]
 800b118:	68db      	ldr	r3, [r3, #12]
 800b11a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	3304      	adds	r3, #4
 800b120:	4618      	mov	r0, r3
 800b122:	f7fd ff43 	bl	8008fac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b12a:	68f8      	ldr	r0, [r7, #12]
 800b12c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	69db      	ldr	r3, [r3, #28]
 800b132:	2b01      	cmp	r3, #1
 800b134:	d12e      	bne.n	800b194 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	699b      	ldr	r3, [r3, #24]
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	4413      	add	r3, r2
 800b13e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b140:	68ba      	ldr	r2, [r7, #8]
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	429a      	cmp	r2, r3
 800b146:	d90e      	bls.n	800b166 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	68ba      	ldr	r2, [r7, #8]
 800b14c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b154:	4b19      	ldr	r3, [pc, #100]	; (800b1bc <prvSwitchTimerLists+0xbc>)
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	3304      	adds	r3, #4
 800b15c:	4619      	mov	r1, r3
 800b15e:	4610      	mov	r0, r2
 800b160:	f7fd feec 	bl	8008f3c <vListInsert>
 800b164:	e016      	b.n	800b194 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b166:	2300      	movs	r3, #0
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	2300      	movs	r3, #0
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	2100      	movs	r1, #0
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f7ff fd9d 	bl	800acb0 <xTimerGenericCommand>
 800b176:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d10a      	bne.n	800b194 <prvSwitchTimerLists+0x94>
	__asm volatile
 800b17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b182:	f383 8811 	msr	BASEPRI, r3
 800b186:	f3bf 8f6f 	isb	sy
 800b18a:	f3bf 8f4f 	dsb	sy
 800b18e:	603b      	str	r3, [r7, #0]
}
 800b190:	bf00      	nop
 800b192:	e7fe      	b.n	800b192 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b194:	4b09      	ldr	r3, [pc, #36]	; (800b1bc <prvSwitchTimerLists+0xbc>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1b4      	bne.n	800b108 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b19e:	4b07      	ldr	r3, [pc, #28]	; (800b1bc <prvSwitchTimerLists+0xbc>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b1a4:	4b06      	ldr	r3, [pc, #24]	; (800b1c0 <prvSwitchTimerLists+0xc0>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a04      	ldr	r2, [pc, #16]	; (800b1bc <prvSwitchTimerLists+0xbc>)
 800b1aa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b1ac:	4a04      	ldr	r2, [pc, #16]	; (800b1c0 <prvSwitchTimerLists+0xc0>)
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	6013      	str	r3, [r2, #0]
}
 800b1b2:	bf00      	nop
 800b1b4:	3718      	adds	r7, #24
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	20001028 	.word	0x20001028
 800b1c0:	2000102c 	.word	0x2000102c

0800b1c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b082      	sub	sp, #8
 800b1c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b1ca:	f000 f92f 	bl	800b42c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b1ce:	4b15      	ldr	r3, [pc, #84]	; (800b224 <prvCheckForValidListAndQueue+0x60>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d120      	bne.n	800b218 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b1d6:	4814      	ldr	r0, [pc, #80]	; (800b228 <prvCheckForValidListAndQueue+0x64>)
 800b1d8:	f7fd fe62 	bl	8008ea0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b1dc:	4813      	ldr	r0, [pc, #76]	; (800b22c <prvCheckForValidListAndQueue+0x68>)
 800b1de:	f7fd fe5f 	bl	8008ea0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b1e2:	4b13      	ldr	r3, [pc, #76]	; (800b230 <prvCheckForValidListAndQueue+0x6c>)
 800b1e4:	4a10      	ldr	r2, [pc, #64]	; (800b228 <prvCheckForValidListAndQueue+0x64>)
 800b1e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b1e8:	4b12      	ldr	r3, [pc, #72]	; (800b234 <prvCheckForValidListAndQueue+0x70>)
 800b1ea:	4a10      	ldr	r2, [pc, #64]	; (800b22c <prvCheckForValidListAndQueue+0x68>)
 800b1ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	9300      	str	r3, [sp, #0]
 800b1f2:	4b11      	ldr	r3, [pc, #68]	; (800b238 <prvCheckForValidListAndQueue+0x74>)
 800b1f4:	4a11      	ldr	r2, [pc, #68]	; (800b23c <prvCheckForValidListAndQueue+0x78>)
 800b1f6:	2110      	movs	r1, #16
 800b1f8:	200a      	movs	r0, #10
 800b1fa:	f7fd ff69 	bl	80090d0 <xQueueGenericCreateStatic>
 800b1fe:	4603      	mov	r3, r0
 800b200:	4a08      	ldr	r2, [pc, #32]	; (800b224 <prvCheckForValidListAndQueue+0x60>)
 800b202:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b204:	4b07      	ldr	r3, [pc, #28]	; (800b224 <prvCheckForValidListAndQueue+0x60>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d005      	beq.n	800b218 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b20c:	4b05      	ldr	r3, [pc, #20]	; (800b224 <prvCheckForValidListAndQueue+0x60>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	490b      	ldr	r1, [pc, #44]	; (800b240 <prvCheckForValidListAndQueue+0x7c>)
 800b212:	4618      	mov	r0, r3
 800b214:	f7fe fc48 	bl	8009aa8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b218:	f000 f938 	bl	800b48c <vPortExitCritical>
}
 800b21c:	bf00      	nop
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}
 800b222:	bf00      	nop
 800b224:	20001030 	.word	0x20001030
 800b228:	20001000 	.word	0x20001000
 800b22c:	20001014 	.word	0x20001014
 800b230:	20001028 	.word	0x20001028
 800b234:	2000102c 	.word	0x2000102c
 800b238:	200010dc 	.word	0x200010dc
 800b23c:	2000103c 	.word	0x2000103c
 800b240:	08010360 	.word	0x08010360

0800b244 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b244:	b480      	push	{r7}
 800b246:	b085      	sub	sp, #20
 800b248:	af00      	add	r7, sp, #0
 800b24a:	60f8      	str	r0, [r7, #12]
 800b24c:	60b9      	str	r1, [r7, #8]
 800b24e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	3b04      	subs	r3, #4
 800b254:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b25c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3b04      	subs	r3, #4
 800b262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b264:	68bb      	ldr	r3, [r7, #8]
 800b266:	f023 0201 	bic.w	r2, r3, #1
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	3b04      	subs	r3, #4
 800b272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b274:	4a08      	ldr	r2, [pc, #32]	; (800b298 <pxPortInitialiseStack+0x54>)
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	3b14      	subs	r3, #20
 800b27e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	3b20      	subs	r3, #32
 800b28a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b28c:	68fb      	ldr	r3, [r7, #12]
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3714      	adds	r7, #20
 800b292:	46bd      	mov	sp, r7
 800b294:	bc80      	pop	{r7}
 800b296:	4770      	bx	lr
 800b298:	0800b29d 	.word	0x0800b29d

0800b29c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b2a6:	4b12      	ldr	r3, [pc, #72]	; (800b2f0 <prvTaskExitError+0x54>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ae:	d00a      	beq.n	800b2c6 <prvTaskExitError+0x2a>
	__asm volatile
 800b2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b4:	f383 8811 	msr	BASEPRI, r3
 800b2b8:	f3bf 8f6f 	isb	sy
 800b2bc:	f3bf 8f4f 	dsb	sy
 800b2c0:	60fb      	str	r3, [r7, #12]
}
 800b2c2:	bf00      	nop
 800b2c4:	e7fe      	b.n	800b2c4 <prvTaskExitError+0x28>
	__asm volatile
 800b2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ca:	f383 8811 	msr	BASEPRI, r3
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	60bb      	str	r3, [r7, #8]
}
 800b2d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b2da:	bf00      	nop
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d0fc      	beq.n	800b2dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b2e2:	bf00      	nop
 800b2e4:	bf00      	nop
 800b2e6:	3714      	adds	r7, #20
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bc80      	pop	{r7}
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	20000014 	.word	0x20000014
	...

0800b300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b300:	4b07      	ldr	r3, [pc, #28]	; (800b320 <pxCurrentTCBConst2>)
 800b302:	6819      	ldr	r1, [r3, #0]
 800b304:	6808      	ldr	r0, [r1, #0]
 800b306:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b30a:	f380 8809 	msr	PSP, r0
 800b30e:	f3bf 8f6f 	isb	sy
 800b312:	f04f 0000 	mov.w	r0, #0
 800b316:	f380 8811 	msr	BASEPRI, r0
 800b31a:	f04e 0e0d 	orr.w	lr, lr, #13
 800b31e:	4770      	bx	lr

0800b320 <pxCurrentTCBConst2>:
 800b320:	20000b00 	.word	0x20000b00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b324:	bf00      	nop
 800b326:	bf00      	nop

0800b328 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b328:	4806      	ldr	r0, [pc, #24]	; (800b344 <prvPortStartFirstTask+0x1c>)
 800b32a:	6800      	ldr	r0, [r0, #0]
 800b32c:	6800      	ldr	r0, [r0, #0]
 800b32e:	f380 8808 	msr	MSP, r0
 800b332:	b662      	cpsie	i
 800b334:	b661      	cpsie	f
 800b336:	f3bf 8f4f 	dsb	sy
 800b33a:	f3bf 8f6f 	isb	sy
 800b33e:	df00      	svc	0
 800b340:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b342:	bf00      	nop
 800b344:	e000ed08 	.word	0xe000ed08

0800b348 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b34e:	4b32      	ldr	r3, [pc, #200]	; (800b418 <xPortStartScheduler+0xd0>)
 800b350:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	b2db      	uxtb	r3, r3
 800b358:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	22ff      	movs	r2, #255	; 0xff
 800b35e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	781b      	ldrb	r3, [r3, #0]
 800b364:	b2db      	uxtb	r3, r3
 800b366:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b368:	78fb      	ldrb	r3, [r7, #3]
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b370:	b2da      	uxtb	r2, r3
 800b372:	4b2a      	ldr	r3, [pc, #168]	; (800b41c <xPortStartScheduler+0xd4>)
 800b374:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b376:	4b2a      	ldr	r3, [pc, #168]	; (800b420 <xPortStartScheduler+0xd8>)
 800b378:	2207      	movs	r2, #7
 800b37a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b37c:	e009      	b.n	800b392 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b37e:	4b28      	ldr	r3, [pc, #160]	; (800b420 <xPortStartScheduler+0xd8>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	3b01      	subs	r3, #1
 800b384:	4a26      	ldr	r2, [pc, #152]	; (800b420 <xPortStartScheduler+0xd8>)
 800b386:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b388:	78fb      	ldrb	r3, [r7, #3]
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	005b      	lsls	r3, r3, #1
 800b38e:	b2db      	uxtb	r3, r3
 800b390:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b392:	78fb      	ldrb	r3, [r7, #3]
 800b394:	b2db      	uxtb	r3, r3
 800b396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b39a:	2b80      	cmp	r3, #128	; 0x80
 800b39c:	d0ef      	beq.n	800b37e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b39e:	4b20      	ldr	r3, [pc, #128]	; (800b420 <xPortStartScheduler+0xd8>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f1c3 0307 	rsb	r3, r3, #7
 800b3a6:	2b04      	cmp	r3, #4
 800b3a8:	d00a      	beq.n	800b3c0 <xPortStartScheduler+0x78>
	__asm volatile
 800b3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ae:	f383 8811 	msr	BASEPRI, r3
 800b3b2:	f3bf 8f6f 	isb	sy
 800b3b6:	f3bf 8f4f 	dsb	sy
 800b3ba:	60bb      	str	r3, [r7, #8]
}
 800b3bc:	bf00      	nop
 800b3be:	e7fe      	b.n	800b3be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b3c0:	4b17      	ldr	r3, [pc, #92]	; (800b420 <xPortStartScheduler+0xd8>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	021b      	lsls	r3, r3, #8
 800b3c6:	4a16      	ldr	r2, [pc, #88]	; (800b420 <xPortStartScheduler+0xd8>)
 800b3c8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b3ca:	4b15      	ldr	r3, [pc, #84]	; (800b420 <xPortStartScheduler+0xd8>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b3d2:	4a13      	ldr	r2, [pc, #76]	; (800b420 <xPortStartScheduler+0xd8>)
 800b3d4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	b2da      	uxtb	r2, r3
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b3de:	4b11      	ldr	r3, [pc, #68]	; (800b424 <xPortStartScheduler+0xdc>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	4a10      	ldr	r2, [pc, #64]	; (800b424 <xPortStartScheduler+0xdc>)
 800b3e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b3e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b3ea:	4b0e      	ldr	r3, [pc, #56]	; (800b424 <xPortStartScheduler+0xdc>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	4a0d      	ldr	r2, [pc, #52]	; (800b424 <xPortStartScheduler+0xdc>)
 800b3f0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b3f4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b3f6:	f000 f8b9 	bl	800b56c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b3fa:	4b0b      	ldr	r3, [pc, #44]	; (800b428 <xPortStartScheduler+0xe0>)
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b400:	f7ff ff92 	bl	800b328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b404:	f7fe ff84 	bl	800a310 <vTaskSwitchContext>
	prvTaskExitError();
 800b408:	f7ff ff48 	bl	800b29c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3710      	adds	r7, #16
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop
 800b418:	e000e400 	.word	0xe000e400
 800b41c:	2000112c 	.word	0x2000112c
 800b420:	20001130 	.word	0x20001130
 800b424:	e000ed20 	.word	0xe000ed20
 800b428:	20000014 	.word	0x20000014

0800b42c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b42c:	b480      	push	{r7}
 800b42e:	b083      	sub	sp, #12
 800b430:	af00      	add	r7, sp, #0
	__asm volatile
 800b432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b436:	f383 8811 	msr	BASEPRI, r3
 800b43a:	f3bf 8f6f 	isb	sy
 800b43e:	f3bf 8f4f 	dsb	sy
 800b442:	607b      	str	r3, [r7, #4]
}
 800b444:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b446:	4b0f      	ldr	r3, [pc, #60]	; (800b484 <vPortEnterCritical+0x58>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	3301      	adds	r3, #1
 800b44c:	4a0d      	ldr	r2, [pc, #52]	; (800b484 <vPortEnterCritical+0x58>)
 800b44e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b450:	4b0c      	ldr	r3, [pc, #48]	; (800b484 <vPortEnterCritical+0x58>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	2b01      	cmp	r3, #1
 800b456:	d10f      	bne.n	800b478 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b458:	4b0b      	ldr	r3, [pc, #44]	; (800b488 <vPortEnterCritical+0x5c>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d00a      	beq.n	800b478 <vPortEnterCritical+0x4c>
	__asm volatile
 800b462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b466:	f383 8811 	msr	BASEPRI, r3
 800b46a:	f3bf 8f6f 	isb	sy
 800b46e:	f3bf 8f4f 	dsb	sy
 800b472:	603b      	str	r3, [r7, #0]
}
 800b474:	bf00      	nop
 800b476:	e7fe      	b.n	800b476 <vPortEnterCritical+0x4a>
	}
}
 800b478:	bf00      	nop
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bc80      	pop	{r7}
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	20000014 	.word	0x20000014
 800b488:	e000ed04 	.word	0xe000ed04

0800b48c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b492:	4b11      	ldr	r3, [pc, #68]	; (800b4d8 <vPortExitCritical+0x4c>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d10a      	bne.n	800b4b0 <vPortExitCritical+0x24>
	__asm volatile
 800b49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49e:	f383 8811 	msr	BASEPRI, r3
 800b4a2:	f3bf 8f6f 	isb	sy
 800b4a6:	f3bf 8f4f 	dsb	sy
 800b4aa:	607b      	str	r3, [r7, #4]
}
 800b4ac:	bf00      	nop
 800b4ae:	e7fe      	b.n	800b4ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b4b0:	4b09      	ldr	r3, [pc, #36]	; (800b4d8 <vPortExitCritical+0x4c>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	3b01      	subs	r3, #1
 800b4b6:	4a08      	ldr	r2, [pc, #32]	; (800b4d8 <vPortExitCritical+0x4c>)
 800b4b8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b4ba:	4b07      	ldr	r3, [pc, #28]	; (800b4d8 <vPortExitCritical+0x4c>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d105      	bne.n	800b4ce <vPortExitCritical+0x42>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	f383 8811 	msr	BASEPRI, r3
}
 800b4cc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b4ce:	bf00      	nop
 800b4d0:	370c      	adds	r7, #12
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bc80      	pop	{r7}
 800b4d6:	4770      	bx	lr
 800b4d8:	20000014 	.word	0x20000014
 800b4dc:	00000000 	.word	0x00000000

0800b4e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b4e0:	f3ef 8009 	mrs	r0, PSP
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	4b0d      	ldr	r3, [pc, #52]	; (800b520 <pxCurrentTCBConst>)
 800b4ea:	681a      	ldr	r2, [r3, #0]
 800b4ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b4f0:	6010      	str	r0, [r2, #0]
 800b4f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b4f6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b4fa:	f380 8811 	msr	BASEPRI, r0
 800b4fe:	f7fe ff07 	bl	800a310 <vTaskSwitchContext>
 800b502:	f04f 0000 	mov.w	r0, #0
 800b506:	f380 8811 	msr	BASEPRI, r0
 800b50a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b50e:	6819      	ldr	r1, [r3, #0]
 800b510:	6808      	ldr	r0, [r1, #0]
 800b512:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b516:	f380 8809 	msr	PSP, r0
 800b51a:	f3bf 8f6f 	isb	sy
 800b51e:	4770      	bx	lr

0800b520 <pxCurrentTCBConst>:
 800b520:	20000b00 	.word	0x20000b00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b524:	bf00      	nop
 800b526:	bf00      	nop

0800b528 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
	__asm volatile
 800b52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b532:	f383 8811 	msr	BASEPRI, r3
 800b536:	f3bf 8f6f 	isb	sy
 800b53a:	f3bf 8f4f 	dsb	sy
 800b53e:	607b      	str	r3, [r7, #4]
}
 800b540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b542:	f7fe fe27 	bl	800a194 <xTaskIncrementTick>
 800b546:	4603      	mov	r3, r0
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d003      	beq.n	800b554 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b54c:	4b06      	ldr	r3, [pc, #24]	; (800b568 <SysTick_Handler+0x40>)
 800b54e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b552:	601a      	str	r2, [r3, #0]
 800b554:	2300      	movs	r3, #0
 800b556:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	f383 8811 	msr	BASEPRI, r3
}
 800b55e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b560:	bf00      	nop
 800b562:	3708      	adds	r7, #8
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}
 800b568:	e000ed04 	.word	0xe000ed04

0800b56c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b56c:	b480      	push	{r7}
 800b56e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b570:	4b0a      	ldr	r3, [pc, #40]	; (800b59c <vPortSetupTimerInterrupt+0x30>)
 800b572:	2200      	movs	r2, #0
 800b574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b576:	4b0a      	ldr	r3, [pc, #40]	; (800b5a0 <vPortSetupTimerInterrupt+0x34>)
 800b578:	2200      	movs	r2, #0
 800b57a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b57c:	4b09      	ldr	r3, [pc, #36]	; (800b5a4 <vPortSetupTimerInterrupt+0x38>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a09      	ldr	r2, [pc, #36]	; (800b5a8 <vPortSetupTimerInterrupt+0x3c>)
 800b582:	fba2 2303 	umull	r2, r3, r2, r3
 800b586:	099b      	lsrs	r3, r3, #6
 800b588:	4a08      	ldr	r2, [pc, #32]	; (800b5ac <vPortSetupTimerInterrupt+0x40>)
 800b58a:	3b01      	subs	r3, #1
 800b58c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b58e:	4b03      	ldr	r3, [pc, #12]	; (800b59c <vPortSetupTimerInterrupt+0x30>)
 800b590:	2207      	movs	r2, #7
 800b592:	601a      	str	r2, [r3, #0]
}
 800b594:	bf00      	nop
 800b596:	46bd      	mov	sp, r7
 800b598:	bc80      	pop	{r7}
 800b59a:	4770      	bx	lr
 800b59c:	e000e010 	.word	0xe000e010
 800b5a0:	e000e018 	.word	0xe000e018
 800b5a4:	20000008 	.word	0x20000008
 800b5a8:	10624dd3 	.word	0x10624dd3
 800b5ac:	e000e014 	.word	0xe000e014

0800b5b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b085      	sub	sp, #20
 800b5b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b5b6:	f3ef 8305 	mrs	r3, IPSR
 800b5ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2b0f      	cmp	r3, #15
 800b5c0:	d914      	bls.n	800b5ec <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b5c2:	4a16      	ldr	r2, [pc, #88]	; (800b61c <vPortValidateInterruptPriority+0x6c>)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b5cc:	4b14      	ldr	r3, [pc, #80]	; (800b620 <vPortValidateInterruptPriority+0x70>)
 800b5ce:	781b      	ldrb	r3, [r3, #0]
 800b5d0:	7afa      	ldrb	r2, [r7, #11]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d20a      	bcs.n	800b5ec <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5da:	f383 8811 	msr	BASEPRI, r3
 800b5de:	f3bf 8f6f 	isb	sy
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	607b      	str	r3, [r7, #4]
}
 800b5e8:	bf00      	nop
 800b5ea:	e7fe      	b.n	800b5ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b5ec:	4b0d      	ldr	r3, [pc, #52]	; (800b624 <vPortValidateInterruptPriority+0x74>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b5f4:	4b0c      	ldr	r3, [pc, #48]	; (800b628 <vPortValidateInterruptPriority+0x78>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d90a      	bls.n	800b612 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b600:	f383 8811 	msr	BASEPRI, r3
 800b604:	f3bf 8f6f 	isb	sy
 800b608:	f3bf 8f4f 	dsb	sy
 800b60c:	603b      	str	r3, [r7, #0]
}
 800b60e:	bf00      	nop
 800b610:	e7fe      	b.n	800b610 <vPortValidateInterruptPriority+0x60>
	}
 800b612:	bf00      	nop
 800b614:	3714      	adds	r7, #20
 800b616:	46bd      	mov	sp, r7
 800b618:	bc80      	pop	{r7}
 800b61a:	4770      	bx	lr
 800b61c:	e000e3f0 	.word	0xe000e3f0
 800b620:	2000112c 	.word	0x2000112c
 800b624:	e000ed0c 	.word	0xe000ed0c
 800b628:	20001130 	.word	0x20001130

0800b62c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b08a      	sub	sp, #40	; 0x28
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b634:	2300      	movs	r3, #0
 800b636:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b638:	f7fe fcf2 	bl	800a020 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b63c:	4b58      	ldr	r3, [pc, #352]	; (800b7a0 <pvPortMalloc+0x174>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b644:	f000 f910 	bl	800b868 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b648:	4b56      	ldr	r3, [pc, #344]	; (800b7a4 <pvPortMalloc+0x178>)
 800b64a:	681a      	ldr	r2, [r3, #0]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	4013      	ands	r3, r2
 800b650:	2b00      	cmp	r3, #0
 800b652:	f040 808e 	bne.w	800b772 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d01d      	beq.n	800b698 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b65c:	2208      	movs	r2, #8
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	4413      	add	r3, r2
 800b662:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f003 0307 	and.w	r3, r3, #7
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d014      	beq.n	800b698 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f023 0307 	bic.w	r3, r3, #7
 800b674:	3308      	adds	r3, #8
 800b676:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f003 0307 	and.w	r3, r3, #7
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00a      	beq.n	800b698 <pvPortMalloc+0x6c>
	__asm volatile
 800b682:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b686:	f383 8811 	msr	BASEPRI, r3
 800b68a:	f3bf 8f6f 	isb	sy
 800b68e:	f3bf 8f4f 	dsb	sy
 800b692:	617b      	str	r3, [r7, #20]
}
 800b694:	bf00      	nop
 800b696:	e7fe      	b.n	800b696 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d069      	beq.n	800b772 <pvPortMalloc+0x146>
 800b69e:	4b42      	ldr	r3, [pc, #264]	; (800b7a8 <pvPortMalloc+0x17c>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d864      	bhi.n	800b772 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b6a8:	4b40      	ldr	r3, [pc, #256]	; (800b7ac <pvPortMalloc+0x180>)
 800b6aa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b6ac:	4b3f      	ldr	r3, [pc, #252]	; (800b7ac <pvPortMalloc+0x180>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6b2:	e004      	b.n	800b6be <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6b6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6c0:	685b      	ldr	r3, [r3, #4]
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	429a      	cmp	r2, r3
 800b6c6:	d903      	bls.n	800b6d0 <pvPortMalloc+0xa4>
 800b6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d1f1      	bne.n	800b6b4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b6d0:	4b33      	ldr	r3, [pc, #204]	; (800b7a0 <pvPortMalloc+0x174>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d04b      	beq.n	800b772 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b6da:	6a3b      	ldr	r3, [r7, #32]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2208      	movs	r2, #8
 800b6e0:	4413      	add	r3, r2
 800b6e2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	6a3b      	ldr	r3, [r7, #32]
 800b6ea:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ee:	685a      	ldr	r2, [r3, #4]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	1ad2      	subs	r2, r2, r3
 800b6f4:	2308      	movs	r3, #8
 800b6f6:	005b      	lsls	r3, r3, #1
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d91f      	bls.n	800b73c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b6fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	4413      	add	r3, r2
 800b702:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00a      	beq.n	800b724 <pvPortMalloc+0xf8>
	__asm volatile
 800b70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b712:	f383 8811 	msr	BASEPRI, r3
 800b716:	f3bf 8f6f 	isb	sy
 800b71a:	f3bf 8f4f 	dsb	sy
 800b71e:	613b      	str	r3, [r7, #16]
}
 800b720:	bf00      	nop
 800b722:	e7fe      	b.n	800b722 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b726:	685a      	ldr	r2, [r3, #4]
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	1ad2      	subs	r2, r2, r3
 800b72c:	69bb      	ldr	r3, [r7, #24]
 800b72e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b732:	687a      	ldr	r2, [r7, #4]
 800b734:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b736:	69b8      	ldr	r0, [r7, #24]
 800b738:	f000 f8f8 	bl	800b92c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b73c:	4b1a      	ldr	r3, [pc, #104]	; (800b7a8 <pvPortMalloc+0x17c>)
 800b73e:	681a      	ldr	r2, [r3, #0]
 800b740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	1ad3      	subs	r3, r2, r3
 800b746:	4a18      	ldr	r2, [pc, #96]	; (800b7a8 <pvPortMalloc+0x17c>)
 800b748:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b74a:	4b17      	ldr	r3, [pc, #92]	; (800b7a8 <pvPortMalloc+0x17c>)
 800b74c:	681a      	ldr	r2, [r3, #0]
 800b74e:	4b18      	ldr	r3, [pc, #96]	; (800b7b0 <pvPortMalloc+0x184>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	429a      	cmp	r2, r3
 800b754:	d203      	bcs.n	800b75e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b756:	4b14      	ldr	r3, [pc, #80]	; (800b7a8 <pvPortMalloc+0x17c>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a15      	ldr	r2, [pc, #84]	; (800b7b0 <pvPortMalloc+0x184>)
 800b75c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b75e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	4b10      	ldr	r3, [pc, #64]	; (800b7a4 <pvPortMalloc+0x178>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	431a      	orrs	r2, r3
 800b768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b76a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b76e:	2200      	movs	r2, #0
 800b770:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b772:	f7fe fc63 	bl	800a03c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b776:	69fb      	ldr	r3, [r7, #28]
 800b778:	f003 0307 	and.w	r3, r3, #7
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d00a      	beq.n	800b796 <pvPortMalloc+0x16a>
	__asm volatile
 800b780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b784:	f383 8811 	msr	BASEPRI, r3
 800b788:	f3bf 8f6f 	isb	sy
 800b78c:	f3bf 8f4f 	dsb	sy
 800b790:	60fb      	str	r3, [r7, #12]
}
 800b792:	bf00      	nop
 800b794:	e7fe      	b.n	800b794 <pvPortMalloc+0x168>
	return pvReturn;
 800b796:	69fb      	ldr	r3, [r7, #28]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3728      	adds	r7, #40	; 0x28
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	20001d3c 	.word	0x20001d3c
 800b7a4:	20001d48 	.word	0x20001d48
 800b7a8:	20001d40 	.word	0x20001d40
 800b7ac:	20001d34 	.word	0x20001d34
 800b7b0:	20001d44 	.word	0x20001d44

0800b7b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b086      	sub	sp, #24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d048      	beq.n	800b858 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b7c6:	2308      	movs	r3, #8
 800b7c8:	425b      	negs	r3, r3
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	685a      	ldr	r2, [r3, #4]
 800b7d8:	4b21      	ldr	r3, [pc, #132]	; (800b860 <vPortFree+0xac>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4013      	ands	r3, r2
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d10a      	bne.n	800b7f8 <vPortFree+0x44>
	__asm volatile
 800b7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e6:	f383 8811 	msr	BASEPRI, r3
 800b7ea:	f3bf 8f6f 	isb	sy
 800b7ee:	f3bf 8f4f 	dsb	sy
 800b7f2:	60fb      	str	r3, [r7, #12]
}
 800b7f4:	bf00      	nop
 800b7f6:	e7fe      	b.n	800b7f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d00a      	beq.n	800b816 <vPortFree+0x62>
	__asm volatile
 800b800:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b804:	f383 8811 	msr	BASEPRI, r3
 800b808:	f3bf 8f6f 	isb	sy
 800b80c:	f3bf 8f4f 	dsb	sy
 800b810:	60bb      	str	r3, [r7, #8]
}
 800b812:	bf00      	nop
 800b814:	e7fe      	b.n	800b814 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	685a      	ldr	r2, [r3, #4]
 800b81a:	4b11      	ldr	r3, [pc, #68]	; (800b860 <vPortFree+0xac>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	4013      	ands	r3, r2
 800b820:	2b00      	cmp	r3, #0
 800b822:	d019      	beq.n	800b858 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d115      	bne.n	800b858 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	685a      	ldr	r2, [r3, #4]
 800b830:	4b0b      	ldr	r3, [pc, #44]	; (800b860 <vPortFree+0xac>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	43db      	mvns	r3, r3
 800b836:	401a      	ands	r2, r3
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b83c:	f7fe fbf0 	bl	800a020 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b840:	693b      	ldr	r3, [r7, #16]
 800b842:	685a      	ldr	r2, [r3, #4]
 800b844:	4b07      	ldr	r3, [pc, #28]	; (800b864 <vPortFree+0xb0>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	4413      	add	r3, r2
 800b84a:	4a06      	ldr	r2, [pc, #24]	; (800b864 <vPortFree+0xb0>)
 800b84c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b84e:	6938      	ldr	r0, [r7, #16]
 800b850:	f000 f86c 	bl	800b92c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b854:	f7fe fbf2 	bl	800a03c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b858:	bf00      	nop
 800b85a:	3718      	adds	r7, #24
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}
 800b860:	20001d48 	.word	0x20001d48
 800b864:	20001d40 	.word	0x20001d40

0800b868 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b86e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b872:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b874:	4b27      	ldr	r3, [pc, #156]	; (800b914 <prvHeapInit+0xac>)
 800b876:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f003 0307 	and.w	r3, r3, #7
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d00c      	beq.n	800b89c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	3307      	adds	r3, #7
 800b886:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f023 0307 	bic.w	r3, r3, #7
 800b88e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b890:	68ba      	ldr	r2, [r7, #8]
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	1ad3      	subs	r3, r2, r3
 800b896:	4a1f      	ldr	r2, [pc, #124]	; (800b914 <prvHeapInit+0xac>)
 800b898:	4413      	add	r3, r2
 800b89a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b8a0:	4a1d      	ldr	r2, [pc, #116]	; (800b918 <prvHeapInit+0xb0>)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b8a6:	4b1c      	ldr	r3, [pc, #112]	; (800b918 <prvHeapInit+0xb0>)
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	68ba      	ldr	r2, [r7, #8]
 800b8b0:	4413      	add	r3, r2
 800b8b2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b8b4:	2208      	movs	r2, #8
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	1a9b      	subs	r3, r3, r2
 800b8ba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f023 0307 	bic.w	r3, r3, #7
 800b8c2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	4a15      	ldr	r2, [pc, #84]	; (800b91c <prvHeapInit+0xb4>)
 800b8c8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b8ca:	4b14      	ldr	r3, [pc, #80]	; (800b91c <prvHeapInit+0xb4>)
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b8d2:	4b12      	ldr	r3, [pc, #72]	; (800b91c <prvHeapInit+0xb4>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	68fa      	ldr	r2, [r7, #12]
 800b8e2:	1ad2      	subs	r2, r2, r3
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b8e8:	4b0c      	ldr	r3, [pc, #48]	; (800b91c <prvHeapInit+0xb4>)
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	4a0a      	ldr	r2, [pc, #40]	; (800b920 <prvHeapInit+0xb8>)
 800b8f6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	4a09      	ldr	r2, [pc, #36]	; (800b924 <prvHeapInit+0xbc>)
 800b8fe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b900:	4b09      	ldr	r3, [pc, #36]	; (800b928 <prvHeapInit+0xc0>)
 800b902:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b906:	601a      	str	r2, [r3, #0]
}
 800b908:	bf00      	nop
 800b90a:	3714      	adds	r7, #20
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bc80      	pop	{r7}
 800b910:	4770      	bx	lr
 800b912:	bf00      	nop
 800b914:	20001134 	.word	0x20001134
 800b918:	20001d34 	.word	0x20001d34
 800b91c:	20001d3c 	.word	0x20001d3c
 800b920:	20001d44 	.word	0x20001d44
 800b924:	20001d40 	.word	0x20001d40
 800b928:	20001d48 	.word	0x20001d48

0800b92c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b92c:	b480      	push	{r7}
 800b92e:	b085      	sub	sp, #20
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b934:	4b27      	ldr	r3, [pc, #156]	; (800b9d4 <prvInsertBlockIntoFreeList+0xa8>)
 800b936:	60fb      	str	r3, [r7, #12]
 800b938:	e002      	b.n	800b940 <prvInsertBlockIntoFreeList+0x14>
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	60fb      	str	r3, [r7, #12]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	429a      	cmp	r2, r3
 800b948:	d8f7      	bhi.n	800b93a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	685b      	ldr	r3, [r3, #4]
 800b952:	68ba      	ldr	r2, [r7, #8]
 800b954:	4413      	add	r3, r2
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	429a      	cmp	r2, r3
 800b95a:	d108      	bne.n	800b96e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	685a      	ldr	r2, [r3, #4]
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	441a      	add	r2, r3
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	685b      	ldr	r3, [r3, #4]
 800b976:	68ba      	ldr	r2, [r7, #8]
 800b978:	441a      	add	r2, r3
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	429a      	cmp	r2, r3
 800b980:	d118      	bne.n	800b9b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681a      	ldr	r2, [r3, #0]
 800b986:	4b14      	ldr	r3, [pc, #80]	; (800b9d8 <prvInsertBlockIntoFreeList+0xac>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d00d      	beq.n	800b9aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	685a      	ldr	r2, [r3, #4]
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	685b      	ldr	r3, [r3, #4]
 800b998:	441a      	add	r2, r3
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	681a      	ldr	r2, [r3, #0]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	601a      	str	r2, [r3, #0]
 800b9a8:	e008      	b.n	800b9bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b9aa:	4b0b      	ldr	r3, [pc, #44]	; (800b9d8 <prvInsertBlockIntoFreeList+0xac>)
 800b9ac:	681a      	ldr	r2, [r3, #0]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	601a      	str	r2, [r3, #0]
 800b9b2:	e003      	b.n	800b9bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681a      	ldr	r2, [r3, #0]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b9bc:	68fa      	ldr	r2, [r7, #12]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d002      	beq.n	800b9ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9ca:	bf00      	nop
 800b9cc:	3714      	adds	r7, #20
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bc80      	pop	{r7}
 800b9d2:	4770      	bx	lr
 800b9d4:	20001d34 	.word	0x20001d34
 800b9d8:	20001d3c 	.word	0x20001d3c

0800b9dc <__errno>:
 800b9dc:	4b01      	ldr	r3, [pc, #4]	; (800b9e4 <__errno+0x8>)
 800b9de:	6818      	ldr	r0, [r3, #0]
 800b9e0:	4770      	bx	lr
 800b9e2:	bf00      	nop
 800b9e4:	20000018 	.word	0x20000018

0800b9e8 <__libc_init_array>:
 800b9e8:	b570      	push	{r4, r5, r6, lr}
 800b9ea:	2600      	movs	r6, #0
 800b9ec:	4d0c      	ldr	r5, [pc, #48]	; (800ba20 <__libc_init_array+0x38>)
 800b9ee:	4c0d      	ldr	r4, [pc, #52]	; (800ba24 <__libc_init_array+0x3c>)
 800b9f0:	1b64      	subs	r4, r4, r5
 800b9f2:	10a4      	asrs	r4, r4, #2
 800b9f4:	42a6      	cmp	r6, r4
 800b9f6:	d109      	bne.n	800ba0c <__libc_init_array+0x24>
 800b9f8:	f004 fc52 	bl	80102a0 <_init>
 800b9fc:	2600      	movs	r6, #0
 800b9fe:	4d0a      	ldr	r5, [pc, #40]	; (800ba28 <__libc_init_array+0x40>)
 800ba00:	4c0a      	ldr	r4, [pc, #40]	; (800ba2c <__libc_init_array+0x44>)
 800ba02:	1b64      	subs	r4, r4, r5
 800ba04:	10a4      	asrs	r4, r4, #2
 800ba06:	42a6      	cmp	r6, r4
 800ba08:	d105      	bne.n	800ba16 <__libc_init_array+0x2e>
 800ba0a:	bd70      	pop	{r4, r5, r6, pc}
 800ba0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba10:	4798      	blx	r3
 800ba12:	3601      	adds	r6, #1
 800ba14:	e7ee      	b.n	800b9f4 <__libc_init_array+0xc>
 800ba16:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba1a:	4798      	blx	r3
 800ba1c:	3601      	adds	r6, #1
 800ba1e:	e7f2      	b.n	800ba06 <__libc_init_array+0x1e>
 800ba20:	0801205c 	.word	0x0801205c
 800ba24:	0801205c 	.word	0x0801205c
 800ba28:	0801205c 	.word	0x0801205c
 800ba2c:	08012060 	.word	0x08012060

0800ba30 <memcpy>:
 800ba30:	440a      	add	r2, r1
 800ba32:	4291      	cmp	r1, r2
 800ba34:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba38:	d100      	bne.n	800ba3c <memcpy+0xc>
 800ba3a:	4770      	bx	lr
 800ba3c:	b510      	push	{r4, lr}
 800ba3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba42:	4291      	cmp	r1, r2
 800ba44:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba48:	d1f9      	bne.n	800ba3e <memcpy+0xe>
 800ba4a:	bd10      	pop	{r4, pc}

0800ba4c <memset>:
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	4402      	add	r2, r0
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d100      	bne.n	800ba56 <memset+0xa>
 800ba54:	4770      	bx	lr
 800ba56:	f803 1b01 	strb.w	r1, [r3], #1
 800ba5a:	e7f9      	b.n	800ba50 <memset+0x4>

0800ba5c <__cvt>:
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba62:	461f      	mov	r7, r3
 800ba64:	bfbb      	ittet	lt
 800ba66:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800ba6a:	461f      	movlt	r7, r3
 800ba6c:	2300      	movge	r3, #0
 800ba6e:	232d      	movlt	r3, #45	; 0x2d
 800ba70:	b088      	sub	sp, #32
 800ba72:	4614      	mov	r4, r2
 800ba74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba76:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800ba78:	7013      	strb	r3, [r2, #0]
 800ba7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ba7c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800ba80:	f023 0820 	bic.w	r8, r3, #32
 800ba84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ba88:	d005      	beq.n	800ba96 <__cvt+0x3a>
 800ba8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ba8e:	d100      	bne.n	800ba92 <__cvt+0x36>
 800ba90:	3501      	adds	r5, #1
 800ba92:	2302      	movs	r3, #2
 800ba94:	e000      	b.n	800ba98 <__cvt+0x3c>
 800ba96:	2303      	movs	r3, #3
 800ba98:	aa07      	add	r2, sp, #28
 800ba9a:	9204      	str	r2, [sp, #16]
 800ba9c:	aa06      	add	r2, sp, #24
 800ba9e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800baa2:	e9cd 3500 	strd	r3, r5, [sp]
 800baa6:	4622      	mov	r2, r4
 800baa8:	463b      	mov	r3, r7
 800baaa:	f001 fd85 	bl	800d5b8 <_dtoa_r>
 800baae:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bab2:	4606      	mov	r6, r0
 800bab4:	d102      	bne.n	800babc <__cvt+0x60>
 800bab6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bab8:	07db      	lsls	r3, r3, #31
 800baba:	d522      	bpl.n	800bb02 <__cvt+0xa6>
 800babc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bac0:	eb06 0905 	add.w	r9, r6, r5
 800bac4:	d110      	bne.n	800bae8 <__cvt+0x8c>
 800bac6:	7833      	ldrb	r3, [r6, #0]
 800bac8:	2b30      	cmp	r3, #48	; 0x30
 800baca:	d10a      	bne.n	800bae2 <__cvt+0x86>
 800bacc:	2200      	movs	r2, #0
 800bace:	2300      	movs	r3, #0
 800bad0:	4620      	mov	r0, r4
 800bad2:	4639      	mov	r1, r7
 800bad4:	f7f4 ffd8 	bl	8000a88 <__aeabi_dcmpeq>
 800bad8:	b918      	cbnz	r0, 800bae2 <__cvt+0x86>
 800bada:	f1c5 0501 	rsb	r5, r5, #1
 800bade:	f8ca 5000 	str.w	r5, [sl]
 800bae2:	f8da 3000 	ldr.w	r3, [sl]
 800bae6:	4499      	add	r9, r3
 800bae8:	2200      	movs	r2, #0
 800baea:	2300      	movs	r3, #0
 800baec:	4620      	mov	r0, r4
 800baee:	4639      	mov	r1, r7
 800baf0:	f7f4 ffca 	bl	8000a88 <__aeabi_dcmpeq>
 800baf4:	b108      	cbz	r0, 800bafa <__cvt+0x9e>
 800baf6:	f8cd 901c 	str.w	r9, [sp, #28]
 800bafa:	2230      	movs	r2, #48	; 0x30
 800bafc:	9b07      	ldr	r3, [sp, #28]
 800bafe:	454b      	cmp	r3, r9
 800bb00:	d307      	bcc.n	800bb12 <__cvt+0xb6>
 800bb02:	4630      	mov	r0, r6
 800bb04:	9b07      	ldr	r3, [sp, #28]
 800bb06:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bb08:	1b9b      	subs	r3, r3, r6
 800bb0a:	6013      	str	r3, [r2, #0]
 800bb0c:	b008      	add	sp, #32
 800bb0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb12:	1c59      	adds	r1, r3, #1
 800bb14:	9107      	str	r1, [sp, #28]
 800bb16:	701a      	strb	r2, [r3, #0]
 800bb18:	e7f0      	b.n	800bafc <__cvt+0xa0>

0800bb1a <__exponent>:
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb1e:	2900      	cmp	r1, #0
 800bb20:	f803 2b02 	strb.w	r2, [r3], #2
 800bb24:	bfb6      	itet	lt
 800bb26:	222d      	movlt	r2, #45	; 0x2d
 800bb28:	222b      	movge	r2, #43	; 0x2b
 800bb2a:	4249      	neglt	r1, r1
 800bb2c:	2909      	cmp	r1, #9
 800bb2e:	7042      	strb	r2, [r0, #1]
 800bb30:	dd2b      	ble.n	800bb8a <__exponent+0x70>
 800bb32:	f10d 0407 	add.w	r4, sp, #7
 800bb36:	46a4      	mov	ip, r4
 800bb38:	270a      	movs	r7, #10
 800bb3a:	fb91 f6f7 	sdiv	r6, r1, r7
 800bb3e:	460a      	mov	r2, r1
 800bb40:	46a6      	mov	lr, r4
 800bb42:	fb07 1516 	mls	r5, r7, r6, r1
 800bb46:	2a63      	cmp	r2, #99	; 0x63
 800bb48:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800bb4c:	4631      	mov	r1, r6
 800bb4e:	f104 34ff 	add.w	r4, r4, #4294967295
 800bb52:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bb56:	dcf0      	bgt.n	800bb3a <__exponent+0x20>
 800bb58:	3130      	adds	r1, #48	; 0x30
 800bb5a:	f1ae 0502 	sub.w	r5, lr, #2
 800bb5e:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bb62:	4629      	mov	r1, r5
 800bb64:	1c44      	adds	r4, r0, #1
 800bb66:	4561      	cmp	r1, ip
 800bb68:	d30a      	bcc.n	800bb80 <__exponent+0x66>
 800bb6a:	f10d 0209 	add.w	r2, sp, #9
 800bb6e:	eba2 020e 	sub.w	r2, r2, lr
 800bb72:	4565      	cmp	r5, ip
 800bb74:	bf88      	it	hi
 800bb76:	2200      	movhi	r2, #0
 800bb78:	4413      	add	r3, r2
 800bb7a:	1a18      	subs	r0, r3, r0
 800bb7c:	b003      	add	sp, #12
 800bb7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb80:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb84:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bb88:	e7ed      	b.n	800bb66 <__exponent+0x4c>
 800bb8a:	2330      	movs	r3, #48	; 0x30
 800bb8c:	3130      	adds	r1, #48	; 0x30
 800bb8e:	7083      	strb	r3, [r0, #2]
 800bb90:	70c1      	strb	r1, [r0, #3]
 800bb92:	1d03      	adds	r3, r0, #4
 800bb94:	e7f1      	b.n	800bb7a <__exponent+0x60>
	...

0800bb98 <_printf_float>:
 800bb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9c:	b091      	sub	sp, #68	; 0x44
 800bb9e:	460c      	mov	r4, r1
 800bba0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800bba4:	4616      	mov	r6, r2
 800bba6:	461f      	mov	r7, r3
 800bba8:	4605      	mov	r5, r0
 800bbaa:	f002 fe59 	bl	800e860 <_localeconv_r>
 800bbae:	6803      	ldr	r3, [r0, #0]
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	9309      	str	r3, [sp, #36]	; 0x24
 800bbb4:	f7f4 fb3c 	bl	8000230 <strlen>
 800bbb8:	2300      	movs	r3, #0
 800bbba:	930e      	str	r3, [sp, #56]	; 0x38
 800bbbc:	f8d8 3000 	ldr.w	r3, [r8]
 800bbc0:	900a      	str	r0, [sp, #40]	; 0x28
 800bbc2:	3307      	adds	r3, #7
 800bbc4:	f023 0307 	bic.w	r3, r3, #7
 800bbc8:	f103 0208 	add.w	r2, r3, #8
 800bbcc:	f894 9018 	ldrb.w	r9, [r4, #24]
 800bbd0:	f8d4 b000 	ldr.w	fp, [r4]
 800bbd4:	f8c8 2000 	str.w	r2, [r8]
 800bbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbdc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bbe0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800bbe4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800bbe8:	930b      	str	r3, [sp, #44]	; 0x2c
 800bbea:	f04f 32ff 	mov.w	r2, #4294967295
 800bbee:	4640      	mov	r0, r8
 800bbf0:	4b9c      	ldr	r3, [pc, #624]	; (800be64 <_printf_float+0x2cc>)
 800bbf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bbf4:	f7f4 ff7a 	bl	8000aec <__aeabi_dcmpun>
 800bbf8:	bb70      	cbnz	r0, 800bc58 <_printf_float+0xc0>
 800bbfa:	f04f 32ff 	mov.w	r2, #4294967295
 800bbfe:	4640      	mov	r0, r8
 800bc00:	4b98      	ldr	r3, [pc, #608]	; (800be64 <_printf_float+0x2cc>)
 800bc02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bc04:	f7f4 ff54 	bl	8000ab0 <__aeabi_dcmple>
 800bc08:	bb30      	cbnz	r0, 800bc58 <_printf_float+0xc0>
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	4640      	mov	r0, r8
 800bc10:	4651      	mov	r1, sl
 800bc12:	f7f4 ff43 	bl	8000a9c <__aeabi_dcmplt>
 800bc16:	b110      	cbz	r0, 800bc1e <_printf_float+0x86>
 800bc18:	232d      	movs	r3, #45	; 0x2d
 800bc1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc1e:	4b92      	ldr	r3, [pc, #584]	; (800be68 <_printf_float+0x2d0>)
 800bc20:	4892      	ldr	r0, [pc, #584]	; (800be6c <_printf_float+0x2d4>)
 800bc22:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800bc26:	bf94      	ite	ls
 800bc28:	4698      	movls	r8, r3
 800bc2a:	4680      	movhi	r8, r0
 800bc2c:	2303      	movs	r3, #3
 800bc2e:	f04f 0a00 	mov.w	sl, #0
 800bc32:	6123      	str	r3, [r4, #16]
 800bc34:	f02b 0304 	bic.w	r3, fp, #4
 800bc38:	6023      	str	r3, [r4, #0]
 800bc3a:	4633      	mov	r3, r6
 800bc3c:	4621      	mov	r1, r4
 800bc3e:	4628      	mov	r0, r5
 800bc40:	9700      	str	r7, [sp, #0]
 800bc42:	aa0f      	add	r2, sp, #60	; 0x3c
 800bc44:	f000 f9d4 	bl	800bff0 <_printf_common>
 800bc48:	3001      	adds	r0, #1
 800bc4a:	f040 8090 	bne.w	800bd6e <_printf_float+0x1d6>
 800bc4e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc52:	b011      	add	sp, #68	; 0x44
 800bc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc58:	4642      	mov	r2, r8
 800bc5a:	4653      	mov	r3, sl
 800bc5c:	4640      	mov	r0, r8
 800bc5e:	4651      	mov	r1, sl
 800bc60:	f7f4 ff44 	bl	8000aec <__aeabi_dcmpun>
 800bc64:	b148      	cbz	r0, 800bc7a <_printf_float+0xe2>
 800bc66:	f1ba 0f00 	cmp.w	sl, #0
 800bc6a:	bfb8      	it	lt
 800bc6c:	232d      	movlt	r3, #45	; 0x2d
 800bc6e:	4880      	ldr	r0, [pc, #512]	; (800be70 <_printf_float+0x2d8>)
 800bc70:	bfb8      	it	lt
 800bc72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bc76:	4b7f      	ldr	r3, [pc, #508]	; (800be74 <_printf_float+0x2dc>)
 800bc78:	e7d3      	b.n	800bc22 <_printf_float+0x8a>
 800bc7a:	6863      	ldr	r3, [r4, #4]
 800bc7c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800bc80:	1c5a      	adds	r2, r3, #1
 800bc82:	d142      	bne.n	800bd0a <_printf_float+0x172>
 800bc84:	2306      	movs	r3, #6
 800bc86:	6063      	str	r3, [r4, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	9206      	str	r2, [sp, #24]
 800bc8c:	aa0e      	add	r2, sp, #56	; 0x38
 800bc8e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800bc92:	aa0d      	add	r2, sp, #52	; 0x34
 800bc94:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800bc98:	9203      	str	r2, [sp, #12]
 800bc9a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bc9e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bca2:	6023      	str	r3, [r4, #0]
 800bca4:	6863      	ldr	r3, [r4, #4]
 800bca6:	4642      	mov	r2, r8
 800bca8:	9300      	str	r3, [sp, #0]
 800bcaa:	4628      	mov	r0, r5
 800bcac:	4653      	mov	r3, sl
 800bcae:	910b      	str	r1, [sp, #44]	; 0x2c
 800bcb0:	f7ff fed4 	bl	800ba5c <__cvt>
 800bcb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bcb6:	4680      	mov	r8, r0
 800bcb8:	2947      	cmp	r1, #71	; 0x47
 800bcba:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bcbc:	d108      	bne.n	800bcd0 <_printf_float+0x138>
 800bcbe:	1cc8      	adds	r0, r1, #3
 800bcc0:	db02      	blt.n	800bcc8 <_printf_float+0x130>
 800bcc2:	6863      	ldr	r3, [r4, #4]
 800bcc4:	4299      	cmp	r1, r3
 800bcc6:	dd40      	ble.n	800bd4a <_printf_float+0x1b2>
 800bcc8:	f1a9 0902 	sub.w	r9, r9, #2
 800bccc:	fa5f f989 	uxtb.w	r9, r9
 800bcd0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bcd4:	d81f      	bhi.n	800bd16 <_printf_float+0x17e>
 800bcd6:	464a      	mov	r2, r9
 800bcd8:	3901      	subs	r1, #1
 800bcda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bcde:	910d      	str	r1, [sp, #52]	; 0x34
 800bce0:	f7ff ff1b 	bl	800bb1a <__exponent>
 800bce4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bce6:	4682      	mov	sl, r0
 800bce8:	1813      	adds	r3, r2, r0
 800bcea:	2a01      	cmp	r2, #1
 800bcec:	6123      	str	r3, [r4, #16]
 800bcee:	dc02      	bgt.n	800bcf6 <_printf_float+0x15e>
 800bcf0:	6822      	ldr	r2, [r4, #0]
 800bcf2:	07d2      	lsls	r2, r2, #31
 800bcf4:	d501      	bpl.n	800bcfa <_printf_float+0x162>
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	6123      	str	r3, [r4, #16]
 800bcfa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d09b      	beq.n	800bc3a <_printf_float+0xa2>
 800bd02:	232d      	movs	r3, #45	; 0x2d
 800bd04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd08:	e797      	b.n	800bc3a <_printf_float+0xa2>
 800bd0a:	2947      	cmp	r1, #71	; 0x47
 800bd0c:	d1bc      	bne.n	800bc88 <_printf_float+0xf0>
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1ba      	bne.n	800bc88 <_printf_float+0xf0>
 800bd12:	2301      	movs	r3, #1
 800bd14:	e7b7      	b.n	800bc86 <_printf_float+0xee>
 800bd16:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800bd1a:	d118      	bne.n	800bd4e <_printf_float+0x1b6>
 800bd1c:	2900      	cmp	r1, #0
 800bd1e:	6863      	ldr	r3, [r4, #4]
 800bd20:	dd0b      	ble.n	800bd3a <_printf_float+0x1a2>
 800bd22:	6121      	str	r1, [r4, #16]
 800bd24:	b913      	cbnz	r3, 800bd2c <_printf_float+0x194>
 800bd26:	6822      	ldr	r2, [r4, #0]
 800bd28:	07d0      	lsls	r0, r2, #31
 800bd2a:	d502      	bpl.n	800bd32 <_printf_float+0x19a>
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	440b      	add	r3, r1
 800bd30:	6123      	str	r3, [r4, #16]
 800bd32:	f04f 0a00 	mov.w	sl, #0
 800bd36:	65a1      	str	r1, [r4, #88]	; 0x58
 800bd38:	e7df      	b.n	800bcfa <_printf_float+0x162>
 800bd3a:	b913      	cbnz	r3, 800bd42 <_printf_float+0x1aa>
 800bd3c:	6822      	ldr	r2, [r4, #0]
 800bd3e:	07d2      	lsls	r2, r2, #31
 800bd40:	d501      	bpl.n	800bd46 <_printf_float+0x1ae>
 800bd42:	3302      	adds	r3, #2
 800bd44:	e7f4      	b.n	800bd30 <_printf_float+0x198>
 800bd46:	2301      	movs	r3, #1
 800bd48:	e7f2      	b.n	800bd30 <_printf_float+0x198>
 800bd4a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800bd4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd50:	4299      	cmp	r1, r3
 800bd52:	db05      	blt.n	800bd60 <_printf_float+0x1c8>
 800bd54:	6823      	ldr	r3, [r4, #0]
 800bd56:	6121      	str	r1, [r4, #16]
 800bd58:	07d8      	lsls	r0, r3, #31
 800bd5a:	d5ea      	bpl.n	800bd32 <_printf_float+0x19a>
 800bd5c:	1c4b      	adds	r3, r1, #1
 800bd5e:	e7e7      	b.n	800bd30 <_printf_float+0x198>
 800bd60:	2900      	cmp	r1, #0
 800bd62:	bfcc      	ite	gt
 800bd64:	2201      	movgt	r2, #1
 800bd66:	f1c1 0202 	rsble	r2, r1, #2
 800bd6a:	4413      	add	r3, r2
 800bd6c:	e7e0      	b.n	800bd30 <_printf_float+0x198>
 800bd6e:	6823      	ldr	r3, [r4, #0]
 800bd70:	055a      	lsls	r2, r3, #21
 800bd72:	d407      	bmi.n	800bd84 <_printf_float+0x1ec>
 800bd74:	6923      	ldr	r3, [r4, #16]
 800bd76:	4642      	mov	r2, r8
 800bd78:	4631      	mov	r1, r6
 800bd7a:	4628      	mov	r0, r5
 800bd7c:	47b8      	blx	r7
 800bd7e:	3001      	adds	r0, #1
 800bd80:	d12b      	bne.n	800bdda <_printf_float+0x242>
 800bd82:	e764      	b.n	800bc4e <_printf_float+0xb6>
 800bd84:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bd88:	f240 80dd 	bls.w	800bf46 <_printf_float+0x3ae>
 800bd8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bd90:	2200      	movs	r2, #0
 800bd92:	2300      	movs	r3, #0
 800bd94:	f7f4 fe78 	bl	8000a88 <__aeabi_dcmpeq>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	d033      	beq.n	800be04 <_printf_float+0x26c>
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	4631      	mov	r1, r6
 800bda0:	4628      	mov	r0, r5
 800bda2:	4a35      	ldr	r2, [pc, #212]	; (800be78 <_printf_float+0x2e0>)
 800bda4:	47b8      	blx	r7
 800bda6:	3001      	adds	r0, #1
 800bda8:	f43f af51 	beq.w	800bc4e <_printf_float+0xb6>
 800bdac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	db02      	blt.n	800bdba <_printf_float+0x222>
 800bdb4:	6823      	ldr	r3, [r4, #0]
 800bdb6:	07d8      	lsls	r0, r3, #31
 800bdb8:	d50f      	bpl.n	800bdda <_printf_float+0x242>
 800bdba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bdbe:	4631      	mov	r1, r6
 800bdc0:	4628      	mov	r0, r5
 800bdc2:	47b8      	blx	r7
 800bdc4:	3001      	adds	r0, #1
 800bdc6:	f43f af42 	beq.w	800bc4e <_printf_float+0xb6>
 800bdca:	f04f 0800 	mov.w	r8, #0
 800bdce:	f104 091a 	add.w	r9, r4, #26
 800bdd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdd4:	3b01      	subs	r3, #1
 800bdd6:	4543      	cmp	r3, r8
 800bdd8:	dc09      	bgt.n	800bdee <_printf_float+0x256>
 800bdda:	6823      	ldr	r3, [r4, #0]
 800bddc:	079b      	lsls	r3, r3, #30
 800bdde:	f100 8102 	bmi.w	800bfe6 <_printf_float+0x44e>
 800bde2:	68e0      	ldr	r0, [r4, #12]
 800bde4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bde6:	4298      	cmp	r0, r3
 800bde8:	bfb8      	it	lt
 800bdea:	4618      	movlt	r0, r3
 800bdec:	e731      	b.n	800bc52 <_printf_float+0xba>
 800bdee:	2301      	movs	r3, #1
 800bdf0:	464a      	mov	r2, r9
 800bdf2:	4631      	mov	r1, r6
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	47b8      	blx	r7
 800bdf8:	3001      	adds	r0, #1
 800bdfa:	f43f af28 	beq.w	800bc4e <_printf_float+0xb6>
 800bdfe:	f108 0801 	add.w	r8, r8, #1
 800be02:	e7e6      	b.n	800bdd2 <_printf_float+0x23a>
 800be04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be06:	2b00      	cmp	r3, #0
 800be08:	dc38      	bgt.n	800be7c <_printf_float+0x2e4>
 800be0a:	2301      	movs	r3, #1
 800be0c:	4631      	mov	r1, r6
 800be0e:	4628      	mov	r0, r5
 800be10:	4a19      	ldr	r2, [pc, #100]	; (800be78 <_printf_float+0x2e0>)
 800be12:	47b8      	blx	r7
 800be14:	3001      	adds	r0, #1
 800be16:	f43f af1a 	beq.w	800bc4e <_printf_float+0xb6>
 800be1a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800be1e:	4313      	orrs	r3, r2
 800be20:	d102      	bne.n	800be28 <_printf_float+0x290>
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	07d9      	lsls	r1, r3, #31
 800be26:	d5d8      	bpl.n	800bdda <_printf_float+0x242>
 800be28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800be2c:	4631      	mov	r1, r6
 800be2e:	4628      	mov	r0, r5
 800be30:	47b8      	blx	r7
 800be32:	3001      	adds	r0, #1
 800be34:	f43f af0b 	beq.w	800bc4e <_printf_float+0xb6>
 800be38:	f04f 0900 	mov.w	r9, #0
 800be3c:	f104 0a1a 	add.w	sl, r4, #26
 800be40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be42:	425b      	negs	r3, r3
 800be44:	454b      	cmp	r3, r9
 800be46:	dc01      	bgt.n	800be4c <_printf_float+0x2b4>
 800be48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be4a:	e794      	b.n	800bd76 <_printf_float+0x1de>
 800be4c:	2301      	movs	r3, #1
 800be4e:	4652      	mov	r2, sl
 800be50:	4631      	mov	r1, r6
 800be52:	4628      	mov	r0, r5
 800be54:	47b8      	blx	r7
 800be56:	3001      	adds	r0, #1
 800be58:	f43f aef9 	beq.w	800bc4e <_printf_float+0xb6>
 800be5c:	f109 0901 	add.w	r9, r9, #1
 800be60:	e7ee      	b.n	800be40 <_printf_float+0x2a8>
 800be62:	bf00      	nop
 800be64:	7fefffff 	.word	0x7fefffff
 800be68:	08011bb8 	.word	0x08011bb8
 800be6c:	08011bbc 	.word	0x08011bbc
 800be70:	08011bc4 	.word	0x08011bc4
 800be74:	08011bc0 	.word	0x08011bc0
 800be78:	08011bc8 	.word	0x08011bc8
 800be7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800be80:	429a      	cmp	r2, r3
 800be82:	bfa8      	it	ge
 800be84:	461a      	movge	r2, r3
 800be86:	2a00      	cmp	r2, #0
 800be88:	4691      	mov	r9, r2
 800be8a:	dc37      	bgt.n	800befc <_printf_float+0x364>
 800be8c:	f04f 0b00 	mov.w	fp, #0
 800be90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be94:	f104 021a 	add.w	r2, r4, #26
 800be98:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800be9c:	ebaa 0309 	sub.w	r3, sl, r9
 800bea0:	455b      	cmp	r3, fp
 800bea2:	dc33      	bgt.n	800bf0c <_printf_float+0x374>
 800bea4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bea8:	429a      	cmp	r2, r3
 800beaa:	db3b      	blt.n	800bf24 <_printf_float+0x38c>
 800beac:	6823      	ldr	r3, [r4, #0]
 800beae:	07da      	lsls	r2, r3, #31
 800beb0:	d438      	bmi.n	800bf24 <_printf_float+0x38c>
 800beb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800beb4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800beb6:	eba3 020a 	sub.w	r2, r3, sl
 800beba:	eba3 0901 	sub.w	r9, r3, r1
 800bebe:	4591      	cmp	r9, r2
 800bec0:	bfa8      	it	ge
 800bec2:	4691      	movge	r9, r2
 800bec4:	f1b9 0f00 	cmp.w	r9, #0
 800bec8:	dc34      	bgt.n	800bf34 <_printf_float+0x39c>
 800beca:	f04f 0800 	mov.w	r8, #0
 800bece:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bed2:	f104 0a1a 	add.w	sl, r4, #26
 800bed6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800beda:	1a9b      	subs	r3, r3, r2
 800bedc:	eba3 0309 	sub.w	r3, r3, r9
 800bee0:	4543      	cmp	r3, r8
 800bee2:	f77f af7a 	ble.w	800bdda <_printf_float+0x242>
 800bee6:	2301      	movs	r3, #1
 800bee8:	4652      	mov	r2, sl
 800beea:	4631      	mov	r1, r6
 800beec:	4628      	mov	r0, r5
 800beee:	47b8      	blx	r7
 800bef0:	3001      	adds	r0, #1
 800bef2:	f43f aeac 	beq.w	800bc4e <_printf_float+0xb6>
 800bef6:	f108 0801 	add.w	r8, r8, #1
 800befa:	e7ec      	b.n	800bed6 <_printf_float+0x33e>
 800befc:	4613      	mov	r3, r2
 800befe:	4631      	mov	r1, r6
 800bf00:	4642      	mov	r2, r8
 800bf02:	4628      	mov	r0, r5
 800bf04:	47b8      	blx	r7
 800bf06:	3001      	adds	r0, #1
 800bf08:	d1c0      	bne.n	800be8c <_printf_float+0x2f4>
 800bf0a:	e6a0      	b.n	800bc4e <_printf_float+0xb6>
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	4631      	mov	r1, r6
 800bf10:	4628      	mov	r0, r5
 800bf12:	920b      	str	r2, [sp, #44]	; 0x2c
 800bf14:	47b8      	blx	r7
 800bf16:	3001      	adds	r0, #1
 800bf18:	f43f ae99 	beq.w	800bc4e <_printf_float+0xb6>
 800bf1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bf1e:	f10b 0b01 	add.w	fp, fp, #1
 800bf22:	e7b9      	b.n	800be98 <_printf_float+0x300>
 800bf24:	4631      	mov	r1, r6
 800bf26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf2a:	4628      	mov	r0, r5
 800bf2c:	47b8      	blx	r7
 800bf2e:	3001      	adds	r0, #1
 800bf30:	d1bf      	bne.n	800beb2 <_printf_float+0x31a>
 800bf32:	e68c      	b.n	800bc4e <_printf_float+0xb6>
 800bf34:	464b      	mov	r3, r9
 800bf36:	4631      	mov	r1, r6
 800bf38:	4628      	mov	r0, r5
 800bf3a:	eb08 020a 	add.w	r2, r8, sl
 800bf3e:	47b8      	blx	r7
 800bf40:	3001      	adds	r0, #1
 800bf42:	d1c2      	bne.n	800beca <_printf_float+0x332>
 800bf44:	e683      	b.n	800bc4e <_printf_float+0xb6>
 800bf46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf48:	2a01      	cmp	r2, #1
 800bf4a:	dc01      	bgt.n	800bf50 <_printf_float+0x3b8>
 800bf4c:	07db      	lsls	r3, r3, #31
 800bf4e:	d537      	bpl.n	800bfc0 <_printf_float+0x428>
 800bf50:	2301      	movs	r3, #1
 800bf52:	4642      	mov	r2, r8
 800bf54:	4631      	mov	r1, r6
 800bf56:	4628      	mov	r0, r5
 800bf58:	47b8      	blx	r7
 800bf5a:	3001      	adds	r0, #1
 800bf5c:	f43f ae77 	beq.w	800bc4e <_printf_float+0xb6>
 800bf60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf64:	4631      	mov	r1, r6
 800bf66:	4628      	mov	r0, r5
 800bf68:	47b8      	blx	r7
 800bf6a:	3001      	adds	r0, #1
 800bf6c:	f43f ae6f 	beq.w	800bc4e <_printf_float+0xb6>
 800bf70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bf74:	2200      	movs	r2, #0
 800bf76:	2300      	movs	r3, #0
 800bf78:	f7f4 fd86 	bl	8000a88 <__aeabi_dcmpeq>
 800bf7c:	b9d8      	cbnz	r0, 800bfb6 <_printf_float+0x41e>
 800bf7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf80:	f108 0201 	add.w	r2, r8, #1
 800bf84:	3b01      	subs	r3, #1
 800bf86:	4631      	mov	r1, r6
 800bf88:	4628      	mov	r0, r5
 800bf8a:	47b8      	blx	r7
 800bf8c:	3001      	adds	r0, #1
 800bf8e:	d10e      	bne.n	800bfae <_printf_float+0x416>
 800bf90:	e65d      	b.n	800bc4e <_printf_float+0xb6>
 800bf92:	2301      	movs	r3, #1
 800bf94:	464a      	mov	r2, r9
 800bf96:	4631      	mov	r1, r6
 800bf98:	4628      	mov	r0, r5
 800bf9a:	47b8      	blx	r7
 800bf9c:	3001      	adds	r0, #1
 800bf9e:	f43f ae56 	beq.w	800bc4e <_printf_float+0xb6>
 800bfa2:	f108 0801 	add.w	r8, r8, #1
 800bfa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bfa8:	3b01      	subs	r3, #1
 800bfaa:	4543      	cmp	r3, r8
 800bfac:	dcf1      	bgt.n	800bf92 <_printf_float+0x3fa>
 800bfae:	4653      	mov	r3, sl
 800bfb0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bfb4:	e6e0      	b.n	800bd78 <_printf_float+0x1e0>
 800bfb6:	f04f 0800 	mov.w	r8, #0
 800bfba:	f104 091a 	add.w	r9, r4, #26
 800bfbe:	e7f2      	b.n	800bfa6 <_printf_float+0x40e>
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	4642      	mov	r2, r8
 800bfc4:	e7df      	b.n	800bf86 <_printf_float+0x3ee>
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	464a      	mov	r2, r9
 800bfca:	4631      	mov	r1, r6
 800bfcc:	4628      	mov	r0, r5
 800bfce:	47b8      	blx	r7
 800bfd0:	3001      	adds	r0, #1
 800bfd2:	f43f ae3c 	beq.w	800bc4e <_printf_float+0xb6>
 800bfd6:	f108 0801 	add.w	r8, r8, #1
 800bfda:	68e3      	ldr	r3, [r4, #12]
 800bfdc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bfde:	1a5b      	subs	r3, r3, r1
 800bfe0:	4543      	cmp	r3, r8
 800bfe2:	dcf0      	bgt.n	800bfc6 <_printf_float+0x42e>
 800bfe4:	e6fd      	b.n	800bde2 <_printf_float+0x24a>
 800bfe6:	f04f 0800 	mov.w	r8, #0
 800bfea:	f104 0919 	add.w	r9, r4, #25
 800bfee:	e7f4      	b.n	800bfda <_printf_float+0x442>

0800bff0 <_printf_common>:
 800bff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bff4:	4616      	mov	r6, r2
 800bff6:	4699      	mov	r9, r3
 800bff8:	688a      	ldr	r2, [r1, #8]
 800bffa:	690b      	ldr	r3, [r1, #16]
 800bffc:	4607      	mov	r7, r0
 800bffe:	4293      	cmp	r3, r2
 800c000:	bfb8      	it	lt
 800c002:	4613      	movlt	r3, r2
 800c004:	6033      	str	r3, [r6, #0]
 800c006:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c00a:	460c      	mov	r4, r1
 800c00c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c010:	b10a      	cbz	r2, 800c016 <_printf_common+0x26>
 800c012:	3301      	adds	r3, #1
 800c014:	6033      	str	r3, [r6, #0]
 800c016:	6823      	ldr	r3, [r4, #0]
 800c018:	0699      	lsls	r1, r3, #26
 800c01a:	bf42      	ittt	mi
 800c01c:	6833      	ldrmi	r3, [r6, #0]
 800c01e:	3302      	addmi	r3, #2
 800c020:	6033      	strmi	r3, [r6, #0]
 800c022:	6825      	ldr	r5, [r4, #0]
 800c024:	f015 0506 	ands.w	r5, r5, #6
 800c028:	d106      	bne.n	800c038 <_printf_common+0x48>
 800c02a:	f104 0a19 	add.w	sl, r4, #25
 800c02e:	68e3      	ldr	r3, [r4, #12]
 800c030:	6832      	ldr	r2, [r6, #0]
 800c032:	1a9b      	subs	r3, r3, r2
 800c034:	42ab      	cmp	r3, r5
 800c036:	dc28      	bgt.n	800c08a <_printf_common+0x9a>
 800c038:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c03c:	1e13      	subs	r3, r2, #0
 800c03e:	6822      	ldr	r2, [r4, #0]
 800c040:	bf18      	it	ne
 800c042:	2301      	movne	r3, #1
 800c044:	0692      	lsls	r2, r2, #26
 800c046:	d42d      	bmi.n	800c0a4 <_printf_common+0xb4>
 800c048:	4649      	mov	r1, r9
 800c04a:	4638      	mov	r0, r7
 800c04c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c050:	47c0      	blx	r8
 800c052:	3001      	adds	r0, #1
 800c054:	d020      	beq.n	800c098 <_printf_common+0xa8>
 800c056:	6823      	ldr	r3, [r4, #0]
 800c058:	68e5      	ldr	r5, [r4, #12]
 800c05a:	f003 0306 	and.w	r3, r3, #6
 800c05e:	2b04      	cmp	r3, #4
 800c060:	bf18      	it	ne
 800c062:	2500      	movne	r5, #0
 800c064:	6832      	ldr	r2, [r6, #0]
 800c066:	f04f 0600 	mov.w	r6, #0
 800c06a:	68a3      	ldr	r3, [r4, #8]
 800c06c:	bf08      	it	eq
 800c06e:	1aad      	subeq	r5, r5, r2
 800c070:	6922      	ldr	r2, [r4, #16]
 800c072:	bf08      	it	eq
 800c074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c078:	4293      	cmp	r3, r2
 800c07a:	bfc4      	itt	gt
 800c07c:	1a9b      	subgt	r3, r3, r2
 800c07e:	18ed      	addgt	r5, r5, r3
 800c080:	341a      	adds	r4, #26
 800c082:	42b5      	cmp	r5, r6
 800c084:	d11a      	bne.n	800c0bc <_printf_common+0xcc>
 800c086:	2000      	movs	r0, #0
 800c088:	e008      	b.n	800c09c <_printf_common+0xac>
 800c08a:	2301      	movs	r3, #1
 800c08c:	4652      	mov	r2, sl
 800c08e:	4649      	mov	r1, r9
 800c090:	4638      	mov	r0, r7
 800c092:	47c0      	blx	r8
 800c094:	3001      	adds	r0, #1
 800c096:	d103      	bne.n	800c0a0 <_printf_common+0xb0>
 800c098:	f04f 30ff 	mov.w	r0, #4294967295
 800c09c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0a0:	3501      	adds	r5, #1
 800c0a2:	e7c4      	b.n	800c02e <_printf_common+0x3e>
 800c0a4:	2030      	movs	r0, #48	; 0x30
 800c0a6:	18e1      	adds	r1, r4, r3
 800c0a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c0ac:	1c5a      	adds	r2, r3, #1
 800c0ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c0b2:	4422      	add	r2, r4
 800c0b4:	3302      	adds	r3, #2
 800c0b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c0ba:	e7c5      	b.n	800c048 <_printf_common+0x58>
 800c0bc:	2301      	movs	r3, #1
 800c0be:	4622      	mov	r2, r4
 800c0c0:	4649      	mov	r1, r9
 800c0c2:	4638      	mov	r0, r7
 800c0c4:	47c0      	blx	r8
 800c0c6:	3001      	adds	r0, #1
 800c0c8:	d0e6      	beq.n	800c098 <_printf_common+0xa8>
 800c0ca:	3601      	adds	r6, #1
 800c0cc:	e7d9      	b.n	800c082 <_printf_common+0x92>
	...

0800c0d0 <_printf_i>:
 800c0d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c0d4:	7e0f      	ldrb	r7, [r1, #24]
 800c0d6:	4691      	mov	r9, r2
 800c0d8:	2f78      	cmp	r7, #120	; 0x78
 800c0da:	4680      	mov	r8, r0
 800c0dc:	460c      	mov	r4, r1
 800c0de:	469a      	mov	sl, r3
 800c0e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c0e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c0e6:	d807      	bhi.n	800c0f8 <_printf_i+0x28>
 800c0e8:	2f62      	cmp	r7, #98	; 0x62
 800c0ea:	d80a      	bhi.n	800c102 <_printf_i+0x32>
 800c0ec:	2f00      	cmp	r7, #0
 800c0ee:	f000 80d9 	beq.w	800c2a4 <_printf_i+0x1d4>
 800c0f2:	2f58      	cmp	r7, #88	; 0x58
 800c0f4:	f000 80a4 	beq.w	800c240 <_printf_i+0x170>
 800c0f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c100:	e03a      	b.n	800c178 <_printf_i+0xa8>
 800c102:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c106:	2b15      	cmp	r3, #21
 800c108:	d8f6      	bhi.n	800c0f8 <_printf_i+0x28>
 800c10a:	a101      	add	r1, pc, #4	; (adr r1, 800c110 <_printf_i+0x40>)
 800c10c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c110:	0800c169 	.word	0x0800c169
 800c114:	0800c17d 	.word	0x0800c17d
 800c118:	0800c0f9 	.word	0x0800c0f9
 800c11c:	0800c0f9 	.word	0x0800c0f9
 800c120:	0800c0f9 	.word	0x0800c0f9
 800c124:	0800c0f9 	.word	0x0800c0f9
 800c128:	0800c17d 	.word	0x0800c17d
 800c12c:	0800c0f9 	.word	0x0800c0f9
 800c130:	0800c0f9 	.word	0x0800c0f9
 800c134:	0800c0f9 	.word	0x0800c0f9
 800c138:	0800c0f9 	.word	0x0800c0f9
 800c13c:	0800c28b 	.word	0x0800c28b
 800c140:	0800c1ad 	.word	0x0800c1ad
 800c144:	0800c26d 	.word	0x0800c26d
 800c148:	0800c0f9 	.word	0x0800c0f9
 800c14c:	0800c0f9 	.word	0x0800c0f9
 800c150:	0800c2ad 	.word	0x0800c2ad
 800c154:	0800c0f9 	.word	0x0800c0f9
 800c158:	0800c1ad 	.word	0x0800c1ad
 800c15c:	0800c0f9 	.word	0x0800c0f9
 800c160:	0800c0f9 	.word	0x0800c0f9
 800c164:	0800c275 	.word	0x0800c275
 800c168:	682b      	ldr	r3, [r5, #0]
 800c16a:	1d1a      	adds	r2, r3, #4
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	602a      	str	r2, [r5, #0]
 800c170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c174:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c178:	2301      	movs	r3, #1
 800c17a:	e0a4      	b.n	800c2c6 <_printf_i+0x1f6>
 800c17c:	6820      	ldr	r0, [r4, #0]
 800c17e:	6829      	ldr	r1, [r5, #0]
 800c180:	0606      	lsls	r6, r0, #24
 800c182:	f101 0304 	add.w	r3, r1, #4
 800c186:	d50a      	bpl.n	800c19e <_printf_i+0xce>
 800c188:	680e      	ldr	r6, [r1, #0]
 800c18a:	602b      	str	r3, [r5, #0]
 800c18c:	2e00      	cmp	r6, #0
 800c18e:	da03      	bge.n	800c198 <_printf_i+0xc8>
 800c190:	232d      	movs	r3, #45	; 0x2d
 800c192:	4276      	negs	r6, r6
 800c194:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c198:	230a      	movs	r3, #10
 800c19a:	485e      	ldr	r0, [pc, #376]	; (800c314 <_printf_i+0x244>)
 800c19c:	e019      	b.n	800c1d2 <_printf_i+0x102>
 800c19e:	680e      	ldr	r6, [r1, #0]
 800c1a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c1a4:	602b      	str	r3, [r5, #0]
 800c1a6:	bf18      	it	ne
 800c1a8:	b236      	sxthne	r6, r6
 800c1aa:	e7ef      	b.n	800c18c <_printf_i+0xbc>
 800c1ac:	682b      	ldr	r3, [r5, #0]
 800c1ae:	6820      	ldr	r0, [r4, #0]
 800c1b0:	1d19      	adds	r1, r3, #4
 800c1b2:	6029      	str	r1, [r5, #0]
 800c1b4:	0601      	lsls	r1, r0, #24
 800c1b6:	d501      	bpl.n	800c1bc <_printf_i+0xec>
 800c1b8:	681e      	ldr	r6, [r3, #0]
 800c1ba:	e002      	b.n	800c1c2 <_printf_i+0xf2>
 800c1bc:	0646      	lsls	r6, r0, #25
 800c1be:	d5fb      	bpl.n	800c1b8 <_printf_i+0xe8>
 800c1c0:	881e      	ldrh	r6, [r3, #0]
 800c1c2:	2f6f      	cmp	r7, #111	; 0x6f
 800c1c4:	bf0c      	ite	eq
 800c1c6:	2308      	moveq	r3, #8
 800c1c8:	230a      	movne	r3, #10
 800c1ca:	4852      	ldr	r0, [pc, #328]	; (800c314 <_printf_i+0x244>)
 800c1cc:	2100      	movs	r1, #0
 800c1ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c1d2:	6865      	ldr	r5, [r4, #4]
 800c1d4:	2d00      	cmp	r5, #0
 800c1d6:	bfa8      	it	ge
 800c1d8:	6821      	ldrge	r1, [r4, #0]
 800c1da:	60a5      	str	r5, [r4, #8]
 800c1dc:	bfa4      	itt	ge
 800c1de:	f021 0104 	bicge.w	r1, r1, #4
 800c1e2:	6021      	strge	r1, [r4, #0]
 800c1e4:	b90e      	cbnz	r6, 800c1ea <_printf_i+0x11a>
 800c1e6:	2d00      	cmp	r5, #0
 800c1e8:	d04d      	beq.n	800c286 <_printf_i+0x1b6>
 800c1ea:	4615      	mov	r5, r2
 800c1ec:	fbb6 f1f3 	udiv	r1, r6, r3
 800c1f0:	fb03 6711 	mls	r7, r3, r1, r6
 800c1f4:	5dc7      	ldrb	r7, [r0, r7]
 800c1f6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c1fa:	4637      	mov	r7, r6
 800c1fc:	42bb      	cmp	r3, r7
 800c1fe:	460e      	mov	r6, r1
 800c200:	d9f4      	bls.n	800c1ec <_printf_i+0x11c>
 800c202:	2b08      	cmp	r3, #8
 800c204:	d10b      	bne.n	800c21e <_printf_i+0x14e>
 800c206:	6823      	ldr	r3, [r4, #0]
 800c208:	07de      	lsls	r6, r3, #31
 800c20a:	d508      	bpl.n	800c21e <_printf_i+0x14e>
 800c20c:	6923      	ldr	r3, [r4, #16]
 800c20e:	6861      	ldr	r1, [r4, #4]
 800c210:	4299      	cmp	r1, r3
 800c212:	bfde      	ittt	le
 800c214:	2330      	movle	r3, #48	; 0x30
 800c216:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c21a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c21e:	1b52      	subs	r2, r2, r5
 800c220:	6122      	str	r2, [r4, #16]
 800c222:	464b      	mov	r3, r9
 800c224:	4621      	mov	r1, r4
 800c226:	4640      	mov	r0, r8
 800c228:	f8cd a000 	str.w	sl, [sp]
 800c22c:	aa03      	add	r2, sp, #12
 800c22e:	f7ff fedf 	bl	800bff0 <_printf_common>
 800c232:	3001      	adds	r0, #1
 800c234:	d14c      	bne.n	800c2d0 <_printf_i+0x200>
 800c236:	f04f 30ff 	mov.w	r0, #4294967295
 800c23a:	b004      	add	sp, #16
 800c23c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c240:	4834      	ldr	r0, [pc, #208]	; (800c314 <_printf_i+0x244>)
 800c242:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c246:	6829      	ldr	r1, [r5, #0]
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	f851 6b04 	ldr.w	r6, [r1], #4
 800c24e:	6029      	str	r1, [r5, #0]
 800c250:	061d      	lsls	r5, r3, #24
 800c252:	d514      	bpl.n	800c27e <_printf_i+0x1ae>
 800c254:	07df      	lsls	r7, r3, #31
 800c256:	bf44      	itt	mi
 800c258:	f043 0320 	orrmi.w	r3, r3, #32
 800c25c:	6023      	strmi	r3, [r4, #0]
 800c25e:	b91e      	cbnz	r6, 800c268 <_printf_i+0x198>
 800c260:	6823      	ldr	r3, [r4, #0]
 800c262:	f023 0320 	bic.w	r3, r3, #32
 800c266:	6023      	str	r3, [r4, #0]
 800c268:	2310      	movs	r3, #16
 800c26a:	e7af      	b.n	800c1cc <_printf_i+0xfc>
 800c26c:	6823      	ldr	r3, [r4, #0]
 800c26e:	f043 0320 	orr.w	r3, r3, #32
 800c272:	6023      	str	r3, [r4, #0]
 800c274:	2378      	movs	r3, #120	; 0x78
 800c276:	4828      	ldr	r0, [pc, #160]	; (800c318 <_printf_i+0x248>)
 800c278:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c27c:	e7e3      	b.n	800c246 <_printf_i+0x176>
 800c27e:	0659      	lsls	r1, r3, #25
 800c280:	bf48      	it	mi
 800c282:	b2b6      	uxthmi	r6, r6
 800c284:	e7e6      	b.n	800c254 <_printf_i+0x184>
 800c286:	4615      	mov	r5, r2
 800c288:	e7bb      	b.n	800c202 <_printf_i+0x132>
 800c28a:	682b      	ldr	r3, [r5, #0]
 800c28c:	6826      	ldr	r6, [r4, #0]
 800c28e:	1d18      	adds	r0, r3, #4
 800c290:	6961      	ldr	r1, [r4, #20]
 800c292:	6028      	str	r0, [r5, #0]
 800c294:	0635      	lsls	r5, r6, #24
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	d501      	bpl.n	800c29e <_printf_i+0x1ce>
 800c29a:	6019      	str	r1, [r3, #0]
 800c29c:	e002      	b.n	800c2a4 <_printf_i+0x1d4>
 800c29e:	0670      	lsls	r0, r6, #25
 800c2a0:	d5fb      	bpl.n	800c29a <_printf_i+0x1ca>
 800c2a2:	8019      	strh	r1, [r3, #0]
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	4615      	mov	r5, r2
 800c2a8:	6123      	str	r3, [r4, #16]
 800c2aa:	e7ba      	b.n	800c222 <_printf_i+0x152>
 800c2ac:	682b      	ldr	r3, [r5, #0]
 800c2ae:	2100      	movs	r1, #0
 800c2b0:	1d1a      	adds	r2, r3, #4
 800c2b2:	602a      	str	r2, [r5, #0]
 800c2b4:	681d      	ldr	r5, [r3, #0]
 800c2b6:	6862      	ldr	r2, [r4, #4]
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	f002 faef 	bl	800e89c <memchr>
 800c2be:	b108      	cbz	r0, 800c2c4 <_printf_i+0x1f4>
 800c2c0:	1b40      	subs	r0, r0, r5
 800c2c2:	6060      	str	r0, [r4, #4]
 800c2c4:	6863      	ldr	r3, [r4, #4]
 800c2c6:	6123      	str	r3, [r4, #16]
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c2ce:	e7a8      	b.n	800c222 <_printf_i+0x152>
 800c2d0:	462a      	mov	r2, r5
 800c2d2:	4649      	mov	r1, r9
 800c2d4:	4640      	mov	r0, r8
 800c2d6:	6923      	ldr	r3, [r4, #16]
 800c2d8:	47d0      	blx	sl
 800c2da:	3001      	adds	r0, #1
 800c2dc:	d0ab      	beq.n	800c236 <_printf_i+0x166>
 800c2de:	6823      	ldr	r3, [r4, #0]
 800c2e0:	079b      	lsls	r3, r3, #30
 800c2e2:	d413      	bmi.n	800c30c <_printf_i+0x23c>
 800c2e4:	68e0      	ldr	r0, [r4, #12]
 800c2e6:	9b03      	ldr	r3, [sp, #12]
 800c2e8:	4298      	cmp	r0, r3
 800c2ea:	bfb8      	it	lt
 800c2ec:	4618      	movlt	r0, r3
 800c2ee:	e7a4      	b.n	800c23a <_printf_i+0x16a>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	4632      	mov	r2, r6
 800c2f4:	4649      	mov	r1, r9
 800c2f6:	4640      	mov	r0, r8
 800c2f8:	47d0      	blx	sl
 800c2fa:	3001      	adds	r0, #1
 800c2fc:	d09b      	beq.n	800c236 <_printf_i+0x166>
 800c2fe:	3501      	adds	r5, #1
 800c300:	68e3      	ldr	r3, [r4, #12]
 800c302:	9903      	ldr	r1, [sp, #12]
 800c304:	1a5b      	subs	r3, r3, r1
 800c306:	42ab      	cmp	r3, r5
 800c308:	dcf2      	bgt.n	800c2f0 <_printf_i+0x220>
 800c30a:	e7eb      	b.n	800c2e4 <_printf_i+0x214>
 800c30c:	2500      	movs	r5, #0
 800c30e:	f104 0619 	add.w	r6, r4, #25
 800c312:	e7f5      	b.n	800c300 <_printf_i+0x230>
 800c314:	08011bca 	.word	0x08011bca
 800c318:	08011bdb 	.word	0x08011bdb

0800c31c <_scanf_float>:
 800c31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c320:	b087      	sub	sp, #28
 800c322:	9303      	str	r3, [sp, #12]
 800c324:	688b      	ldr	r3, [r1, #8]
 800c326:	4617      	mov	r7, r2
 800c328:	1e5a      	subs	r2, r3, #1
 800c32a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c32e:	bf85      	ittet	hi
 800c330:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c334:	195b      	addhi	r3, r3, r5
 800c336:	2300      	movls	r3, #0
 800c338:	9302      	strhi	r3, [sp, #8]
 800c33a:	bf88      	it	hi
 800c33c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c340:	468b      	mov	fp, r1
 800c342:	f04f 0500 	mov.w	r5, #0
 800c346:	bf8c      	ite	hi
 800c348:	608b      	strhi	r3, [r1, #8]
 800c34a:	9302      	strls	r3, [sp, #8]
 800c34c:	680b      	ldr	r3, [r1, #0]
 800c34e:	4680      	mov	r8, r0
 800c350:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c354:	f84b 3b1c 	str.w	r3, [fp], #28
 800c358:	460c      	mov	r4, r1
 800c35a:	465e      	mov	r6, fp
 800c35c:	46aa      	mov	sl, r5
 800c35e:	46a9      	mov	r9, r5
 800c360:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c364:	9501      	str	r5, [sp, #4]
 800c366:	68a2      	ldr	r2, [r4, #8]
 800c368:	b152      	cbz	r2, 800c380 <_scanf_float+0x64>
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	781b      	ldrb	r3, [r3, #0]
 800c36e:	2b4e      	cmp	r3, #78	; 0x4e
 800c370:	d864      	bhi.n	800c43c <_scanf_float+0x120>
 800c372:	2b40      	cmp	r3, #64	; 0x40
 800c374:	d83c      	bhi.n	800c3f0 <_scanf_float+0xd4>
 800c376:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c37a:	b2c8      	uxtb	r0, r1
 800c37c:	280e      	cmp	r0, #14
 800c37e:	d93a      	bls.n	800c3f6 <_scanf_float+0xda>
 800c380:	f1b9 0f00 	cmp.w	r9, #0
 800c384:	d003      	beq.n	800c38e <_scanf_float+0x72>
 800c386:	6823      	ldr	r3, [r4, #0]
 800c388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c38c:	6023      	str	r3, [r4, #0]
 800c38e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c392:	f1ba 0f01 	cmp.w	sl, #1
 800c396:	f200 8113 	bhi.w	800c5c0 <_scanf_float+0x2a4>
 800c39a:	455e      	cmp	r6, fp
 800c39c:	f200 8105 	bhi.w	800c5aa <_scanf_float+0x28e>
 800c3a0:	2501      	movs	r5, #1
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	b007      	add	sp, #28
 800c3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3aa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c3ae:	2a0d      	cmp	r2, #13
 800c3b0:	d8e6      	bhi.n	800c380 <_scanf_float+0x64>
 800c3b2:	a101      	add	r1, pc, #4	; (adr r1, 800c3b8 <_scanf_float+0x9c>)
 800c3b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c3b8:	0800c4f7 	.word	0x0800c4f7
 800c3bc:	0800c381 	.word	0x0800c381
 800c3c0:	0800c381 	.word	0x0800c381
 800c3c4:	0800c381 	.word	0x0800c381
 800c3c8:	0800c557 	.word	0x0800c557
 800c3cc:	0800c52f 	.word	0x0800c52f
 800c3d0:	0800c381 	.word	0x0800c381
 800c3d4:	0800c381 	.word	0x0800c381
 800c3d8:	0800c505 	.word	0x0800c505
 800c3dc:	0800c381 	.word	0x0800c381
 800c3e0:	0800c381 	.word	0x0800c381
 800c3e4:	0800c381 	.word	0x0800c381
 800c3e8:	0800c381 	.word	0x0800c381
 800c3ec:	0800c4bd 	.word	0x0800c4bd
 800c3f0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c3f4:	e7db      	b.n	800c3ae <_scanf_float+0x92>
 800c3f6:	290e      	cmp	r1, #14
 800c3f8:	d8c2      	bhi.n	800c380 <_scanf_float+0x64>
 800c3fa:	a001      	add	r0, pc, #4	; (adr r0, 800c400 <_scanf_float+0xe4>)
 800c3fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c400:	0800c4af 	.word	0x0800c4af
 800c404:	0800c381 	.word	0x0800c381
 800c408:	0800c4af 	.word	0x0800c4af
 800c40c:	0800c543 	.word	0x0800c543
 800c410:	0800c381 	.word	0x0800c381
 800c414:	0800c45d 	.word	0x0800c45d
 800c418:	0800c499 	.word	0x0800c499
 800c41c:	0800c499 	.word	0x0800c499
 800c420:	0800c499 	.word	0x0800c499
 800c424:	0800c499 	.word	0x0800c499
 800c428:	0800c499 	.word	0x0800c499
 800c42c:	0800c499 	.word	0x0800c499
 800c430:	0800c499 	.word	0x0800c499
 800c434:	0800c499 	.word	0x0800c499
 800c438:	0800c499 	.word	0x0800c499
 800c43c:	2b6e      	cmp	r3, #110	; 0x6e
 800c43e:	d809      	bhi.n	800c454 <_scanf_float+0x138>
 800c440:	2b60      	cmp	r3, #96	; 0x60
 800c442:	d8b2      	bhi.n	800c3aa <_scanf_float+0x8e>
 800c444:	2b54      	cmp	r3, #84	; 0x54
 800c446:	d077      	beq.n	800c538 <_scanf_float+0x21c>
 800c448:	2b59      	cmp	r3, #89	; 0x59
 800c44a:	d199      	bne.n	800c380 <_scanf_float+0x64>
 800c44c:	2d07      	cmp	r5, #7
 800c44e:	d197      	bne.n	800c380 <_scanf_float+0x64>
 800c450:	2508      	movs	r5, #8
 800c452:	e029      	b.n	800c4a8 <_scanf_float+0x18c>
 800c454:	2b74      	cmp	r3, #116	; 0x74
 800c456:	d06f      	beq.n	800c538 <_scanf_float+0x21c>
 800c458:	2b79      	cmp	r3, #121	; 0x79
 800c45a:	e7f6      	b.n	800c44a <_scanf_float+0x12e>
 800c45c:	6821      	ldr	r1, [r4, #0]
 800c45e:	05c8      	lsls	r0, r1, #23
 800c460:	d51a      	bpl.n	800c498 <_scanf_float+0x17c>
 800c462:	9b02      	ldr	r3, [sp, #8]
 800c464:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c468:	6021      	str	r1, [r4, #0]
 800c46a:	f109 0901 	add.w	r9, r9, #1
 800c46e:	b11b      	cbz	r3, 800c478 <_scanf_float+0x15c>
 800c470:	3b01      	subs	r3, #1
 800c472:	3201      	adds	r2, #1
 800c474:	9302      	str	r3, [sp, #8]
 800c476:	60a2      	str	r2, [r4, #8]
 800c478:	68a3      	ldr	r3, [r4, #8]
 800c47a:	3b01      	subs	r3, #1
 800c47c:	60a3      	str	r3, [r4, #8]
 800c47e:	6923      	ldr	r3, [r4, #16]
 800c480:	3301      	adds	r3, #1
 800c482:	6123      	str	r3, [r4, #16]
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	3b01      	subs	r3, #1
 800c488:	2b00      	cmp	r3, #0
 800c48a:	607b      	str	r3, [r7, #4]
 800c48c:	f340 8084 	ble.w	800c598 <_scanf_float+0x27c>
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	3301      	adds	r3, #1
 800c494:	603b      	str	r3, [r7, #0]
 800c496:	e766      	b.n	800c366 <_scanf_float+0x4a>
 800c498:	eb1a 0f05 	cmn.w	sl, r5
 800c49c:	f47f af70 	bne.w	800c380 <_scanf_float+0x64>
 800c4a0:	6822      	ldr	r2, [r4, #0]
 800c4a2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c4a6:	6022      	str	r2, [r4, #0]
 800c4a8:	f806 3b01 	strb.w	r3, [r6], #1
 800c4ac:	e7e4      	b.n	800c478 <_scanf_float+0x15c>
 800c4ae:	6822      	ldr	r2, [r4, #0]
 800c4b0:	0610      	lsls	r0, r2, #24
 800c4b2:	f57f af65 	bpl.w	800c380 <_scanf_float+0x64>
 800c4b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c4ba:	e7f4      	b.n	800c4a6 <_scanf_float+0x18a>
 800c4bc:	f1ba 0f00 	cmp.w	sl, #0
 800c4c0:	d10e      	bne.n	800c4e0 <_scanf_float+0x1c4>
 800c4c2:	f1b9 0f00 	cmp.w	r9, #0
 800c4c6:	d10e      	bne.n	800c4e6 <_scanf_float+0x1ca>
 800c4c8:	6822      	ldr	r2, [r4, #0]
 800c4ca:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c4ce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c4d2:	d108      	bne.n	800c4e6 <_scanf_float+0x1ca>
 800c4d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c4d8:	f04f 0a01 	mov.w	sl, #1
 800c4dc:	6022      	str	r2, [r4, #0]
 800c4de:	e7e3      	b.n	800c4a8 <_scanf_float+0x18c>
 800c4e0:	f1ba 0f02 	cmp.w	sl, #2
 800c4e4:	d055      	beq.n	800c592 <_scanf_float+0x276>
 800c4e6:	2d01      	cmp	r5, #1
 800c4e8:	d002      	beq.n	800c4f0 <_scanf_float+0x1d4>
 800c4ea:	2d04      	cmp	r5, #4
 800c4ec:	f47f af48 	bne.w	800c380 <_scanf_float+0x64>
 800c4f0:	3501      	adds	r5, #1
 800c4f2:	b2ed      	uxtb	r5, r5
 800c4f4:	e7d8      	b.n	800c4a8 <_scanf_float+0x18c>
 800c4f6:	f1ba 0f01 	cmp.w	sl, #1
 800c4fa:	f47f af41 	bne.w	800c380 <_scanf_float+0x64>
 800c4fe:	f04f 0a02 	mov.w	sl, #2
 800c502:	e7d1      	b.n	800c4a8 <_scanf_float+0x18c>
 800c504:	b97d      	cbnz	r5, 800c526 <_scanf_float+0x20a>
 800c506:	f1b9 0f00 	cmp.w	r9, #0
 800c50a:	f47f af3c 	bne.w	800c386 <_scanf_float+0x6a>
 800c50e:	6822      	ldr	r2, [r4, #0]
 800c510:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c514:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c518:	f47f af39 	bne.w	800c38e <_scanf_float+0x72>
 800c51c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c520:	2501      	movs	r5, #1
 800c522:	6022      	str	r2, [r4, #0]
 800c524:	e7c0      	b.n	800c4a8 <_scanf_float+0x18c>
 800c526:	2d03      	cmp	r5, #3
 800c528:	d0e2      	beq.n	800c4f0 <_scanf_float+0x1d4>
 800c52a:	2d05      	cmp	r5, #5
 800c52c:	e7de      	b.n	800c4ec <_scanf_float+0x1d0>
 800c52e:	2d02      	cmp	r5, #2
 800c530:	f47f af26 	bne.w	800c380 <_scanf_float+0x64>
 800c534:	2503      	movs	r5, #3
 800c536:	e7b7      	b.n	800c4a8 <_scanf_float+0x18c>
 800c538:	2d06      	cmp	r5, #6
 800c53a:	f47f af21 	bne.w	800c380 <_scanf_float+0x64>
 800c53e:	2507      	movs	r5, #7
 800c540:	e7b2      	b.n	800c4a8 <_scanf_float+0x18c>
 800c542:	6822      	ldr	r2, [r4, #0]
 800c544:	0591      	lsls	r1, r2, #22
 800c546:	f57f af1b 	bpl.w	800c380 <_scanf_float+0x64>
 800c54a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c54e:	6022      	str	r2, [r4, #0]
 800c550:	f8cd 9004 	str.w	r9, [sp, #4]
 800c554:	e7a8      	b.n	800c4a8 <_scanf_float+0x18c>
 800c556:	6822      	ldr	r2, [r4, #0]
 800c558:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c55c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c560:	d006      	beq.n	800c570 <_scanf_float+0x254>
 800c562:	0550      	lsls	r0, r2, #21
 800c564:	f57f af0c 	bpl.w	800c380 <_scanf_float+0x64>
 800c568:	f1b9 0f00 	cmp.w	r9, #0
 800c56c:	f43f af0f 	beq.w	800c38e <_scanf_float+0x72>
 800c570:	0591      	lsls	r1, r2, #22
 800c572:	bf58      	it	pl
 800c574:	9901      	ldrpl	r1, [sp, #4]
 800c576:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c57a:	bf58      	it	pl
 800c57c:	eba9 0101 	subpl.w	r1, r9, r1
 800c580:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c584:	f04f 0900 	mov.w	r9, #0
 800c588:	bf58      	it	pl
 800c58a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c58e:	6022      	str	r2, [r4, #0]
 800c590:	e78a      	b.n	800c4a8 <_scanf_float+0x18c>
 800c592:	f04f 0a03 	mov.w	sl, #3
 800c596:	e787      	b.n	800c4a8 <_scanf_float+0x18c>
 800c598:	4639      	mov	r1, r7
 800c59a:	4640      	mov	r0, r8
 800c59c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c5a0:	4798      	blx	r3
 800c5a2:	2800      	cmp	r0, #0
 800c5a4:	f43f aedf 	beq.w	800c366 <_scanf_float+0x4a>
 800c5a8:	e6ea      	b.n	800c380 <_scanf_float+0x64>
 800c5aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5ae:	463a      	mov	r2, r7
 800c5b0:	4640      	mov	r0, r8
 800c5b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c5b6:	4798      	blx	r3
 800c5b8:	6923      	ldr	r3, [r4, #16]
 800c5ba:	3b01      	subs	r3, #1
 800c5bc:	6123      	str	r3, [r4, #16]
 800c5be:	e6ec      	b.n	800c39a <_scanf_float+0x7e>
 800c5c0:	1e6b      	subs	r3, r5, #1
 800c5c2:	2b06      	cmp	r3, #6
 800c5c4:	d825      	bhi.n	800c612 <_scanf_float+0x2f6>
 800c5c6:	2d02      	cmp	r5, #2
 800c5c8:	d836      	bhi.n	800c638 <_scanf_float+0x31c>
 800c5ca:	455e      	cmp	r6, fp
 800c5cc:	f67f aee8 	bls.w	800c3a0 <_scanf_float+0x84>
 800c5d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5d4:	463a      	mov	r2, r7
 800c5d6:	4640      	mov	r0, r8
 800c5d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c5dc:	4798      	blx	r3
 800c5de:	6923      	ldr	r3, [r4, #16]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	6123      	str	r3, [r4, #16]
 800c5e4:	e7f1      	b.n	800c5ca <_scanf_float+0x2ae>
 800c5e6:	9802      	ldr	r0, [sp, #8]
 800c5e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5ec:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c5f0:	463a      	mov	r2, r7
 800c5f2:	9002      	str	r0, [sp, #8]
 800c5f4:	4640      	mov	r0, r8
 800c5f6:	4798      	blx	r3
 800c5f8:	6923      	ldr	r3, [r4, #16]
 800c5fa:	3b01      	subs	r3, #1
 800c5fc:	6123      	str	r3, [r4, #16]
 800c5fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c602:	fa5f fa8a 	uxtb.w	sl, sl
 800c606:	f1ba 0f02 	cmp.w	sl, #2
 800c60a:	d1ec      	bne.n	800c5e6 <_scanf_float+0x2ca>
 800c60c:	3d03      	subs	r5, #3
 800c60e:	b2ed      	uxtb	r5, r5
 800c610:	1b76      	subs	r6, r6, r5
 800c612:	6823      	ldr	r3, [r4, #0]
 800c614:	05da      	lsls	r2, r3, #23
 800c616:	d52f      	bpl.n	800c678 <_scanf_float+0x35c>
 800c618:	055b      	lsls	r3, r3, #21
 800c61a:	d510      	bpl.n	800c63e <_scanf_float+0x322>
 800c61c:	455e      	cmp	r6, fp
 800c61e:	f67f aebf 	bls.w	800c3a0 <_scanf_float+0x84>
 800c622:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c626:	463a      	mov	r2, r7
 800c628:	4640      	mov	r0, r8
 800c62a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c62e:	4798      	blx	r3
 800c630:	6923      	ldr	r3, [r4, #16]
 800c632:	3b01      	subs	r3, #1
 800c634:	6123      	str	r3, [r4, #16]
 800c636:	e7f1      	b.n	800c61c <_scanf_float+0x300>
 800c638:	46aa      	mov	sl, r5
 800c63a:	9602      	str	r6, [sp, #8]
 800c63c:	e7df      	b.n	800c5fe <_scanf_float+0x2e2>
 800c63e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c642:	6923      	ldr	r3, [r4, #16]
 800c644:	2965      	cmp	r1, #101	; 0x65
 800c646:	f103 33ff 	add.w	r3, r3, #4294967295
 800c64a:	f106 35ff 	add.w	r5, r6, #4294967295
 800c64e:	6123      	str	r3, [r4, #16]
 800c650:	d00c      	beq.n	800c66c <_scanf_float+0x350>
 800c652:	2945      	cmp	r1, #69	; 0x45
 800c654:	d00a      	beq.n	800c66c <_scanf_float+0x350>
 800c656:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c65a:	463a      	mov	r2, r7
 800c65c:	4640      	mov	r0, r8
 800c65e:	4798      	blx	r3
 800c660:	6923      	ldr	r3, [r4, #16]
 800c662:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c666:	3b01      	subs	r3, #1
 800c668:	1eb5      	subs	r5, r6, #2
 800c66a:	6123      	str	r3, [r4, #16]
 800c66c:	463a      	mov	r2, r7
 800c66e:	4640      	mov	r0, r8
 800c670:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c674:	4798      	blx	r3
 800c676:	462e      	mov	r6, r5
 800c678:	6825      	ldr	r5, [r4, #0]
 800c67a:	f015 0510 	ands.w	r5, r5, #16
 800c67e:	d155      	bne.n	800c72c <_scanf_float+0x410>
 800c680:	7035      	strb	r5, [r6, #0]
 800c682:	6823      	ldr	r3, [r4, #0]
 800c684:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c68c:	d11b      	bne.n	800c6c6 <_scanf_float+0x3aa>
 800c68e:	9b01      	ldr	r3, [sp, #4]
 800c690:	454b      	cmp	r3, r9
 800c692:	eba3 0209 	sub.w	r2, r3, r9
 800c696:	d123      	bne.n	800c6e0 <_scanf_float+0x3c4>
 800c698:	2200      	movs	r2, #0
 800c69a:	4659      	mov	r1, fp
 800c69c:	4640      	mov	r0, r8
 800c69e:	f000 fe7b 	bl	800d398 <_strtod_r>
 800c6a2:	6822      	ldr	r2, [r4, #0]
 800c6a4:	9b03      	ldr	r3, [sp, #12]
 800c6a6:	f012 0f02 	tst.w	r2, #2
 800c6aa:	4606      	mov	r6, r0
 800c6ac:	460f      	mov	r7, r1
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	d021      	beq.n	800c6f6 <_scanf_float+0x3da>
 800c6b2:	1d1a      	adds	r2, r3, #4
 800c6b4:	9903      	ldr	r1, [sp, #12]
 800c6b6:	600a      	str	r2, [r1, #0]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	e9c3 6700 	strd	r6, r7, [r3]
 800c6be:	68e3      	ldr	r3, [r4, #12]
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	60e3      	str	r3, [r4, #12]
 800c6c4:	e66d      	b.n	800c3a2 <_scanf_float+0x86>
 800c6c6:	9b04      	ldr	r3, [sp, #16]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d0e5      	beq.n	800c698 <_scanf_float+0x37c>
 800c6cc:	9905      	ldr	r1, [sp, #20]
 800c6ce:	230a      	movs	r3, #10
 800c6d0:	462a      	mov	r2, r5
 800c6d2:	4640      	mov	r0, r8
 800c6d4:	3101      	adds	r1, #1
 800c6d6:	f000 fee1 	bl	800d49c <_strtol_r>
 800c6da:	9b04      	ldr	r3, [sp, #16]
 800c6dc:	9e05      	ldr	r6, [sp, #20]
 800c6de:	1ac2      	subs	r2, r0, r3
 800c6e0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c6e4:	429e      	cmp	r6, r3
 800c6e6:	bf28      	it	cs
 800c6e8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	4910      	ldr	r1, [pc, #64]	; (800c730 <_scanf_float+0x414>)
 800c6f0:	f000 f826 	bl	800c740 <siprintf>
 800c6f4:	e7d0      	b.n	800c698 <_scanf_float+0x37c>
 800c6f6:	f012 0f04 	tst.w	r2, #4
 800c6fa:	f103 0204 	add.w	r2, r3, #4
 800c6fe:	d1d9      	bne.n	800c6b4 <_scanf_float+0x398>
 800c700:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c704:	f8cc 2000 	str.w	r2, [ip]
 800c708:	f8d3 8000 	ldr.w	r8, [r3]
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	f7f4 f9ec 	bl	8000aec <__aeabi_dcmpun>
 800c714:	b128      	cbz	r0, 800c722 <_scanf_float+0x406>
 800c716:	4807      	ldr	r0, [pc, #28]	; (800c734 <_scanf_float+0x418>)
 800c718:	f000 f80e 	bl	800c738 <nanf>
 800c71c:	f8c8 0000 	str.w	r0, [r8]
 800c720:	e7cd      	b.n	800c6be <_scanf_float+0x3a2>
 800c722:	4630      	mov	r0, r6
 800c724:	4639      	mov	r1, r7
 800c726:	f7f4 fa3f 	bl	8000ba8 <__aeabi_d2f>
 800c72a:	e7f7      	b.n	800c71c <_scanf_float+0x400>
 800c72c:	2500      	movs	r5, #0
 800c72e:	e638      	b.n	800c3a2 <_scanf_float+0x86>
 800c730:	08011bec 	.word	0x08011bec
 800c734:	08011ff8 	.word	0x08011ff8

0800c738 <nanf>:
 800c738:	4800      	ldr	r0, [pc, #0]	; (800c73c <nanf+0x4>)
 800c73a:	4770      	bx	lr
 800c73c:	7fc00000 	.word	0x7fc00000

0800c740 <siprintf>:
 800c740:	b40e      	push	{r1, r2, r3}
 800c742:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c746:	b500      	push	{lr}
 800c748:	b09c      	sub	sp, #112	; 0x70
 800c74a:	ab1d      	add	r3, sp, #116	; 0x74
 800c74c:	9002      	str	r0, [sp, #8]
 800c74e:	9006      	str	r0, [sp, #24]
 800c750:	9107      	str	r1, [sp, #28]
 800c752:	9104      	str	r1, [sp, #16]
 800c754:	4808      	ldr	r0, [pc, #32]	; (800c778 <siprintf+0x38>)
 800c756:	4909      	ldr	r1, [pc, #36]	; (800c77c <siprintf+0x3c>)
 800c758:	f853 2b04 	ldr.w	r2, [r3], #4
 800c75c:	9105      	str	r1, [sp, #20]
 800c75e:	6800      	ldr	r0, [r0, #0]
 800c760:	a902      	add	r1, sp, #8
 800c762:	9301      	str	r3, [sp, #4]
 800c764:	f002 feac 	bl	800f4c0 <_svfiprintf_r>
 800c768:	2200      	movs	r2, #0
 800c76a:	9b02      	ldr	r3, [sp, #8]
 800c76c:	701a      	strb	r2, [r3, #0]
 800c76e:	b01c      	add	sp, #112	; 0x70
 800c770:	f85d eb04 	ldr.w	lr, [sp], #4
 800c774:	b003      	add	sp, #12
 800c776:	4770      	bx	lr
 800c778:	20000018 	.word	0x20000018
 800c77c:	ffff0208 	.word	0xffff0208

0800c780 <sulp>:
 800c780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c784:	460f      	mov	r7, r1
 800c786:	4690      	mov	r8, r2
 800c788:	f002 fc06 	bl	800ef98 <__ulp>
 800c78c:	4604      	mov	r4, r0
 800c78e:	460d      	mov	r5, r1
 800c790:	f1b8 0f00 	cmp.w	r8, #0
 800c794:	d011      	beq.n	800c7ba <sulp+0x3a>
 800c796:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c79a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	dd0b      	ble.n	800c7ba <sulp+0x3a>
 800c7a2:	2400      	movs	r4, #0
 800c7a4:	051b      	lsls	r3, r3, #20
 800c7a6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c7aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c7ae:	4622      	mov	r2, r4
 800c7b0:	462b      	mov	r3, r5
 800c7b2:	f7f3 ff01 	bl	80005b8 <__aeabi_dmul>
 800c7b6:	4604      	mov	r4, r0
 800c7b8:	460d      	mov	r5, r1
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	4629      	mov	r1, r5
 800c7be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7c2:	0000      	movs	r0, r0
 800c7c4:	0000      	movs	r0, r0
	...

0800c7c8 <_strtod_l>:
 800c7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7cc:	469b      	mov	fp, r3
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	b09f      	sub	sp, #124	; 0x7c
 800c7d2:	931a      	str	r3, [sp, #104]	; 0x68
 800c7d4:	4b9e      	ldr	r3, [pc, #632]	; (800ca50 <_strtod_l+0x288>)
 800c7d6:	4682      	mov	sl, r0
 800c7d8:	681f      	ldr	r7, [r3, #0]
 800c7da:	460e      	mov	r6, r1
 800c7dc:	4638      	mov	r0, r7
 800c7de:	9215      	str	r2, [sp, #84]	; 0x54
 800c7e0:	f7f3 fd26 	bl	8000230 <strlen>
 800c7e4:	f04f 0800 	mov.w	r8, #0
 800c7e8:	4604      	mov	r4, r0
 800c7ea:	f04f 0900 	mov.w	r9, #0
 800c7ee:	9619      	str	r6, [sp, #100]	; 0x64
 800c7f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c7f2:	781a      	ldrb	r2, [r3, #0]
 800c7f4:	2a2b      	cmp	r2, #43	; 0x2b
 800c7f6:	d04c      	beq.n	800c892 <_strtod_l+0xca>
 800c7f8:	d83a      	bhi.n	800c870 <_strtod_l+0xa8>
 800c7fa:	2a0d      	cmp	r2, #13
 800c7fc:	d833      	bhi.n	800c866 <_strtod_l+0x9e>
 800c7fe:	2a08      	cmp	r2, #8
 800c800:	d833      	bhi.n	800c86a <_strtod_l+0xa2>
 800c802:	2a00      	cmp	r2, #0
 800c804:	d03d      	beq.n	800c882 <_strtod_l+0xba>
 800c806:	2300      	movs	r3, #0
 800c808:	930a      	str	r3, [sp, #40]	; 0x28
 800c80a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800c80c:	782b      	ldrb	r3, [r5, #0]
 800c80e:	2b30      	cmp	r3, #48	; 0x30
 800c810:	f040 80aa 	bne.w	800c968 <_strtod_l+0x1a0>
 800c814:	786b      	ldrb	r3, [r5, #1]
 800c816:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c81a:	2b58      	cmp	r3, #88	; 0x58
 800c81c:	d166      	bne.n	800c8ec <_strtod_l+0x124>
 800c81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c820:	4650      	mov	r0, sl
 800c822:	9301      	str	r3, [sp, #4]
 800c824:	ab1a      	add	r3, sp, #104	; 0x68
 800c826:	9300      	str	r3, [sp, #0]
 800c828:	4a8a      	ldr	r2, [pc, #552]	; (800ca54 <_strtod_l+0x28c>)
 800c82a:	f8cd b008 	str.w	fp, [sp, #8]
 800c82e:	ab1b      	add	r3, sp, #108	; 0x6c
 800c830:	a919      	add	r1, sp, #100	; 0x64
 800c832:	f001 fd17 	bl	800e264 <__gethex>
 800c836:	f010 0607 	ands.w	r6, r0, #7
 800c83a:	4604      	mov	r4, r0
 800c83c:	d005      	beq.n	800c84a <_strtod_l+0x82>
 800c83e:	2e06      	cmp	r6, #6
 800c840:	d129      	bne.n	800c896 <_strtod_l+0xce>
 800c842:	2300      	movs	r3, #0
 800c844:	3501      	adds	r5, #1
 800c846:	9519      	str	r5, [sp, #100]	; 0x64
 800c848:	930a      	str	r3, [sp, #40]	; 0x28
 800c84a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	f040 858a 	bne.w	800d366 <_strtod_l+0xb9e>
 800c852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c854:	b1d3      	cbz	r3, 800c88c <_strtod_l+0xc4>
 800c856:	4642      	mov	r2, r8
 800c858:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c85c:	4610      	mov	r0, r2
 800c85e:	4619      	mov	r1, r3
 800c860:	b01f      	add	sp, #124	; 0x7c
 800c862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c866:	2a20      	cmp	r2, #32
 800c868:	d1cd      	bne.n	800c806 <_strtod_l+0x3e>
 800c86a:	3301      	adds	r3, #1
 800c86c:	9319      	str	r3, [sp, #100]	; 0x64
 800c86e:	e7bf      	b.n	800c7f0 <_strtod_l+0x28>
 800c870:	2a2d      	cmp	r2, #45	; 0x2d
 800c872:	d1c8      	bne.n	800c806 <_strtod_l+0x3e>
 800c874:	2201      	movs	r2, #1
 800c876:	920a      	str	r2, [sp, #40]	; 0x28
 800c878:	1c5a      	adds	r2, r3, #1
 800c87a:	9219      	str	r2, [sp, #100]	; 0x64
 800c87c:	785b      	ldrb	r3, [r3, #1]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d1c3      	bne.n	800c80a <_strtod_l+0x42>
 800c882:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c884:	9619      	str	r6, [sp, #100]	; 0x64
 800c886:	2b00      	cmp	r3, #0
 800c888:	f040 856b 	bne.w	800d362 <_strtod_l+0xb9a>
 800c88c:	4642      	mov	r2, r8
 800c88e:	464b      	mov	r3, r9
 800c890:	e7e4      	b.n	800c85c <_strtod_l+0x94>
 800c892:	2200      	movs	r2, #0
 800c894:	e7ef      	b.n	800c876 <_strtod_l+0xae>
 800c896:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c898:	b13a      	cbz	r2, 800c8aa <_strtod_l+0xe2>
 800c89a:	2135      	movs	r1, #53	; 0x35
 800c89c:	a81c      	add	r0, sp, #112	; 0x70
 800c89e:	f002 fc7f 	bl	800f1a0 <__copybits>
 800c8a2:	4650      	mov	r0, sl
 800c8a4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c8a6:	f002 f847 	bl	800e938 <_Bfree>
 800c8aa:	3e01      	subs	r6, #1
 800c8ac:	2e04      	cmp	r6, #4
 800c8ae:	d806      	bhi.n	800c8be <_strtod_l+0xf6>
 800c8b0:	e8df f006 	tbb	[pc, r6]
 800c8b4:	1714030a 	.word	0x1714030a
 800c8b8:	0a          	.byte	0x0a
 800c8b9:	00          	.byte	0x00
 800c8ba:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800c8be:	0721      	lsls	r1, r4, #28
 800c8c0:	d5c3      	bpl.n	800c84a <_strtod_l+0x82>
 800c8c2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800c8c6:	e7c0      	b.n	800c84a <_strtod_l+0x82>
 800c8c8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c8ca:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800c8ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c8d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c8d6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c8da:	e7f0      	b.n	800c8be <_strtod_l+0xf6>
 800c8dc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ca58 <_strtod_l+0x290>
 800c8e0:	e7ed      	b.n	800c8be <_strtod_l+0xf6>
 800c8e2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c8e6:	f04f 38ff 	mov.w	r8, #4294967295
 800c8ea:	e7e8      	b.n	800c8be <_strtod_l+0xf6>
 800c8ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c8ee:	1c5a      	adds	r2, r3, #1
 800c8f0:	9219      	str	r2, [sp, #100]	; 0x64
 800c8f2:	785b      	ldrb	r3, [r3, #1]
 800c8f4:	2b30      	cmp	r3, #48	; 0x30
 800c8f6:	d0f9      	beq.n	800c8ec <_strtod_l+0x124>
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d0a6      	beq.n	800c84a <_strtod_l+0x82>
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	9307      	str	r3, [sp, #28]
 800c900:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c902:	220a      	movs	r2, #10
 800c904:	9308      	str	r3, [sp, #32]
 800c906:	2300      	movs	r3, #0
 800c908:	469b      	mov	fp, r3
 800c90a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800c90e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c910:	7805      	ldrb	r5, [r0, #0]
 800c912:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800c916:	b2d9      	uxtb	r1, r3
 800c918:	2909      	cmp	r1, #9
 800c91a:	d927      	bls.n	800c96c <_strtod_l+0x1a4>
 800c91c:	4622      	mov	r2, r4
 800c91e:	4639      	mov	r1, r7
 800c920:	f002 fee4 	bl	800f6ec <strncmp>
 800c924:	2800      	cmp	r0, #0
 800c926:	d033      	beq.n	800c990 <_strtod_l+0x1c8>
 800c928:	2000      	movs	r0, #0
 800c92a:	462a      	mov	r2, r5
 800c92c:	465c      	mov	r4, fp
 800c92e:	4603      	mov	r3, r0
 800c930:	9004      	str	r0, [sp, #16]
 800c932:	2a65      	cmp	r2, #101	; 0x65
 800c934:	d001      	beq.n	800c93a <_strtod_l+0x172>
 800c936:	2a45      	cmp	r2, #69	; 0x45
 800c938:	d114      	bne.n	800c964 <_strtod_l+0x19c>
 800c93a:	b91c      	cbnz	r4, 800c944 <_strtod_l+0x17c>
 800c93c:	9a07      	ldr	r2, [sp, #28]
 800c93e:	4302      	orrs	r2, r0
 800c940:	d09f      	beq.n	800c882 <_strtod_l+0xba>
 800c942:	2400      	movs	r4, #0
 800c944:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800c946:	1c72      	adds	r2, r6, #1
 800c948:	9219      	str	r2, [sp, #100]	; 0x64
 800c94a:	7872      	ldrb	r2, [r6, #1]
 800c94c:	2a2b      	cmp	r2, #43	; 0x2b
 800c94e:	d079      	beq.n	800ca44 <_strtod_l+0x27c>
 800c950:	2a2d      	cmp	r2, #45	; 0x2d
 800c952:	f000 8083 	beq.w	800ca5c <_strtod_l+0x294>
 800c956:	2700      	movs	r7, #0
 800c958:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c95c:	2909      	cmp	r1, #9
 800c95e:	f240 8083 	bls.w	800ca68 <_strtod_l+0x2a0>
 800c962:	9619      	str	r6, [sp, #100]	; 0x64
 800c964:	2500      	movs	r5, #0
 800c966:	e09f      	b.n	800caa8 <_strtod_l+0x2e0>
 800c968:	2300      	movs	r3, #0
 800c96a:	e7c8      	b.n	800c8fe <_strtod_l+0x136>
 800c96c:	f1bb 0f08 	cmp.w	fp, #8
 800c970:	bfd5      	itete	le
 800c972:	9906      	ldrle	r1, [sp, #24]
 800c974:	9905      	ldrgt	r1, [sp, #20]
 800c976:	fb02 3301 	mlale	r3, r2, r1, r3
 800c97a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c97e:	f100 0001 	add.w	r0, r0, #1
 800c982:	bfd4      	ite	le
 800c984:	9306      	strle	r3, [sp, #24]
 800c986:	9305      	strgt	r3, [sp, #20]
 800c988:	f10b 0b01 	add.w	fp, fp, #1
 800c98c:	9019      	str	r0, [sp, #100]	; 0x64
 800c98e:	e7be      	b.n	800c90e <_strtod_l+0x146>
 800c990:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c992:	191a      	adds	r2, r3, r4
 800c994:	9219      	str	r2, [sp, #100]	; 0x64
 800c996:	5d1a      	ldrb	r2, [r3, r4]
 800c998:	f1bb 0f00 	cmp.w	fp, #0
 800c99c:	d036      	beq.n	800ca0c <_strtod_l+0x244>
 800c99e:	465c      	mov	r4, fp
 800c9a0:	9004      	str	r0, [sp, #16]
 800c9a2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c9a6:	2b09      	cmp	r3, #9
 800c9a8:	d912      	bls.n	800c9d0 <_strtod_l+0x208>
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	e7c1      	b.n	800c932 <_strtod_l+0x16a>
 800c9ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9b0:	3001      	adds	r0, #1
 800c9b2:	1c5a      	adds	r2, r3, #1
 800c9b4:	9219      	str	r2, [sp, #100]	; 0x64
 800c9b6:	785a      	ldrb	r2, [r3, #1]
 800c9b8:	2a30      	cmp	r2, #48	; 0x30
 800c9ba:	d0f8      	beq.n	800c9ae <_strtod_l+0x1e6>
 800c9bc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c9c0:	2b08      	cmp	r3, #8
 800c9c2:	f200 84d5 	bhi.w	800d370 <_strtod_l+0xba8>
 800c9c6:	9004      	str	r0, [sp, #16]
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	4604      	mov	r4, r0
 800c9cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9ce:	9308      	str	r3, [sp, #32]
 800c9d0:	3a30      	subs	r2, #48	; 0x30
 800c9d2:	f100 0301 	add.w	r3, r0, #1
 800c9d6:	d013      	beq.n	800ca00 <_strtod_l+0x238>
 800c9d8:	9904      	ldr	r1, [sp, #16]
 800c9da:	1905      	adds	r5, r0, r4
 800c9dc:	4419      	add	r1, r3
 800c9de:	9104      	str	r1, [sp, #16]
 800c9e0:	4623      	mov	r3, r4
 800c9e2:	210a      	movs	r1, #10
 800c9e4:	42ab      	cmp	r3, r5
 800c9e6:	d113      	bne.n	800ca10 <_strtod_l+0x248>
 800c9e8:	1823      	adds	r3, r4, r0
 800c9ea:	2b08      	cmp	r3, #8
 800c9ec:	f104 0401 	add.w	r4, r4, #1
 800c9f0:	4404      	add	r4, r0
 800c9f2:	dc1b      	bgt.n	800ca2c <_strtod_l+0x264>
 800c9f4:	230a      	movs	r3, #10
 800c9f6:	9906      	ldr	r1, [sp, #24]
 800c9f8:	fb03 2301 	mla	r3, r3, r1, r2
 800c9fc:	9306      	str	r3, [sp, #24]
 800c9fe:	2300      	movs	r3, #0
 800ca00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ca02:	4618      	mov	r0, r3
 800ca04:	1c51      	adds	r1, r2, #1
 800ca06:	9119      	str	r1, [sp, #100]	; 0x64
 800ca08:	7852      	ldrb	r2, [r2, #1]
 800ca0a:	e7ca      	b.n	800c9a2 <_strtod_l+0x1da>
 800ca0c:	4658      	mov	r0, fp
 800ca0e:	e7d3      	b.n	800c9b8 <_strtod_l+0x1f0>
 800ca10:	2b08      	cmp	r3, #8
 800ca12:	dc04      	bgt.n	800ca1e <_strtod_l+0x256>
 800ca14:	9f06      	ldr	r7, [sp, #24]
 800ca16:	434f      	muls	r7, r1
 800ca18:	9706      	str	r7, [sp, #24]
 800ca1a:	3301      	adds	r3, #1
 800ca1c:	e7e2      	b.n	800c9e4 <_strtod_l+0x21c>
 800ca1e:	1c5f      	adds	r7, r3, #1
 800ca20:	2f10      	cmp	r7, #16
 800ca22:	bfde      	ittt	le
 800ca24:	9f05      	ldrle	r7, [sp, #20]
 800ca26:	434f      	mulle	r7, r1
 800ca28:	9705      	strle	r7, [sp, #20]
 800ca2a:	e7f6      	b.n	800ca1a <_strtod_l+0x252>
 800ca2c:	2c10      	cmp	r4, #16
 800ca2e:	bfdf      	itttt	le
 800ca30:	230a      	movle	r3, #10
 800ca32:	9905      	ldrle	r1, [sp, #20]
 800ca34:	fb03 2301 	mlale	r3, r3, r1, r2
 800ca38:	9305      	strle	r3, [sp, #20]
 800ca3a:	e7e0      	b.n	800c9fe <_strtod_l+0x236>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	9304      	str	r3, [sp, #16]
 800ca40:	2301      	movs	r3, #1
 800ca42:	e77b      	b.n	800c93c <_strtod_l+0x174>
 800ca44:	2700      	movs	r7, #0
 800ca46:	1cb2      	adds	r2, r6, #2
 800ca48:	9219      	str	r2, [sp, #100]	; 0x64
 800ca4a:	78b2      	ldrb	r2, [r6, #2]
 800ca4c:	e784      	b.n	800c958 <_strtod_l+0x190>
 800ca4e:	bf00      	nop
 800ca50:	08011e40 	.word	0x08011e40
 800ca54:	08011bf4 	.word	0x08011bf4
 800ca58:	7ff00000 	.word	0x7ff00000
 800ca5c:	2701      	movs	r7, #1
 800ca5e:	e7f2      	b.n	800ca46 <_strtod_l+0x27e>
 800ca60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ca62:	1c51      	adds	r1, r2, #1
 800ca64:	9119      	str	r1, [sp, #100]	; 0x64
 800ca66:	7852      	ldrb	r2, [r2, #1]
 800ca68:	2a30      	cmp	r2, #48	; 0x30
 800ca6a:	d0f9      	beq.n	800ca60 <_strtod_l+0x298>
 800ca6c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ca70:	2908      	cmp	r1, #8
 800ca72:	f63f af77 	bhi.w	800c964 <_strtod_l+0x19c>
 800ca76:	f04f 0e0a 	mov.w	lr, #10
 800ca7a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800ca7e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ca80:	9209      	str	r2, [sp, #36]	; 0x24
 800ca82:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ca84:	1c51      	adds	r1, r2, #1
 800ca86:	9119      	str	r1, [sp, #100]	; 0x64
 800ca88:	7852      	ldrb	r2, [r2, #1]
 800ca8a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800ca8e:	2d09      	cmp	r5, #9
 800ca90:	d935      	bls.n	800cafe <_strtod_l+0x336>
 800ca92:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ca94:	1b49      	subs	r1, r1, r5
 800ca96:	2908      	cmp	r1, #8
 800ca98:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800ca9c:	dc02      	bgt.n	800caa4 <_strtod_l+0x2dc>
 800ca9e:	4565      	cmp	r5, ip
 800caa0:	bfa8      	it	ge
 800caa2:	4665      	movge	r5, ip
 800caa4:	b107      	cbz	r7, 800caa8 <_strtod_l+0x2e0>
 800caa6:	426d      	negs	r5, r5
 800caa8:	2c00      	cmp	r4, #0
 800caaa:	d14c      	bne.n	800cb46 <_strtod_l+0x37e>
 800caac:	9907      	ldr	r1, [sp, #28]
 800caae:	4301      	orrs	r1, r0
 800cab0:	f47f aecb 	bne.w	800c84a <_strtod_l+0x82>
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	f47f aee4 	bne.w	800c882 <_strtod_l+0xba>
 800caba:	2a69      	cmp	r2, #105	; 0x69
 800cabc:	d026      	beq.n	800cb0c <_strtod_l+0x344>
 800cabe:	dc23      	bgt.n	800cb08 <_strtod_l+0x340>
 800cac0:	2a49      	cmp	r2, #73	; 0x49
 800cac2:	d023      	beq.n	800cb0c <_strtod_l+0x344>
 800cac4:	2a4e      	cmp	r2, #78	; 0x4e
 800cac6:	f47f aedc 	bne.w	800c882 <_strtod_l+0xba>
 800caca:	499d      	ldr	r1, [pc, #628]	; (800cd40 <_strtod_l+0x578>)
 800cacc:	a819      	add	r0, sp, #100	; 0x64
 800cace:	f001 fe17 	bl	800e700 <__match>
 800cad2:	2800      	cmp	r0, #0
 800cad4:	f43f aed5 	beq.w	800c882 <_strtod_l+0xba>
 800cad8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cada:	781b      	ldrb	r3, [r3, #0]
 800cadc:	2b28      	cmp	r3, #40	; 0x28
 800cade:	d12c      	bne.n	800cb3a <_strtod_l+0x372>
 800cae0:	4998      	ldr	r1, [pc, #608]	; (800cd44 <_strtod_l+0x57c>)
 800cae2:	aa1c      	add	r2, sp, #112	; 0x70
 800cae4:	a819      	add	r0, sp, #100	; 0x64
 800cae6:	f001 fe1f 	bl	800e728 <__hexnan>
 800caea:	2805      	cmp	r0, #5
 800caec:	d125      	bne.n	800cb3a <_strtod_l+0x372>
 800caee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800caf0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800caf4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800caf8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800cafc:	e6a5      	b.n	800c84a <_strtod_l+0x82>
 800cafe:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800cb02:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800cb06:	e7bc      	b.n	800ca82 <_strtod_l+0x2ba>
 800cb08:	2a6e      	cmp	r2, #110	; 0x6e
 800cb0a:	e7dc      	b.n	800cac6 <_strtod_l+0x2fe>
 800cb0c:	498e      	ldr	r1, [pc, #568]	; (800cd48 <_strtod_l+0x580>)
 800cb0e:	a819      	add	r0, sp, #100	; 0x64
 800cb10:	f001 fdf6 	bl	800e700 <__match>
 800cb14:	2800      	cmp	r0, #0
 800cb16:	f43f aeb4 	beq.w	800c882 <_strtod_l+0xba>
 800cb1a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb1c:	498b      	ldr	r1, [pc, #556]	; (800cd4c <_strtod_l+0x584>)
 800cb1e:	3b01      	subs	r3, #1
 800cb20:	a819      	add	r0, sp, #100	; 0x64
 800cb22:	9319      	str	r3, [sp, #100]	; 0x64
 800cb24:	f001 fdec 	bl	800e700 <__match>
 800cb28:	b910      	cbnz	r0, 800cb30 <_strtod_l+0x368>
 800cb2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	9319      	str	r3, [sp, #100]	; 0x64
 800cb30:	f04f 0800 	mov.w	r8, #0
 800cb34:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800cd50 <_strtod_l+0x588>
 800cb38:	e687      	b.n	800c84a <_strtod_l+0x82>
 800cb3a:	4886      	ldr	r0, [pc, #536]	; (800cd54 <_strtod_l+0x58c>)
 800cb3c:	f002 fdc0 	bl	800f6c0 <nan>
 800cb40:	4680      	mov	r8, r0
 800cb42:	4689      	mov	r9, r1
 800cb44:	e681      	b.n	800c84a <_strtod_l+0x82>
 800cb46:	9b04      	ldr	r3, [sp, #16]
 800cb48:	f1bb 0f00 	cmp.w	fp, #0
 800cb4c:	bf08      	it	eq
 800cb4e:	46a3      	moveq	fp, r4
 800cb50:	1aeb      	subs	r3, r5, r3
 800cb52:	2c10      	cmp	r4, #16
 800cb54:	9806      	ldr	r0, [sp, #24]
 800cb56:	4626      	mov	r6, r4
 800cb58:	9307      	str	r3, [sp, #28]
 800cb5a:	bfa8      	it	ge
 800cb5c:	2610      	movge	r6, #16
 800cb5e:	f7f3 fcb1 	bl	80004c4 <__aeabi_ui2d>
 800cb62:	2c09      	cmp	r4, #9
 800cb64:	4680      	mov	r8, r0
 800cb66:	4689      	mov	r9, r1
 800cb68:	dd13      	ble.n	800cb92 <_strtod_l+0x3ca>
 800cb6a:	4b7b      	ldr	r3, [pc, #492]	; (800cd58 <_strtod_l+0x590>)
 800cb6c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cb70:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cb74:	f7f3 fd20 	bl	80005b8 <__aeabi_dmul>
 800cb78:	4680      	mov	r8, r0
 800cb7a:	9805      	ldr	r0, [sp, #20]
 800cb7c:	4689      	mov	r9, r1
 800cb7e:	f7f3 fca1 	bl	80004c4 <__aeabi_ui2d>
 800cb82:	4602      	mov	r2, r0
 800cb84:	460b      	mov	r3, r1
 800cb86:	4640      	mov	r0, r8
 800cb88:	4649      	mov	r1, r9
 800cb8a:	f7f3 fb5f 	bl	800024c <__adddf3>
 800cb8e:	4680      	mov	r8, r0
 800cb90:	4689      	mov	r9, r1
 800cb92:	2c0f      	cmp	r4, #15
 800cb94:	dc36      	bgt.n	800cc04 <_strtod_l+0x43c>
 800cb96:	9b07      	ldr	r3, [sp, #28]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	f43f ae56 	beq.w	800c84a <_strtod_l+0x82>
 800cb9e:	dd22      	ble.n	800cbe6 <_strtod_l+0x41e>
 800cba0:	2b16      	cmp	r3, #22
 800cba2:	dc09      	bgt.n	800cbb8 <_strtod_l+0x3f0>
 800cba4:	496c      	ldr	r1, [pc, #432]	; (800cd58 <_strtod_l+0x590>)
 800cba6:	4642      	mov	r2, r8
 800cba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cbac:	464b      	mov	r3, r9
 800cbae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbb2:	f7f3 fd01 	bl	80005b8 <__aeabi_dmul>
 800cbb6:	e7c3      	b.n	800cb40 <_strtod_l+0x378>
 800cbb8:	9a07      	ldr	r2, [sp, #28]
 800cbba:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800cbbe:	4293      	cmp	r3, r2
 800cbc0:	db20      	blt.n	800cc04 <_strtod_l+0x43c>
 800cbc2:	4d65      	ldr	r5, [pc, #404]	; (800cd58 <_strtod_l+0x590>)
 800cbc4:	f1c4 040f 	rsb	r4, r4, #15
 800cbc8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800cbcc:	4642      	mov	r2, r8
 800cbce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbd2:	464b      	mov	r3, r9
 800cbd4:	f7f3 fcf0 	bl	80005b8 <__aeabi_dmul>
 800cbd8:	9b07      	ldr	r3, [sp, #28]
 800cbda:	1b1c      	subs	r4, r3, r4
 800cbdc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800cbe0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cbe4:	e7e5      	b.n	800cbb2 <_strtod_l+0x3ea>
 800cbe6:	9b07      	ldr	r3, [sp, #28]
 800cbe8:	3316      	adds	r3, #22
 800cbea:	db0b      	blt.n	800cc04 <_strtod_l+0x43c>
 800cbec:	9b04      	ldr	r3, [sp, #16]
 800cbee:	4640      	mov	r0, r8
 800cbf0:	1b5d      	subs	r5, r3, r5
 800cbf2:	4b59      	ldr	r3, [pc, #356]	; (800cd58 <_strtod_l+0x590>)
 800cbf4:	4649      	mov	r1, r9
 800cbf6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800cbfa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cbfe:	f7f3 fe05 	bl	800080c <__aeabi_ddiv>
 800cc02:	e79d      	b.n	800cb40 <_strtod_l+0x378>
 800cc04:	9b07      	ldr	r3, [sp, #28]
 800cc06:	1ba6      	subs	r6, r4, r6
 800cc08:	441e      	add	r6, r3
 800cc0a:	2e00      	cmp	r6, #0
 800cc0c:	dd74      	ble.n	800ccf8 <_strtod_l+0x530>
 800cc0e:	f016 030f 	ands.w	r3, r6, #15
 800cc12:	d00a      	beq.n	800cc2a <_strtod_l+0x462>
 800cc14:	4950      	ldr	r1, [pc, #320]	; (800cd58 <_strtod_l+0x590>)
 800cc16:	4642      	mov	r2, r8
 800cc18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cc1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc20:	464b      	mov	r3, r9
 800cc22:	f7f3 fcc9 	bl	80005b8 <__aeabi_dmul>
 800cc26:	4680      	mov	r8, r0
 800cc28:	4689      	mov	r9, r1
 800cc2a:	f036 060f 	bics.w	r6, r6, #15
 800cc2e:	d052      	beq.n	800ccd6 <_strtod_l+0x50e>
 800cc30:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800cc34:	dd27      	ble.n	800cc86 <_strtod_l+0x4be>
 800cc36:	f04f 0b00 	mov.w	fp, #0
 800cc3a:	f8cd b010 	str.w	fp, [sp, #16]
 800cc3e:	f8cd b020 	str.w	fp, [sp, #32]
 800cc42:	f8cd b018 	str.w	fp, [sp, #24]
 800cc46:	2322      	movs	r3, #34	; 0x22
 800cc48:	f04f 0800 	mov.w	r8, #0
 800cc4c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800cd50 <_strtod_l+0x588>
 800cc50:	f8ca 3000 	str.w	r3, [sl]
 800cc54:	9b08      	ldr	r3, [sp, #32]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	f43f adf7 	beq.w	800c84a <_strtod_l+0x82>
 800cc5c:	4650      	mov	r0, sl
 800cc5e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cc60:	f001 fe6a 	bl	800e938 <_Bfree>
 800cc64:	4650      	mov	r0, sl
 800cc66:	9906      	ldr	r1, [sp, #24]
 800cc68:	f001 fe66 	bl	800e938 <_Bfree>
 800cc6c:	4650      	mov	r0, sl
 800cc6e:	9904      	ldr	r1, [sp, #16]
 800cc70:	f001 fe62 	bl	800e938 <_Bfree>
 800cc74:	4650      	mov	r0, sl
 800cc76:	9908      	ldr	r1, [sp, #32]
 800cc78:	f001 fe5e 	bl	800e938 <_Bfree>
 800cc7c:	4659      	mov	r1, fp
 800cc7e:	4650      	mov	r0, sl
 800cc80:	f001 fe5a 	bl	800e938 <_Bfree>
 800cc84:	e5e1      	b.n	800c84a <_strtod_l+0x82>
 800cc86:	4b35      	ldr	r3, [pc, #212]	; (800cd5c <_strtod_l+0x594>)
 800cc88:	4640      	mov	r0, r8
 800cc8a:	9305      	str	r3, [sp, #20]
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	4649      	mov	r1, r9
 800cc90:	461f      	mov	r7, r3
 800cc92:	1136      	asrs	r6, r6, #4
 800cc94:	2e01      	cmp	r6, #1
 800cc96:	dc21      	bgt.n	800ccdc <_strtod_l+0x514>
 800cc98:	b10b      	cbz	r3, 800cc9e <_strtod_l+0x4d6>
 800cc9a:	4680      	mov	r8, r0
 800cc9c:	4689      	mov	r9, r1
 800cc9e:	4b2f      	ldr	r3, [pc, #188]	; (800cd5c <_strtod_l+0x594>)
 800cca0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800cca4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800cca8:	4642      	mov	r2, r8
 800ccaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccae:	464b      	mov	r3, r9
 800ccb0:	f7f3 fc82 	bl	80005b8 <__aeabi_dmul>
 800ccb4:	4b26      	ldr	r3, [pc, #152]	; (800cd50 <_strtod_l+0x588>)
 800ccb6:	460a      	mov	r2, r1
 800ccb8:	400b      	ands	r3, r1
 800ccba:	4929      	ldr	r1, [pc, #164]	; (800cd60 <_strtod_l+0x598>)
 800ccbc:	4680      	mov	r8, r0
 800ccbe:	428b      	cmp	r3, r1
 800ccc0:	d8b9      	bhi.n	800cc36 <_strtod_l+0x46e>
 800ccc2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ccc6:	428b      	cmp	r3, r1
 800ccc8:	bf86      	itte	hi
 800ccca:	f04f 38ff 	movhi.w	r8, #4294967295
 800ccce:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800cd64 <_strtod_l+0x59c>
 800ccd2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	9305      	str	r3, [sp, #20]
 800ccda:	e07f      	b.n	800cddc <_strtod_l+0x614>
 800ccdc:	07f2      	lsls	r2, r6, #31
 800ccde:	d505      	bpl.n	800ccec <_strtod_l+0x524>
 800cce0:	9b05      	ldr	r3, [sp, #20]
 800cce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce6:	f7f3 fc67 	bl	80005b8 <__aeabi_dmul>
 800ccea:	2301      	movs	r3, #1
 800ccec:	9a05      	ldr	r2, [sp, #20]
 800ccee:	3701      	adds	r7, #1
 800ccf0:	3208      	adds	r2, #8
 800ccf2:	1076      	asrs	r6, r6, #1
 800ccf4:	9205      	str	r2, [sp, #20]
 800ccf6:	e7cd      	b.n	800cc94 <_strtod_l+0x4cc>
 800ccf8:	d0ed      	beq.n	800ccd6 <_strtod_l+0x50e>
 800ccfa:	4276      	negs	r6, r6
 800ccfc:	f016 020f 	ands.w	r2, r6, #15
 800cd00:	d00a      	beq.n	800cd18 <_strtod_l+0x550>
 800cd02:	4b15      	ldr	r3, [pc, #84]	; (800cd58 <_strtod_l+0x590>)
 800cd04:	4640      	mov	r0, r8
 800cd06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd0a:	4649      	mov	r1, r9
 800cd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd10:	f7f3 fd7c 	bl	800080c <__aeabi_ddiv>
 800cd14:	4680      	mov	r8, r0
 800cd16:	4689      	mov	r9, r1
 800cd18:	1136      	asrs	r6, r6, #4
 800cd1a:	d0dc      	beq.n	800ccd6 <_strtod_l+0x50e>
 800cd1c:	2e1f      	cmp	r6, #31
 800cd1e:	dd23      	ble.n	800cd68 <_strtod_l+0x5a0>
 800cd20:	f04f 0b00 	mov.w	fp, #0
 800cd24:	f8cd b010 	str.w	fp, [sp, #16]
 800cd28:	f8cd b020 	str.w	fp, [sp, #32]
 800cd2c:	f8cd b018 	str.w	fp, [sp, #24]
 800cd30:	2322      	movs	r3, #34	; 0x22
 800cd32:	f04f 0800 	mov.w	r8, #0
 800cd36:	f04f 0900 	mov.w	r9, #0
 800cd3a:	f8ca 3000 	str.w	r3, [sl]
 800cd3e:	e789      	b.n	800cc54 <_strtod_l+0x48c>
 800cd40:	08011bc5 	.word	0x08011bc5
 800cd44:	08011c08 	.word	0x08011c08
 800cd48:	08011bbd 	.word	0x08011bbd
 800cd4c:	08011d4c 	.word	0x08011d4c
 800cd50:	7ff00000 	.word	0x7ff00000
 800cd54:	08011ff8 	.word	0x08011ff8
 800cd58:	08011ed8 	.word	0x08011ed8
 800cd5c:	08011eb0 	.word	0x08011eb0
 800cd60:	7ca00000 	.word	0x7ca00000
 800cd64:	7fefffff 	.word	0x7fefffff
 800cd68:	f016 0310 	ands.w	r3, r6, #16
 800cd6c:	bf18      	it	ne
 800cd6e:	236a      	movne	r3, #106	; 0x6a
 800cd70:	4640      	mov	r0, r8
 800cd72:	9305      	str	r3, [sp, #20]
 800cd74:	4649      	mov	r1, r9
 800cd76:	2300      	movs	r3, #0
 800cd78:	4fb0      	ldr	r7, [pc, #704]	; (800d03c <_strtod_l+0x874>)
 800cd7a:	07f2      	lsls	r2, r6, #31
 800cd7c:	d504      	bpl.n	800cd88 <_strtod_l+0x5c0>
 800cd7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd82:	f7f3 fc19 	bl	80005b8 <__aeabi_dmul>
 800cd86:	2301      	movs	r3, #1
 800cd88:	1076      	asrs	r6, r6, #1
 800cd8a:	f107 0708 	add.w	r7, r7, #8
 800cd8e:	d1f4      	bne.n	800cd7a <_strtod_l+0x5b2>
 800cd90:	b10b      	cbz	r3, 800cd96 <_strtod_l+0x5ce>
 800cd92:	4680      	mov	r8, r0
 800cd94:	4689      	mov	r9, r1
 800cd96:	9b05      	ldr	r3, [sp, #20]
 800cd98:	b1c3      	cbz	r3, 800cdcc <_strtod_l+0x604>
 800cd9a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800cd9e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	4649      	mov	r1, r9
 800cda6:	dd11      	ble.n	800cdcc <_strtod_l+0x604>
 800cda8:	2b1f      	cmp	r3, #31
 800cdaa:	f340 8127 	ble.w	800cffc <_strtod_l+0x834>
 800cdae:	2b34      	cmp	r3, #52	; 0x34
 800cdb0:	bfd8      	it	le
 800cdb2:	f04f 33ff 	movle.w	r3, #4294967295
 800cdb6:	f04f 0800 	mov.w	r8, #0
 800cdba:	bfcf      	iteee	gt
 800cdbc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800cdc0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cdc4:	fa03 f202 	lslle.w	r2, r3, r2
 800cdc8:	ea02 0901 	andle.w	r9, r2, r1
 800cdcc:	2200      	movs	r2, #0
 800cdce:	2300      	movs	r3, #0
 800cdd0:	4640      	mov	r0, r8
 800cdd2:	4649      	mov	r1, r9
 800cdd4:	f7f3 fe58 	bl	8000a88 <__aeabi_dcmpeq>
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	d1a1      	bne.n	800cd20 <_strtod_l+0x558>
 800cddc:	9b06      	ldr	r3, [sp, #24]
 800cdde:	465a      	mov	r2, fp
 800cde0:	9300      	str	r3, [sp, #0]
 800cde2:	4650      	mov	r0, sl
 800cde4:	4623      	mov	r3, r4
 800cde6:	9908      	ldr	r1, [sp, #32]
 800cde8:	f001 fe0e 	bl	800ea08 <__s2b>
 800cdec:	9008      	str	r0, [sp, #32]
 800cdee:	2800      	cmp	r0, #0
 800cdf0:	f43f af21 	beq.w	800cc36 <_strtod_l+0x46e>
 800cdf4:	9b04      	ldr	r3, [sp, #16]
 800cdf6:	f04f 0b00 	mov.w	fp, #0
 800cdfa:	1b5d      	subs	r5, r3, r5
 800cdfc:	9b07      	ldr	r3, [sp, #28]
 800cdfe:	f8cd b010 	str.w	fp, [sp, #16]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	bfb4      	ite	lt
 800ce06:	462b      	movlt	r3, r5
 800ce08:	2300      	movge	r3, #0
 800ce0a:	930e      	str	r3, [sp, #56]	; 0x38
 800ce0c:	9b07      	ldr	r3, [sp, #28]
 800ce0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ce12:	9314      	str	r3, [sp, #80]	; 0x50
 800ce14:	9b08      	ldr	r3, [sp, #32]
 800ce16:	4650      	mov	r0, sl
 800ce18:	6859      	ldr	r1, [r3, #4]
 800ce1a:	f001 fd4d 	bl	800e8b8 <_Balloc>
 800ce1e:	9006      	str	r0, [sp, #24]
 800ce20:	2800      	cmp	r0, #0
 800ce22:	f43f af10 	beq.w	800cc46 <_strtod_l+0x47e>
 800ce26:	9b08      	ldr	r3, [sp, #32]
 800ce28:	300c      	adds	r0, #12
 800ce2a:	691a      	ldr	r2, [r3, #16]
 800ce2c:	f103 010c 	add.w	r1, r3, #12
 800ce30:	3202      	adds	r2, #2
 800ce32:	0092      	lsls	r2, r2, #2
 800ce34:	f7fe fdfc 	bl	800ba30 <memcpy>
 800ce38:	ab1c      	add	r3, sp, #112	; 0x70
 800ce3a:	9301      	str	r3, [sp, #4]
 800ce3c:	ab1b      	add	r3, sp, #108	; 0x6c
 800ce3e:	9300      	str	r3, [sp, #0]
 800ce40:	4642      	mov	r2, r8
 800ce42:	464b      	mov	r3, r9
 800ce44:	4650      	mov	r0, sl
 800ce46:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800ce4a:	f002 f91f 	bl	800f08c <__d2b>
 800ce4e:	901a      	str	r0, [sp, #104]	; 0x68
 800ce50:	2800      	cmp	r0, #0
 800ce52:	f43f aef8 	beq.w	800cc46 <_strtod_l+0x47e>
 800ce56:	2101      	movs	r1, #1
 800ce58:	4650      	mov	r0, sl
 800ce5a:	f001 fe6d 	bl	800eb38 <__i2b>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	9004      	str	r0, [sp, #16]
 800ce62:	2800      	cmp	r0, #0
 800ce64:	f43f aeef 	beq.w	800cc46 <_strtod_l+0x47e>
 800ce68:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800ce6a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ce6c:	2d00      	cmp	r5, #0
 800ce6e:	bfab      	itete	ge
 800ce70:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800ce72:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800ce74:	18ee      	addge	r6, r5, r3
 800ce76:	1b5c      	sublt	r4, r3, r5
 800ce78:	9b05      	ldr	r3, [sp, #20]
 800ce7a:	bfa8      	it	ge
 800ce7c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800ce7e:	eba5 0503 	sub.w	r5, r5, r3
 800ce82:	4415      	add	r5, r2
 800ce84:	4b6e      	ldr	r3, [pc, #440]	; (800d040 <_strtod_l+0x878>)
 800ce86:	f105 35ff 	add.w	r5, r5, #4294967295
 800ce8a:	bfb8      	it	lt
 800ce8c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800ce8e:	429d      	cmp	r5, r3
 800ce90:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ce94:	f280 80c4 	bge.w	800d020 <_strtod_l+0x858>
 800ce98:	1b5b      	subs	r3, r3, r5
 800ce9a:	2b1f      	cmp	r3, #31
 800ce9c:	f04f 0701 	mov.w	r7, #1
 800cea0:	eba2 0203 	sub.w	r2, r2, r3
 800cea4:	f300 80b1 	bgt.w	800d00a <_strtod_l+0x842>
 800cea8:	2500      	movs	r5, #0
 800ceaa:	fa07 f303 	lsl.w	r3, r7, r3
 800ceae:	930f      	str	r3, [sp, #60]	; 0x3c
 800ceb0:	18b7      	adds	r7, r6, r2
 800ceb2:	9b05      	ldr	r3, [sp, #20]
 800ceb4:	42be      	cmp	r6, r7
 800ceb6:	4414      	add	r4, r2
 800ceb8:	441c      	add	r4, r3
 800ceba:	4633      	mov	r3, r6
 800cebc:	bfa8      	it	ge
 800cebe:	463b      	movge	r3, r7
 800cec0:	42a3      	cmp	r3, r4
 800cec2:	bfa8      	it	ge
 800cec4:	4623      	movge	r3, r4
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	bfc2      	ittt	gt
 800ceca:	1aff      	subgt	r7, r7, r3
 800cecc:	1ae4      	subgt	r4, r4, r3
 800cece:	1af6      	subgt	r6, r6, r3
 800ced0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	dd17      	ble.n	800cf06 <_strtod_l+0x73e>
 800ced6:	461a      	mov	r2, r3
 800ced8:	4650      	mov	r0, sl
 800ceda:	9904      	ldr	r1, [sp, #16]
 800cedc:	f001 feea 	bl	800ecb4 <__pow5mult>
 800cee0:	9004      	str	r0, [sp, #16]
 800cee2:	2800      	cmp	r0, #0
 800cee4:	f43f aeaf 	beq.w	800cc46 <_strtod_l+0x47e>
 800cee8:	4601      	mov	r1, r0
 800ceea:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ceec:	4650      	mov	r0, sl
 800ceee:	f001 fe39 	bl	800eb64 <__multiply>
 800cef2:	9009      	str	r0, [sp, #36]	; 0x24
 800cef4:	2800      	cmp	r0, #0
 800cef6:	f43f aea6 	beq.w	800cc46 <_strtod_l+0x47e>
 800cefa:	4650      	mov	r0, sl
 800cefc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cefe:	f001 fd1b 	bl	800e938 <_Bfree>
 800cf02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf04:	931a      	str	r3, [sp, #104]	; 0x68
 800cf06:	2f00      	cmp	r7, #0
 800cf08:	f300 808e 	bgt.w	800d028 <_strtod_l+0x860>
 800cf0c:	9b07      	ldr	r3, [sp, #28]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	dd08      	ble.n	800cf24 <_strtod_l+0x75c>
 800cf12:	4650      	mov	r0, sl
 800cf14:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cf16:	9906      	ldr	r1, [sp, #24]
 800cf18:	f001 fecc 	bl	800ecb4 <__pow5mult>
 800cf1c:	9006      	str	r0, [sp, #24]
 800cf1e:	2800      	cmp	r0, #0
 800cf20:	f43f ae91 	beq.w	800cc46 <_strtod_l+0x47e>
 800cf24:	2c00      	cmp	r4, #0
 800cf26:	dd08      	ble.n	800cf3a <_strtod_l+0x772>
 800cf28:	4622      	mov	r2, r4
 800cf2a:	4650      	mov	r0, sl
 800cf2c:	9906      	ldr	r1, [sp, #24]
 800cf2e:	f001 ff1b 	bl	800ed68 <__lshift>
 800cf32:	9006      	str	r0, [sp, #24]
 800cf34:	2800      	cmp	r0, #0
 800cf36:	f43f ae86 	beq.w	800cc46 <_strtod_l+0x47e>
 800cf3a:	2e00      	cmp	r6, #0
 800cf3c:	dd08      	ble.n	800cf50 <_strtod_l+0x788>
 800cf3e:	4632      	mov	r2, r6
 800cf40:	4650      	mov	r0, sl
 800cf42:	9904      	ldr	r1, [sp, #16]
 800cf44:	f001 ff10 	bl	800ed68 <__lshift>
 800cf48:	9004      	str	r0, [sp, #16]
 800cf4a:	2800      	cmp	r0, #0
 800cf4c:	f43f ae7b 	beq.w	800cc46 <_strtod_l+0x47e>
 800cf50:	4650      	mov	r0, sl
 800cf52:	9a06      	ldr	r2, [sp, #24]
 800cf54:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cf56:	f001 ff93 	bl	800ee80 <__mdiff>
 800cf5a:	4683      	mov	fp, r0
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	f43f ae72 	beq.w	800cc46 <_strtod_l+0x47e>
 800cf62:	2400      	movs	r4, #0
 800cf64:	68c3      	ldr	r3, [r0, #12]
 800cf66:	9904      	ldr	r1, [sp, #16]
 800cf68:	60c4      	str	r4, [r0, #12]
 800cf6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf6c:	f001 ff6c 	bl	800ee48 <__mcmp>
 800cf70:	42a0      	cmp	r0, r4
 800cf72:	da6b      	bge.n	800d04c <_strtod_l+0x884>
 800cf74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf76:	ea53 0308 	orrs.w	r3, r3, r8
 800cf7a:	f040 8091 	bne.w	800d0a0 <_strtod_l+0x8d8>
 800cf7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	f040 808c 	bne.w	800d0a0 <_strtod_l+0x8d8>
 800cf88:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cf8c:	0d1b      	lsrs	r3, r3, #20
 800cf8e:	051b      	lsls	r3, r3, #20
 800cf90:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cf94:	f240 8084 	bls.w	800d0a0 <_strtod_l+0x8d8>
 800cf98:	f8db 3014 	ldr.w	r3, [fp, #20]
 800cf9c:	b91b      	cbnz	r3, 800cfa6 <_strtod_l+0x7de>
 800cf9e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800cfa2:	2b01      	cmp	r3, #1
 800cfa4:	dd7c      	ble.n	800d0a0 <_strtod_l+0x8d8>
 800cfa6:	4659      	mov	r1, fp
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	4650      	mov	r0, sl
 800cfac:	f001 fedc 	bl	800ed68 <__lshift>
 800cfb0:	9904      	ldr	r1, [sp, #16]
 800cfb2:	4683      	mov	fp, r0
 800cfb4:	f001 ff48 	bl	800ee48 <__mcmp>
 800cfb8:	2800      	cmp	r0, #0
 800cfba:	dd71      	ble.n	800d0a0 <_strtod_l+0x8d8>
 800cfbc:	9905      	ldr	r1, [sp, #20]
 800cfbe:	464b      	mov	r3, r9
 800cfc0:	4a20      	ldr	r2, [pc, #128]	; (800d044 <_strtod_l+0x87c>)
 800cfc2:	2900      	cmp	r1, #0
 800cfc4:	f000 808c 	beq.w	800d0e0 <_strtod_l+0x918>
 800cfc8:	ea02 0109 	and.w	r1, r2, r9
 800cfcc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cfd0:	f300 8086 	bgt.w	800d0e0 <_strtod_l+0x918>
 800cfd4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cfd8:	f77f aeaa 	ble.w	800cd30 <_strtod_l+0x568>
 800cfdc:	4640      	mov	r0, r8
 800cfde:	4649      	mov	r1, r9
 800cfe0:	4b19      	ldr	r3, [pc, #100]	; (800d048 <_strtod_l+0x880>)
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	f7f3 fae8 	bl	80005b8 <__aeabi_dmul>
 800cfe8:	460b      	mov	r3, r1
 800cfea:	4303      	orrs	r3, r0
 800cfec:	bf08      	it	eq
 800cfee:	2322      	moveq	r3, #34	; 0x22
 800cff0:	4680      	mov	r8, r0
 800cff2:	4689      	mov	r9, r1
 800cff4:	bf08      	it	eq
 800cff6:	f8ca 3000 	streq.w	r3, [sl]
 800cffa:	e62f      	b.n	800cc5c <_strtod_l+0x494>
 800cffc:	f04f 32ff 	mov.w	r2, #4294967295
 800d000:	fa02 f303 	lsl.w	r3, r2, r3
 800d004:	ea03 0808 	and.w	r8, r3, r8
 800d008:	e6e0      	b.n	800cdcc <_strtod_l+0x604>
 800d00a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800d00e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800d012:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800d016:	35e2      	adds	r5, #226	; 0xe2
 800d018:	fa07 f505 	lsl.w	r5, r7, r5
 800d01c:	970f      	str	r7, [sp, #60]	; 0x3c
 800d01e:	e747      	b.n	800ceb0 <_strtod_l+0x6e8>
 800d020:	2301      	movs	r3, #1
 800d022:	2500      	movs	r5, #0
 800d024:	930f      	str	r3, [sp, #60]	; 0x3c
 800d026:	e743      	b.n	800ceb0 <_strtod_l+0x6e8>
 800d028:	463a      	mov	r2, r7
 800d02a:	4650      	mov	r0, sl
 800d02c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d02e:	f001 fe9b 	bl	800ed68 <__lshift>
 800d032:	901a      	str	r0, [sp, #104]	; 0x68
 800d034:	2800      	cmp	r0, #0
 800d036:	f47f af69 	bne.w	800cf0c <_strtod_l+0x744>
 800d03a:	e604      	b.n	800cc46 <_strtod_l+0x47e>
 800d03c:	08011c20 	.word	0x08011c20
 800d040:	fffffc02 	.word	0xfffffc02
 800d044:	7ff00000 	.word	0x7ff00000
 800d048:	39500000 	.word	0x39500000
 800d04c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d050:	d165      	bne.n	800d11e <_strtod_l+0x956>
 800d052:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d054:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d058:	b35a      	cbz	r2, 800d0b2 <_strtod_l+0x8ea>
 800d05a:	4a99      	ldr	r2, [pc, #612]	; (800d2c0 <_strtod_l+0xaf8>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d12b      	bne.n	800d0b8 <_strtod_l+0x8f0>
 800d060:	9b05      	ldr	r3, [sp, #20]
 800d062:	4641      	mov	r1, r8
 800d064:	b303      	cbz	r3, 800d0a8 <_strtod_l+0x8e0>
 800d066:	464a      	mov	r2, r9
 800d068:	4b96      	ldr	r3, [pc, #600]	; (800d2c4 <_strtod_l+0xafc>)
 800d06a:	4013      	ands	r3, r2
 800d06c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d070:	f04f 32ff 	mov.w	r2, #4294967295
 800d074:	d81b      	bhi.n	800d0ae <_strtod_l+0x8e6>
 800d076:	0d1b      	lsrs	r3, r3, #20
 800d078:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d07c:	fa02 f303 	lsl.w	r3, r2, r3
 800d080:	4299      	cmp	r1, r3
 800d082:	d119      	bne.n	800d0b8 <_strtod_l+0x8f0>
 800d084:	4b90      	ldr	r3, [pc, #576]	; (800d2c8 <_strtod_l+0xb00>)
 800d086:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d088:	429a      	cmp	r2, r3
 800d08a:	d102      	bne.n	800d092 <_strtod_l+0x8ca>
 800d08c:	3101      	adds	r1, #1
 800d08e:	f43f adda 	beq.w	800cc46 <_strtod_l+0x47e>
 800d092:	f04f 0800 	mov.w	r8, #0
 800d096:	4b8b      	ldr	r3, [pc, #556]	; (800d2c4 <_strtod_l+0xafc>)
 800d098:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d09a:	401a      	ands	r2, r3
 800d09c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800d0a0:	9b05      	ldr	r3, [sp, #20]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d19a      	bne.n	800cfdc <_strtod_l+0x814>
 800d0a6:	e5d9      	b.n	800cc5c <_strtod_l+0x494>
 800d0a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d0ac:	e7e8      	b.n	800d080 <_strtod_l+0x8b8>
 800d0ae:	4613      	mov	r3, r2
 800d0b0:	e7e6      	b.n	800d080 <_strtod_l+0x8b8>
 800d0b2:	ea53 0308 	orrs.w	r3, r3, r8
 800d0b6:	d081      	beq.n	800cfbc <_strtod_l+0x7f4>
 800d0b8:	b1e5      	cbz	r5, 800d0f4 <_strtod_l+0x92c>
 800d0ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0bc:	421d      	tst	r5, r3
 800d0be:	d0ef      	beq.n	800d0a0 <_strtod_l+0x8d8>
 800d0c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0c2:	4640      	mov	r0, r8
 800d0c4:	4649      	mov	r1, r9
 800d0c6:	9a05      	ldr	r2, [sp, #20]
 800d0c8:	b1c3      	cbz	r3, 800d0fc <_strtod_l+0x934>
 800d0ca:	f7ff fb59 	bl	800c780 <sulp>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d0d6:	f7f3 f8b9 	bl	800024c <__adddf3>
 800d0da:	4680      	mov	r8, r0
 800d0dc:	4689      	mov	r9, r1
 800d0de:	e7df      	b.n	800d0a0 <_strtod_l+0x8d8>
 800d0e0:	4013      	ands	r3, r2
 800d0e2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d0e6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800d0ea:	f04f 38ff 	mov.w	r8, #4294967295
 800d0ee:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800d0f2:	e7d5      	b.n	800d0a0 <_strtod_l+0x8d8>
 800d0f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d0f6:	ea13 0f08 	tst.w	r3, r8
 800d0fa:	e7e0      	b.n	800d0be <_strtod_l+0x8f6>
 800d0fc:	f7ff fb40 	bl	800c780 <sulp>
 800d100:	4602      	mov	r2, r0
 800d102:	460b      	mov	r3, r1
 800d104:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d108:	f7f3 f89e 	bl	8000248 <__aeabi_dsub>
 800d10c:	2200      	movs	r2, #0
 800d10e:	2300      	movs	r3, #0
 800d110:	4680      	mov	r8, r0
 800d112:	4689      	mov	r9, r1
 800d114:	f7f3 fcb8 	bl	8000a88 <__aeabi_dcmpeq>
 800d118:	2800      	cmp	r0, #0
 800d11a:	d0c1      	beq.n	800d0a0 <_strtod_l+0x8d8>
 800d11c:	e608      	b.n	800cd30 <_strtod_l+0x568>
 800d11e:	4658      	mov	r0, fp
 800d120:	9904      	ldr	r1, [sp, #16]
 800d122:	f002 f80f 	bl	800f144 <__ratio>
 800d126:	2200      	movs	r2, #0
 800d128:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d12c:	4606      	mov	r6, r0
 800d12e:	460f      	mov	r7, r1
 800d130:	f7f3 fcbe 	bl	8000ab0 <__aeabi_dcmple>
 800d134:	2800      	cmp	r0, #0
 800d136:	d070      	beq.n	800d21a <_strtod_l+0xa52>
 800d138:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d042      	beq.n	800d1c4 <_strtod_l+0x9fc>
 800d13e:	2600      	movs	r6, #0
 800d140:	4f62      	ldr	r7, [pc, #392]	; (800d2cc <_strtod_l+0xb04>)
 800d142:	4d62      	ldr	r5, [pc, #392]	; (800d2cc <_strtod_l+0xb04>)
 800d144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d146:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d14a:	0d1b      	lsrs	r3, r3, #20
 800d14c:	051b      	lsls	r3, r3, #20
 800d14e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d150:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d152:	4b5f      	ldr	r3, [pc, #380]	; (800d2d0 <_strtod_l+0xb08>)
 800d154:	429a      	cmp	r2, r3
 800d156:	f040 80c3 	bne.w	800d2e0 <_strtod_l+0xb18>
 800d15a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d15c:	4640      	mov	r0, r8
 800d15e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800d162:	4649      	mov	r1, r9
 800d164:	f001 ff18 	bl	800ef98 <__ulp>
 800d168:	4602      	mov	r2, r0
 800d16a:	460b      	mov	r3, r1
 800d16c:	4630      	mov	r0, r6
 800d16e:	4639      	mov	r1, r7
 800d170:	f7f3 fa22 	bl	80005b8 <__aeabi_dmul>
 800d174:	4642      	mov	r2, r8
 800d176:	464b      	mov	r3, r9
 800d178:	f7f3 f868 	bl	800024c <__adddf3>
 800d17c:	460b      	mov	r3, r1
 800d17e:	4951      	ldr	r1, [pc, #324]	; (800d2c4 <_strtod_l+0xafc>)
 800d180:	4a54      	ldr	r2, [pc, #336]	; (800d2d4 <_strtod_l+0xb0c>)
 800d182:	4019      	ands	r1, r3
 800d184:	4291      	cmp	r1, r2
 800d186:	4680      	mov	r8, r0
 800d188:	d95d      	bls.n	800d246 <_strtod_l+0xa7e>
 800d18a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d18c:	4b4e      	ldr	r3, [pc, #312]	; (800d2c8 <_strtod_l+0xb00>)
 800d18e:	429a      	cmp	r2, r3
 800d190:	d103      	bne.n	800d19a <_strtod_l+0x9d2>
 800d192:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d194:	3301      	adds	r3, #1
 800d196:	f43f ad56 	beq.w	800cc46 <_strtod_l+0x47e>
 800d19a:	f04f 38ff 	mov.w	r8, #4294967295
 800d19e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800d2c8 <_strtod_l+0xb00>
 800d1a2:	4650      	mov	r0, sl
 800d1a4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d1a6:	f001 fbc7 	bl	800e938 <_Bfree>
 800d1aa:	4650      	mov	r0, sl
 800d1ac:	9906      	ldr	r1, [sp, #24]
 800d1ae:	f001 fbc3 	bl	800e938 <_Bfree>
 800d1b2:	4650      	mov	r0, sl
 800d1b4:	9904      	ldr	r1, [sp, #16]
 800d1b6:	f001 fbbf 	bl	800e938 <_Bfree>
 800d1ba:	4659      	mov	r1, fp
 800d1bc:	4650      	mov	r0, sl
 800d1be:	f001 fbbb 	bl	800e938 <_Bfree>
 800d1c2:	e627      	b.n	800ce14 <_strtod_l+0x64c>
 800d1c4:	f1b8 0f00 	cmp.w	r8, #0
 800d1c8:	d119      	bne.n	800d1fe <_strtod_l+0xa36>
 800d1ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d1d0:	b9e3      	cbnz	r3, 800d20c <_strtod_l+0xa44>
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	4630      	mov	r0, r6
 800d1d6:	4639      	mov	r1, r7
 800d1d8:	4b3c      	ldr	r3, [pc, #240]	; (800d2cc <_strtod_l+0xb04>)
 800d1da:	f7f3 fc5f 	bl	8000a9c <__aeabi_dcmplt>
 800d1de:	b9c8      	cbnz	r0, 800d214 <_strtod_l+0xa4c>
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	4b3c      	ldr	r3, [pc, #240]	; (800d2d8 <_strtod_l+0xb10>)
 800d1e8:	f7f3 f9e6 	bl	80005b8 <__aeabi_dmul>
 800d1ec:	4604      	mov	r4, r0
 800d1ee:	460d      	mov	r5, r1
 800d1f0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d1f4:	9416      	str	r4, [sp, #88]	; 0x58
 800d1f6:	9317      	str	r3, [sp, #92]	; 0x5c
 800d1f8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800d1fc:	e7a2      	b.n	800d144 <_strtod_l+0x97c>
 800d1fe:	f1b8 0f01 	cmp.w	r8, #1
 800d202:	d103      	bne.n	800d20c <_strtod_l+0xa44>
 800d204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d206:	2b00      	cmp	r3, #0
 800d208:	f43f ad92 	beq.w	800cd30 <_strtod_l+0x568>
 800d20c:	2600      	movs	r6, #0
 800d20e:	2400      	movs	r4, #0
 800d210:	4f32      	ldr	r7, [pc, #200]	; (800d2dc <_strtod_l+0xb14>)
 800d212:	e796      	b.n	800d142 <_strtod_l+0x97a>
 800d214:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d216:	4d30      	ldr	r5, [pc, #192]	; (800d2d8 <_strtod_l+0xb10>)
 800d218:	e7ea      	b.n	800d1f0 <_strtod_l+0xa28>
 800d21a:	4b2f      	ldr	r3, [pc, #188]	; (800d2d8 <_strtod_l+0xb10>)
 800d21c:	2200      	movs	r2, #0
 800d21e:	4630      	mov	r0, r6
 800d220:	4639      	mov	r1, r7
 800d222:	f7f3 f9c9 	bl	80005b8 <__aeabi_dmul>
 800d226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d228:	4604      	mov	r4, r0
 800d22a:	460d      	mov	r5, r1
 800d22c:	b933      	cbnz	r3, 800d23c <_strtod_l+0xa74>
 800d22e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d232:	9010      	str	r0, [sp, #64]	; 0x40
 800d234:	9311      	str	r3, [sp, #68]	; 0x44
 800d236:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d23a:	e783      	b.n	800d144 <_strtod_l+0x97c>
 800d23c:	4602      	mov	r2, r0
 800d23e:	460b      	mov	r3, r1
 800d240:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d244:	e7f7      	b.n	800d236 <_strtod_l+0xa6e>
 800d246:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800d24a:	9b05      	ldr	r3, [sp, #20]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d1a8      	bne.n	800d1a2 <_strtod_l+0x9da>
 800d250:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d254:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d256:	0d1b      	lsrs	r3, r3, #20
 800d258:	051b      	lsls	r3, r3, #20
 800d25a:	429a      	cmp	r2, r3
 800d25c:	d1a1      	bne.n	800d1a2 <_strtod_l+0x9da>
 800d25e:	4620      	mov	r0, r4
 800d260:	4629      	mov	r1, r5
 800d262:	f7f3 fcf1 	bl	8000c48 <__aeabi_d2lz>
 800d266:	f7f3 f979 	bl	800055c <__aeabi_l2d>
 800d26a:	4602      	mov	r2, r0
 800d26c:	460b      	mov	r3, r1
 800d26e:	4620      	mov	r0, r4
 800d270:	4629      	mov	r1, r5
 800d272:	f7f2 ffe9 	bl	8000248 <__aeabi_dsub>
 800d276:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d27c:	ea43 0308 	orr.w	r3, r3, r8
 800d280:	4313      	orrs	r3, r2
 800d282:	4604      	mov	r4, r0
 800d284:	460d      	mov	r5, r1
 800d286:	d066      	beq.n	800d356 <_strtod_l+0xb8e>
 800d288:	a309      	add	r3, pc, #36	; (adr r3, 800d2b0 <_strtod_l+0xae8>)
 800d28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28e:	f7f3 fc05 	bl	8000a9c <__aeabi_dcmplt>
 800d292:	2800      	cmp	r0, #0
 800d294:	f47f ace2 	bne.w	800cc5c <_strtod_l+0x494>
 800d298:	a307      	add	r3, pc, #28	; (adr r3, 800d2b8 <_strtod_l+0xaf0>)
 800d29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29e:	4620      	mov	r0, r4
 800d2a0:	4629      	mov	r1, r5
 800d2a2:	f7f3 fc19 	bl	8000ad8 <__aeabi_dcmpgt>
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	f43f af7b 	beq.w	800d1a2 <_strtod_l+0x9da>
 800d2ac:	e4d6      	b.n	800cc5c <_strtod_l+0x494>
 800d2ae:	bf00      	nop
 800d2b0:	94a03595 	.word	0x94a03595
 800d2b4:	3fdfffff 	.word	0x3fdfffff
 800d2b8:	35afe535 	.word	0x35afe535
 800d2bc:	3fe00000 	.word	0x3fe00000
 800d2c0:	000fffff 	.word	0x000fffff
 800d2c4:	7ff00000 	.word	0x7ff00000
 800d2c8:	7fefffff 	.word	0x7fefffff
 800d2cc:	3ff00000 	.word	0x3ff00000
 800d2d0:	7fe00000 	.word	0x7fe00000
 800d2d4:	7c9fffff 	.word	0x7c9fffff
 800d2d8:	3fe00000 	.word	0x3fe00000
 800d2dc:	bff00000 	.word	0xbff00000
 800d2e0:	9b05      	ldr	r3, [sp, #20]
 800d2e2:	b313      	cbz	r3, 800d32a <_strtod_l+0xb62>
 800d2e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d2ea:	d81e      	bhi.n	800d32a <_strtod_l+0xb62>
 800d2ec:	a326      	add	r3, pc, #152	; (adr r3, 800d388 <_strtod_l+0xbc0>)
 800d2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	4629      	mov	r1, r5
 800d2f6:	f7f3 fbdb 	bl	8000ab0 <__aeabi_dcmple>
 800d2fa:	b190      	cbz	r0, 800d322 <_strtod_l+0xb5a>
 800d2fc:	4629      	mov	r1, r5
 800d2fe:	4620      	mov	r0, r4
 800d300:	f7f3 fc32 	bl	8000b68 <__aeabi_d2uiz>
 800d304:	2801      	cmp	r0, #1
 800d306:	bf38      	it	cc
 800d308:	2001      	movcc	r0, #1
 800d30a:	f7f3 f8db 	bl	80004c4 <__aeabi_ui2d>
 800d30e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d310:	4604      	mov	r4, r0
 800d312:	460d      	mov	r5, r1
 800d314:	b9d3      	cbnz	r3, 800d34c <_strtod_l+0xb84>
 800d316:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d31a:	9012      	str	r0, [sp, #72]	; 0x48
 800d31c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d31e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800d322:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d324:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800d328:	1a9f      	subs	r7, r3, r2
 800d32a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d32e:	f001 fe33 	bl	800ef98 <__ulp>
 800d332:	4602      	mov	r2, r0
 800d334:	460b      	mov	r3, r1
 800d336:	4630      	mov	r0, r6
 800d338:	4639      	mov	r1, r7
 800d33a:	f7f3 f93d 	bl	80005b8 <__aeabi_dmul>
 800d33e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d342:	f7f2 ff83 	bl	800024c <__adddf3>
 800d346:	4680      	mov	r8, r0
 800d348:	4689      	mov	r9, r1
 800d34a:	e77e      	b.n	800d24a <_strtod_l+0xa82>
 800d34c:	4602      	mov	r2, r0
 800d34e:	460b      	mov	r3, r1
 800d350:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800d354:	e7e3      	b.n	800d31e <_strtod_l+0xb56>
 800d356:	a30e      	add	r3, pc, #56	; (adr r3, 800d390 <_strtod_l+0xbc8>)
 800d358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35c:	f7f3 fb9e 	bl	8000a9c <__aeabi_dcmplt>
 800d360:	e7a1      	b.n	800d2a6 <_strtod_l+0xade>
 800d362:	2300      	movs	r3, #0
 800d364:	930a      	str	r3, [sp, #40]	; 0x28
 800d366:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d368:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d36a:	6013      	str	r3, [r2, #0]
 800d36c:	f7ff ba71 	b.w	800c852 <_strtod_l+0x8a>
 800d370:	2a65      	cmp	r2, #101	; 0x65
 800d372:	f43f ab63 	beq.w	800ca3c <_strtod_l+0x274>
 800d376:	2a45      	cmp	r2, #69	; 0x45
 800d378:	f43f ab60 	beq.w	800ca3c <_strtod_l+0x274>
 800d37c:	2301      	movs	r3, #1
 800d37e:	f7ff bb95 	b.w	800caac <_strtod_l+0x2e4>
 800d382:	bf00      	nop
 800d384:	f3af 8000 	nop.w
 800d388:	ffc00000 	.word	0xffc00000
 800d38c:	41dfffff 	.word	0x41dfffff
 800d390:	94a03595 	.word	0x94a03595
 800d394:	3fcfffff 	.word	0x3fcfffff

0800d398 <_strtod_r>:
 800d398:	4b01      	ldr	r3, [pc, #4]	; (800d3a0 <_strtod_r+0x8>)
 800d39a:	f7ff ba15 	b.w	800c7c8 <_strtod_l>
 800d39e:	bf00      	nop
 800d3a0:	20000080 	.word	0x20000080

0800d3a4 <_strtol_l.constprop.0>:
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3aa:	4680      	mov	r8, r0
 800d3ac:	d001      	beq.n	800d3b2 <_strtol_l.constprop.0+0xe>
 800d3ae:	2b24      	cmp	r3, #36	; 0x24
 800d3b0:	d906      	bls.n	800d3c0 <_strtol_l.constprop.0+0x1c>
 800d3b2:	f7fe fb13 	bl	800b9dc <__errno>
 800d3b6:	2316      	movs	r3, #22
 800d3b8:	6003      	str	r3, [r0, #0]
 800d3ba:	2000      	movs	r0, #0
 800d3bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3c0:	460d      	mov	r5, r1
 800d3c2:	4f35      	ldr	r7, [pc, #212]	; (800d498 <_strtol_l.constprop.0+0xf4>)
 800d3c4:	4628      	mov	r0, r5
 800d3c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3ca:	5de6      	ldrb	r6, [r4, r7]
 800d3cc:	f016 0608 	ands.w	r6, r6, #8
 800d3d0:	d1f8      	bne.n	800d3c4 <_strtol_l.constprop.0+0x20>
 800d3d2:	2c2d      	cmp	r4, #45	; 0x2d
 800d3d4:	d12f      	bne.n	800d436 <_strtol_l.constprop.0+0x92>
 800d3d6:	2601      	movs	r6, #1
 800d3d8:	782c      	ldrb	r4, [r5, #0]
 800d3da:	1c85      	adds	r5, r0, #2
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d057      	beq.n	800d490 <_strtol_l.constprop.0+0xec>
 800d3e0:	2b10      	cmp	r3, #16
 800d3e2:	d109      	bne.n	800d3f8 <_strtol_l.constprop.0+0x54>
 800d3e4:	2c30      	cmp	r4, #48	; 0x30
 800d3e6:	d107      	bne.n	800d3f8 <_strtol_l.constprop.0+0x54>
 800d3e8:	7828      	ldrb	r0, [r5, #0]
 800d3ea:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d3ee:	2858      	cmp	r0, #88	; 0x58
 800d3f0:	d149      	bne.n	800d486 <_strtol_l.constprop.0+0xe2>
 800d3f2:	2310      	movs	r3, #16
 800d3f4:	786c      	ldrb	r4, [r5, #1]
 800d3f6:	3502      	adds	r5, #2
 800d3f8:	2700      	movs	r7, #0
 800d3fa:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800d3fe:	f10e 3eff 	add.w	lr, lr, #4294967295
 800d402:	fbbe f9f3 	udiv	r9, lr, r3
 800d406:	4638      	mov	r0, r7
 800d408:	fb03 ea19 	mls	sl, r3, r9, lr
 800d40c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d410:	f1bc 0f09 	cmp.w	ip, #9
 800d414:	d814      	bhi.n	800d440 <_strtol_l.constprop.0+0x9c>
 800d416:	4664      	mov	r4, ip
 800d418:	42a3      	cmp	r3, r4
 800d41a:	dd22      	ble.n	800d462 <_strtol_l.constprop.0+0xbe>
 800d41c:	2f00      	cmp	r7, #0
 800d41e:	db1d      	blt.n	800d45c <_strtol_l.constprop.0+0xb8>
 800d420:	4581      	cmp	r9, r0
 800d422:	d31b      	bcc.n	800d45c <_strtol_l.constprop.0+0xb8>
 800d424:	d101      	bne.n	800d42a <_strtol_l.constprop.0+0x86>
 800d426:	45a2      	cmp	sl, r4
 800d428:	db18      	blt.n	800d45c <_strtol_l.constprop.0+0xb8>
 800d42a:	2701      	movs	r7, #1
 800d42c:	fb00 4003 	mla	r0, r0, r3, r4
 800d430:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d434:	e7ea      	b.n	800d40c <_strtol_l.constprop.0+0x68>
 800d436:	2c2b      	cmp	r4, #43	; 0x2b
 800d438:	bf04      	itt	eq
 800d43a:	782c      	ldrbeq	r4, [r5, #0]
 800d43c:	1c85      	addeq	r5, r0, #2
 800d43e:	e7cd      	b.n	800d3dc <_strtol_l.constprop.0+0x38>
 800d440:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d444:	f1bc 0f19 	cmp.w	ip, #25
 800d448:	d801      	bhi.n	800d44e <_strtol_l.constprop.0+0xaa>
 800d44a:	3c37      	subs	r4, #55	; 0x37
 800d44c:	e7e4      	b.n	800d418 <_strtol_l.constprop.0+0x74>
 800d44e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d452:	f1bc 0f19 	cmp.w	ip, #25
 800d456:	d804      	bhi.n	800d462 <_strtol_l.constprop.0+0xbe>
 800d458:	3c57      	subs	r4, #87	; 0x57
 800d45a:	e7dd      	b.n	800d418 <_strtol_l.constprop.0+0x74>
 800d45c:	f04f 37ff 	mov.w	r7, #4294967295
 800d460:	e7e6      	b.n	800d430 <_strtol_l.constprop.0+0x8c>
 800d462:	2f00      	cmp	r7, #0
 800d464:	da07      	bge.n	800d476 <_strtol_l.constprop.0+0xd2>
 800d466:	2322      	movs	r3, #34	; 0x22
 800d468:	4670      	mov	r0, lr
 800d46a:	f8c8 3000 	str.w	r3, [r8]
 800d46e:	2a00      	cmp	r2, #0
 800d470:	d0a4      	beq.n	800d3bc <_strtol_l.constprop.0+0x18>
 800d472:	1e69      	subs	r1, r5, #1
 800d474:	e005      	b.n	800d482 <_strtol_l.constprop.0+0xde>
 800d476:	b106      	cbz	r6, 800d47a <_strtol_l.constprop.0+0xd6>
 800d478:	4240      	negs	r0, r0
 800d47a:	2a00      	cmp	r2, #0
 800d47c:	d09e      	beq.n	800d3bc <_strtol_l.constprop.0+0x18>
 800d47e:	2f00      	cmp	r7, #0
 800d480:	d1f7      	bne.n	800d472 <_strtol_l.constprop.0+0xce>
 800d482:	6011      	str	r1, [r2, #0]
 800d484:	e79a      	b.n	800d3bc <_strtol_l.constprop.0+0x18>
 800d486:	2430      	movs	r4, #48	; 0x30
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d1b5      	bne.n	800d3f8 <_strtol_l.constprop.0+0x54>
 800d48c:	2308      	movs	r3, #8
 800d48e:	e7b3      	b.n	800d3f8 <_strtol_l.constprop.0+0x54>
 800d490:	2c30      	cmp	r4, #48	; 0x30
 800d492:	d0a9      	beq.n	800d3e8 <_strtol_l.constprop.0+0x44>
 800d494:	230a      	movs	r3, #10
 800d496:	e7af      	b.n	800d3f8 <_strtol_l.constprop.0+0x54>
 800d498:	08011c49 	.word	0x08011c49

0800d49c <_strtol_r>:
 800d49c:	f7ff bf82 	b.w	800d3a4 <_strtol_l.constprop.0>

0800d4a0 <quorem>:
 800d4a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a4:	6903      	ldr	r3, [r0, #16]
 800d4a6:	690c      	ldr	r4, [r1, #16]
 800d4a8:	4607      	mov	r7, r0
 800d4aa:	42a3      	cmp	r3, r4
 800d4ac:	f2c0 8082 	blt.w	800d5b4 <quorem+0x114>
 800d4b0:	3c01      	subs	r4, #1
 800d4b2:	f100 0514 	add.w	r5, r0, #20
 800d4b6:	f101 0814 	add.w	r8, r1, #20
 800d4ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4be:	9301      	str	r3, [sp, #4]
 800d4c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d4c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4c8:	3301      	adds	r3, #1
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800d4d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d4d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d4d8:	d331      	bcc.n	800d53e <quorem+0x9e>
 800d4da:	f04f 0e00 	mov.w	lr, #0
 800d4de:	4640      	mov	r0, r8
 800d4e0:	46ac      	mov	ip, r5
 800d4e2:	46f2      	mov	sl, lr
 800d4e4:	f850 2b04 	ldr.w	r2, [r0], #4
 800d4e8:	b293      	uxth	r3, r2
 800d4ea:	fb06 e303 	mla	r3, r6, r3, lr
 800d4ee:	0c12      	lsrs	r2, r2, #16
 800d4f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d4f4:	b29b      	uxth	r3, r3
 800d4f6:	fb06 e202 	mla	r2, r6, r2, lr
 800d4fa:	ebaa 0303 	sub.w	r3, sl, r3
 800d4fe:	f8dc a000 	ldr.w	sl, [ip]
 800d502:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d506:	fa1f fa8a 	uxth.w	sl, sl
 800d50a:	4453      	add	r3, sl
 800d50c:	f8dc a000 	ldr.w	sl, [ip]
 800d510:	b292      	uxth	r2, r2
 800d512:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d516:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d520:	4581      	cmp	r9, r0
 800d522:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d526:	f84c 3b04 	str.w	r3, [ip], #4
 800d52a:	d2db      	bcs.n	800d4e4 <quorem+0x44>
 800d52c:	f855 300b 	ldr.w	r3, [r5, fp]
 800d530:	b92b      	cbnz	r3, 800d53e <quorem+0x9e>
 800d532:	9b01      	ldr	r3, [sp, #4]
 800d534:	3b04      	subs	r3, #4
 800d536:	429d      	cmp	r5, r3
 800d538:	461a      	mov	r2, r3
 800d53a:	d32f      	bcc.n	800d59c <quorem+0xfc>
 800d53c:	613c      	str	r4, [r7, #16]
 800d53e:	4638      	mov	r0, r7
 800d540:	f001 fc82 	bl	800ee48 <__mcmp>
 800d544:	2800      	cmp	r0, #0
 800d546:	db25      	blt.n	800d594 <quorem+0xf4>
 800d548:	4628      	mov	r0, r5
 800d54a:	f04f 0c00 	mov.w	ip, #0
 800d54e:	3601      	adds	r6, #1
 800d550:	f858 1b04 	ldr.w	r1, [r8], #4
 800d554:	f8d0 e000 	ldr.w	lr, [r0]
 800d558:	b28b      	uxth	r3, r1
 800d55a:	ebac 0303 	sub.w	r3, ip, r3
 800d55e:	fa1f f28e 	uxth.w	r2, lr
 800d562:	4413      	add	r3, r2
 800d564:	0c0a      	lsrs	r2, r1, #16
 800d566:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d56a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d56e:	b29b      	uxth	r3, r3
 800d570:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d574:	45c1      	cmp	r9, r8
 800d576:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d57a:	f840 3b04 	str.w	r3, [r0], #4
 800d57e:	d2e7      	bcs.n	800d550 <quorem+0xb0>
 800d580:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d584:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d588:	b922      	cbnz	r2, 800d594 <quorem+0xf4>
 800d58a:	3b04      	subs	r3, #4
 800d58c:	429d      	cmp	r5, r3
 800d58e:	461a      	mov	r2, r3
 800d590:	d30a      	bcc.n	800d5a8 <quorem+0x108>
 800d592:	613c      	str	r4, [r7, #16]
 800d594:	4630      	mov	r0, r6
 800d596:	b003      	add	sp, #12
 800d598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d59c:	6812      	ldr	r2, [r2, #0]
 800d59e:	3b04      	subs	r3, #4
 800d5a0:	2a00      	cmp	r2, #0
 800d5a2:	d1cb      	bne.n	800d53c <quorem+0x9c>
 800d5a4:	3c01      	subs	r4, #1
 800d5a6:	e7c6      	b.n	800d536 <quorem+0x96>
 800d5a8:	6812      	ldr	r2, [r2, #0]
 800d5aa:	3b04      	subs	r3, #4
 800d5ac:	2a00      	cmp	r2, #0
 800d5ae:	d1f0      	bne.n	800d592 <quorem+0xf2>
 800d5b0:	3c01      	subs	r4, #1
 800d5b2:	e7eb      	b.n	800d58c <quorem+0xec>
 800d5b4:	2000      	movs	r0, #0
 800d5b6:	e7ee      	b.n	800d596 <quorem+0xf6>

0800d5b8 <_dtoa_r>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	4616      	mov	r6, r2
 800d5be:	461f      	mov	r7, r3
 800d5c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d5c2:	b099      	sub	sp, #100	; 0x64
 800d5c4:	4605      	mov	r5, r0
 800d5c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d5ca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d5ce:	b974      	cbnz	r4, 800d5ee <_dtoa_r+0x36>
 800d5d0:	2010      	movs	r0, #16
 800d5d2:	f001 f949 	bl	800e868 <malloc>
 800d5d6:	4602      	mov	r2, r0
 800d5d8:	6268      	str	r0, [r5, #36]	; 0x24
 800d5da:	b920      	cbnz	r0, 800d5e6 <_dtoa_r+0x2e>
 800d5dc:	21ea      	movs	r1, #234	; 0xea
 800d5de:	4ba8      	ldr	r3, [pc, #672]	; (800d880 <_dtoa_r+0x2c8>)
 800d5e0:	48a8      	ldr	r0, [pc, #672]	; (800d884 <_dtoa_r+0x2cc>)
 800d5e2:	f002 f8a5 	bl	800f730 <__assert_func>
 800d5e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5ea:	6004      	str	r4, [r0, #0]
 800d5ec:	60c4      	str	r4, [r0, #12]
 800d5ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d5f0:	6819      	ldr	r1, [r3, #0]
 800d5f2:	b151      	cbz	r1, 800d60a <_dtoa_r+0x52>
 800d5f4:	685a      	ldr	r2, [r3, #4]
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	4093      	lsls	r3, r2
 800d5fa:	604a      	str	r2, [r1, #4]
 800d5fc:	608b      	str	r3, [r1, #8]
 800d5fe:	4628      	mov	r0, r5
 800d600:	f001 f99a 	bl	800e938 <_Bfree>
 800d604:	2200      	movs	r2, #0
 800d606:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d608:	601a      	str	r2, [r3, #0]
 800d60a:	1e3b      	subs	r3, r7, #0
 800d60c:	bfaf      	iteee	ge
 800d60e:	2300      	movge	r3, #0
 800d610:	2201      	movlt	r2, #1
 800d612:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d616:	9305      	strlt	r3, [sp, #20]
 800d618:	bfa8      	it	ge
 800d61a:	f8c8 3000 	strge.w	r3, [r8]
 800d61e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d622:	4b99      	ldr	r3, [pc, #612]	; (800d888 <_dtoa_r+0x2d0>)
 800d624:	bfb8      	it	lt
 800d626:	f8c8 2000 	strlt.w	r2, [r8]
 800d62a:	ea33 0309 	bics.w	r3, r3, r9
 800d62e:	d119      	bne.n	800d664 <_dtoa_r+0xac>
 800d630:	f242 730f 	movw	r3, #9999	; 0x270f
 800d634:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d636:	6013      	str	r3, [r2, #0]
 800d638:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d63c:	4333      	orrs	r3, r6
 800d63e:	f000 857f 	beq.w	800e140 <_dtoa_r+0xb88>
 800d642:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d644:	b953      	cbnz	r3, 800d65c <_dtoa_r+0xa4>
 800d646:	4b91      	ldr	r3, [pc, #580]	; (800d88c <_dtoa_r+0x2d4>)
 800d648:	e022      	b.n	800d690 <_dtoa_r+0xd8>
 800d64a:	4b91      	ldr	r3, [pc, #580]	; (800d890 <_dtoa_r+0x2d8>)
 800d64c:	9303      	str	r3, [sp, #12]
 800d64e:	3308      	adds	r3, #8
 800d650:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d652:	6013      	str	r3, [r2, #0]
 800d654:	9803      	ldr	r0, [sp, #12]
 800d656:	b019      	add	sp, #100	; 0x64
 800d658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d65c:	4b8b      	ldr	r3, [pc, #556]	; (800d88c <_dtoa_r+0x2d4>)
 800d65e:	9303      	str	r3, [sp, #12]
 800d660:	3303      	adds	r3, #3
 800d662:	e7f5      	b.n	800d650 <_dtoa_r+0x98>
 800d664:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d668:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800d66c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d670:	2200      	movs	r2, #0
 800d672:	2300      	movs	r3, #0
 800d674:	f7f3 fa08 	bl	8000a88 <__aeabi_dcmpeq>
 800d678:	4680      	mov	r8, r0
 800d67a:	b158      	cbz	r0, 800d694 <_dtoa_r+0xdc>
 800d67c:	2301      	movs	r3, #1
 800d67e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d680:	6013      	str	r3, [r2, #0]
 800d682:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d684:	2b00      	cmp	r3, #0
 800d686:	f000 8558 	beq.w	800e13a <_dtoa_r+0xb82>
 800d68a:	4882      	ldr	r0, [pc, #520]	; (800d894 <_dtoa_r+0x2dc>)
 800d68c:	6018      	str	r0, [r3, #0]
 800d68e:	1e43      	subs	r3, r0, #1
 800d690:	9303      	str	r3, [sp, #12]
 800d692:	e7df      	b.n	800d654 <_dtoa_r+0x9c>
 800d694:	ab16      	add	r3, sp, #88	; 0x58
 800d696:	9301      	str	r3, [sp, #4]
 800d698:	ab17      	add	r3, sp, #92	; 0x5c
 800d69a:	9300      	str	r3, [sp, #0]
 800d69c:	4628      	mov	r0, r5
 800d69e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d6a2:	f001 fcf3 	bl	800f08c <__d2b>
 800d6a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d6aa:	4683      	mov	fp, r0
 800d6ac:	2c00      	cmp	r4, #0
 800d6ae:	d07f      	beq.n	800d7b0 <_dtoa_r+0x1f8>
 800d6b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d6b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6b6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d6ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d6be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d6c2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d6c6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	4b72      	ldr	r3, [pc, #456]	; (800d898 <_dtoa_r+0x2e0>)
 800d6ce:	f7f2 fdbb 	bl	8000248 <__aeabi_dsub>
 800d6d2:	a365      	add	r3, pc, #404	; (adr r3, 800d868 <_dtoa_r+0x2b0>)
 800d6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d8:	f7f2 ff6e 	bl	80005b8 <__aeabi_dmul>
 800d6dc:	a364      	add	r3, pc, #400	; (adr r3, 800d870 <_dtoa_r+0x2b8>)
 800d6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e2:	f7f2 fdb3 	bl	800024c <__adddf3>
 800d6e6:	4606      	mov	r6, r0
 800d6e8:	4620      	mov	r0, r4
 800d6ea:	460f      	mov	r7, r1
 800d6ec:	f7f2 fefa 	bl	80004e4 <__aeabi_i2d>
 800d6f0:	a361      	add	r3, pc, #388	; (adr r3, 800d878 <_dtoa_r+0x2c0>)
 800d6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f6:	f7f2 ff5f 	bl	80005b8 <__aeabi_dmul>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	460b      	mov	r3, r1
 800d6fe:	4630      	mov	r0, r6
 800d700:	4639      	mov	r1, r7
 800d702:	f7f2 fda3 	bl	800024c <__adddf3>
 800d706:	4606      	mov	r6, r0
 800d708:	460f      	mov	r7, r1
 800d70a:	f7f3 fa05 	bl	8000b18 <__aeabi_d2iz>
 800d70e:	2200      	movs	r2, #0
 800d710:	4682      	mov	sl, r0
 800d712:	2300      	movs	r3, #0
 800d714:	4630      	mov	r0, r6
 800d716:	4639      	mov	r1, r7
 800d718:	f7f3 f9c0 	bl	8000a9c <__aeabi_dcmplt>
 800d71c:	b148      	cbz	r0, 800d732 <_dtoa_r+0x17a>
 800d71e:	4650      	mov	r0, sl
 800d720:	f7f2 fee0 	bl	80004e4 <__aeabi_i2d>
 800d724:	4632      	mov	r2, r6
 800d726:	463b      	mov	r3, r7
 800d728:	f7f3 f9ae 	bl	8000a88 <__aeabi_dcmpeq>
 800d72c:	b908      	cbnz	r0, 800d732 <_dtoa_r+0x17a>
 800d72e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d732:	f1ba 0f16 	cmp.w	sl, #22
 800d736:	d858      	bhi.n	800d7ea <_dtoa_r+0x232>
 800d738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d73c:	4b57      	ldr	r3, [pc, #348]	; (800d89c <_dtoa_r+0x2e4>)
 800d73e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d746:	f7f3 f9a9 	bl	8000a9c <__aeabi_dcmplt>
 800d74a:	2800      	cmp	r0, #0
 800d74c:	d04f      	beq.n	800d7ee <_dtoa_r+0x236>
 800d74e:	2300      	movs	r3, #0
 800d750:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d754:	930f      	str	r3, [sp, #60]	; 0x3c
 800d756:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d758:	1b1c      	subs	r4, r3, r4
 800d75a:	1e63      	subs	r3, r4, #1
 800d75c:	9309      	str	r3, [sp, #36]	; 0x24
 800d75e:	bf49      	itett	mi
 800d760:	f1c4 0301 	rsbmi	r3, r4, #1
 800d764:	2300      	movpl	r3, #0
 800d766:	9306      	strmi	r3, [sp, #24]
 800d768:	2300      	movmi	r3, #0
 800d76a:	bf54      	ite	pl
 800d76c:	9306      	strpl	r3, [sp, #24]
 800d76e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800d770:	f1ba 0f00 	cmp.w	sl, #0
 800d774:	db3d      	blt.n	800d7f2 <_dtoa_r+0x23a>
 800d776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d778:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d77c:	4453      	add	r3, sl
 800d77e:	9309      	str	r3, [sp, #36]	; 0x24
 800d780:	2300      	movs	r3, #0
 800d782:	930a      	str	r3, [sp, #40]	; 0x28
 800d784:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d786:	2b09      	cmp	r3, #9
 800d788:	f200 808c 	bhi.w	800d8a4 <_dtoa_r+0x2ec>
 800d78c:	2b05      	cmp	r3, #5
 800d78e:	bfc4      	itt	gt
 800d790:	3b04      	subgt	r3, #4
 800d792:	9322      	strgt	r3, [sp, #136]	; 0x88
 800d794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d796:	bfc8      	it	gt
 800d798:	2400      	movgt	r4, #0
 800d79a:	f1a3 0302 	sub.w	r3, r3, #2
 800d79e:	bfd8      	it	le
 800d7a0:	2401      	movle	r4, #1
 800d7a2:	2b03      	cmp	r3, #3
 800d7a4:	f200 808a 	bhi.w	800d8bc <_dtoa_r+0x304>
 800d7a8:	e8df f003 	tbb	[pc, r3]
 800d7ac:	5b4d4f2d 	.word	0x5b4d4f2d
 800d7b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800d7b4:	441c      	add	r4, r3
 800d7b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800d7ba:	2b20      	cmp	r3, #32
 800d7bc:	bfc3      	ittte	gt
 800d7be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d7c2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800d7c6:	fa09 f303 	lslgt.w	r3, r9, r3
 800d7ca:	f1c3 0320 	rsble	r3, r3, #32
 800d7ce:	bfc6      	itte	gt
 800d7d0:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d7d4:	4318      	orrgt	r0, r3
 800d7d6:	fa06 f003 	lslle.w	r0, r6, r3
 800d7da:	f7f2 fe73 	bl	80004c4 <__aeabi_ui2d>
 800d7de:	2301      	movs	r3, #1
 800d7e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d7e4:	3c01      	subs	r4, #1
 800d7e6:	9313      	str	r3, [sp, #76]	; 0x4c
 800d7e8:	e76f      	b.n	800d6ca <_dtoa_r+0x112>
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	e7b2      	b.n	800d754 <_dtoa_r+0x19c>
 800d7ee:	900f      	str	r0, [sp, #60]	; 0x3c
 800d7f0:	e7b1      	b.n	800d756 <_dtoa_r+0x19e>
 800d7f2:	9b06      	ldr	r3, [sp, #24]
 800d7f4:	eba3 030a 	sub.w	r3, r3, sl
 800d7f8:	9306      	str	r3, [sp, #24]
 800d7fa:	f1ca 0300 	rsb	r3, sl, #0
 800d7fe:	930a      	str	r3, [sp, #40]	; 0x28
 800d800:	2300      	movs	r3, #0
 800d802:	930e      	str	r3, [sp, #56]	; 0x38
 800d804:	e7be      	b.n	800d784 <_dtoa_r+0x1cc>
 800d806:	2300      	movs	r3, #0
 800d808:	930b      	str	r3, [sp, #44]	; 0x2c
 800d80a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	dc58      	bgt.n	800d8c2 <_dtoa_r+0x30a>
 800d810:	f04f 0901 	mov.w	r9, #1
 800d814:	464b      	mov	r3, r9
 800d816:	f8cd 9020 	str.w	r9, [sp, #32]
 800d81a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800d81e:	2200      	movs	r2, #0
 800d820:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800d822:	6042      	str	r2, [r0, #4]
 800d824:	2204      	movs	r2, #4
 800d826:	f102 0614 	add.w	r6, r2, #20
 800d82a:	429e      	cmp	r6, r3
 800d82c:	6841      	ldr	r1, [r0, #4]
 800d82e:	d94e      	bls.n	800d8ce <_dtoa_r+0x316>
 800d830:	4628      	mov	r0, r5
 800d832:	f001 f841 	bl	800e8b8 <_Balloc>
 800d836:	9003      	str	r0, [sp, #12]
 800d838:	2800      	cmp	r0, #0
 800d83a:	d14c      	bne.n	800d8d6 <_dtoa_r+0x31e>
 800d83c:	4602      	mov	r2, r0
 800d83e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d842:	4b17      	ldr	r3, [pc, #92]	; (800d8a0 <_dtoa_r+0x2e8>)
 800d844:	e6cc      	b.n	800d5e0 <_dtoa_r+0x28>
 800d846:	2301      	movs	r3, #1
 800d848:	e7de      	b.n	800d808 <_dtoa_r+0x250>
 800d84a:	2300      	movs	r3, #0
 800d84c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d84e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d850:	eb0a 0903 	add.w	r9, sl, r3
 800d854:	f109 0301 	add.w	r3, r9, #1
 800d858:	2b01      	cmp	r3, #1
 800d85a:	9308      	str	r3, [sp, #32]
 800d85c:	bfb8      	it	lt
 800d85e:	2301      	movlt	r3, #1
 800d860:	e7dd      	b.n	800d81e <_dtoa_r+0x266>
 800d862:	2301      	movs	r3, #1
 800d864:	e7f2      	b.n	800d84c <_dtoa_r+0x294>
 800d866:	bf00      	nop
 800d868:	636f4361 	.word	0x636f4361
 800d86c:	3fd287a7 	.word	0x3fd287a7
 800d870:	8b60c8b3 	.word	0x8b60c8b3
 800d874:	3fc68a28 	.word	0x3fc68a28
 800d878:	509f79fb 	.word	0x509f79fb
 800d87c:	3fd34413 	.word	0x3fd34413
 800d880:	08011d56 	.word	0x08011d56
 800d884:	08011d6d 	.word	0x08011d6d
 800d888:	7ff00000 	.word	0x7ff00000
 800d88c:	08011d52 	.word	0x08011d52
 800d890:	08011d49 	.word	0x08011d49
 800d894:	08011bc9 	.word	0x08011bc9
 800d898:	3ff80000 	.word	0x3ff80000
 800d89c:	08011ed8 	.word	0x08011ed8
 800d8a0:	08011dc8 	.word	0x08011dc8
 800d8a4:	2401      	movs	r4, #1
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	940b      	str	r4, [sp, #44]	; 0x2c
 800d8aa:	9322      	str	r3, [sp, #136]	; 0x88
 800d8ac:	f04f 39ff 	mov.w	r9, #4294967295
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	2312      	movs	r3, #18
 800d8b4:	f8cd 9020 	str.w	r9, [sp, #32]
 800d8b8:	9223      	str	r2, [sp, #140]	; 0x8c
 800d8ba:	e7b0      	b.n	800d81e <_dtoa_r+0x266>
 800d8bc:	2301      	movs	r3, #1
 800d8be:	930b      	str	r3, [sp, #44]	; 0x2c
 800d8c0:	e7f4      	b.n	800d8ac <_dtoa_r+0x2f4>
 800d8c2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800d8c6:	464b      	mov	r3, r9
 800d8c8:	f8cd 9020 	str.w	r9, [sp, #32]
 800d8cc:	e7a7      	b.n	800d81e <_dtoa_r+0x266>
 800d8ce:	3101      	adds	r1, #1
 800d8d0:	6041      	str	r1, [r0, #4]
 800d8d2:	0052      	lsls	r2, r2, #1
 800d8d4:	e7a7      	b.n	800d826 <_dtoa_r+0x26e>
 800d8d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d8d8:	9a03      	ldr	r2, [sp, #12]
 800d8da:	601a      	str	r2, [r3, #0]
 800d8dc:	9b08      	ldr	r3, [sp, #32]
 800d8de:	2b0e      	cmp	r3, #14
 800d8e0:	f200 80a8 	bhi.w	800da34 <_dtoa_r+0x47c>
 800d8e4:	2c00      	cmp	r4, #0
 800d8e6:	f000 80a5 	beq.w	800da34 <_dtoa_r+0x47c>
 800d8ea:	f1ba 0f00 	cmp.w	sl, #0
 800d8ee:	dd34      	ble.n	800d95a <_dtoa_r+0x3a2>
 800d8f0:	4a9a      	ldr	r2, [pc, #616]	; (800db5c <_dtoa_r+0x5a4>)
 800d8f2:	f00a 030f 	and.w	r3, sl, #15
 800d8f6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d8fa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d8fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d902:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d906:	ea4f 142a 	mov.w	r4, sl, asr #4
 800d90a:	d016      	beq.n	800d93a <_dtoa_r+0x382>
 800d90c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d910:	4b93      	ldr	r3, [pc, #588]	; (800db60 <_dtoa_r+0x5a8>)
 800d912:	2703      	movs	r7, #3
 800d914:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d918:	f7f2 ff78 	bl	800080c <__aeabi_ddiv>
 800d91c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d920:	f004 040f 	and.w	r4, r4, #15
 800d924:	4e8e      	ldr	r6, [pc, #568]	; (800db60 <_dtoa_r+0x5a8>)
 800d926:	b954      	cbnz	r4, 800d93e <_dtoa_r+0x386>
 800d928:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d92c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d930:	f7f2 ff6c 	bl	800080c <__aeabi_ddiv>
 800d934:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d938:	e029      	b.n	800d98e <_dtoa_r+0x3d6>
 800d93a:	2702      	movs	r7, #2
 800d93c:	e7f2      	b.n	800d924 <_dtoa_r+0x36c>
 800d93e:	07e1      	lsls	r1, r4, #31
 800d940:	d508      	bpl.n	800d954 <_dtoa_r+0x39c>
 800d942:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d946:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d94a:	f7f2 fe35 	bl	80005b8 <__aeabi_dmul>
 800d94e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d952:	3701      	adds	r7, #1
 800d954:	1064      	asrs	r4, r4, #1
 800d956:	3608      	adds	r6, #8
 800d958:	e7e5      	b.n	800d926 <_dtoa_r+0x36e>
 800d95a:	f000 80a5 	beq.w	800daa8 <_dtoa_r+0x4f0>
 800d95e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d962:	f1ca 0400 	rsb	r4, sl, #0
 800d966:	4b7d      	ldr	r3, [pc, #500]	; (800db5c <_dtoa_r+0x5a4>)
 800d968:	f004 020f 	and.w	r2, r4, #15
 800d96c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	f7f2 fe20 	bl	80005b8 <__aeabi_dmul>
 800d978:	2702      	movs	r7, #2
 800d97a:	2300      	movs	r3, #0
 800d97c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d980:	4e77      	ldr	r6, [pc, #476]	; (800db60 <_dtoa_r+0x5a8>)
 800d982:	1124      	asrs	r4, r4, #4
 800d984:	2c00      	cmp	r4, #0
 800d986:	f040 8084 	bne.w	800da92 <_dtoa_r+0x4da>
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d1d2      	bne.n	800d934 <_dtoa_r+0x37c>
 800d98e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 808b 	beq.w	800daac <_dtoa_r+0x4f4>
 800d996:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d99a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d99e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	4b6f      	ldr	r3, [pc, #444]	; (800db64 <_dtoa_r+0x5ac>)
 800d9a6:	f7f3 f879 	bl	8000a9c <__aeabi_dcmplt>
 800d9aa:	2800      	cmp	r0, #0
 800d9ac:	d07e      	beq.n	800daac <_dtoa_r+0x4f4>
 800d9ae:	9b08      	ldr	r3, [sp, #32]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d07b      	beq.n	800daac <_dtoa_r+0x4f4>
 800d9b4:	f1b9 0f00 	cmp.w	r9, #0
 800d9b8:	dd38      	ble.n	800da2c <_dtoa_r+0x474>
 800d9ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d9be:	2200      	movs	r2, #0
 800d9c0:	4b69      	ldr	r3, [pc, #420]	; (800db68 <_dtoa_r+0x5b0>)
 800d9c2:	f7f2 fdf9 	bl	80005b8 <__aeabi_dmul>
 800d9c6:	464c      	mov	r4, r9
 800d9c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9cc:	f10a 38ff 	add.w	r8, sl, #4294967295
 800d9d0:	3701      	adds	r7, #1
 800d9d2:	4638      	mov	r0, r7
 800d9d4:	f7f2 fd86 	bl	80004e4 <__aeabi_i2d>
 800d9d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9dc:	f7f2 fdec 	bl	80005b8 <__aeabi_dmul>
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	4b62      	ldr	r3, [pc, #392]	; (800db6c <_dtoa_r+0x5b4>)
 800d9e4:	f7f2 fc32 	bl	800024c <__adddf3>
 800d9e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d9ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d9f0:	9611      	str	r6, [sp, #68]	; 0x44
 800d9f2:	2c00      	cmp	r4, #0
 800d9f4:	d15d      	bne.n	800dab2 <_dtoa_r+0x4fa>
 800d9f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	4b5c      	ldr	r3, [pc, #368]	; (800db70 <_dtoa_r+0x5b8>)
 800d9fe:	f7f2 fc23 	bl	8000248 <__aeabi_dsub>
 800da02:	4602      	mov	r2, r0
 800da04:	460b      	mov	r3, r1
 800da06:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800da0a:	4633      	mov	r3, r6
 800da0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da0e:	f7f3 f863 	bl	8000ad8 <__aeabi_dcmpgt>
 800da12:	2800      	cmp	r0, #0
 800da14:	f040 829c 	bne.w	800df50 <_dtoa_r+0x998>
 800da18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da1e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800da22:	f7f3 f83b 	bl	8000a9c <__aeabi_dcmplt>
 800da26:	2800      	cmp	r0, #0
 800da28:	f040 8290 	bne.w	800df4c <_dtoa_r+0x994>
 800da2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800da30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800da34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800da36:	2b00      	cmp	r3, #0
 800da38:	f2c0 8152 	blt.w	800dce0 <_dtoa_r+0x728>
 800da3c:	f1ba 0f0e 	cmp.w	sl, #14
 800da40:	f300 814e 	bgt.w	800dce0 <_dtoa_r+0x728>
 800da44:	4b45      	ldr	r3, [pc, #276]	; (800db5c <_dtoa_r+0x5a4>)
 800da46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800da4a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800da4e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800da52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800da54:	2b00      	cmp	r3, #0
 800da56:	f280 80db 	bge.w	800dc10 <_dtoa_r+0x658>
 800da5a:	9b08      	ldr	r3, [sp, #32]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	f300 80d7 	bgt.w	800dc10 <_dtoa_r+0x658>
 800da62:	f040 8272 	bne.w	800df4a <_dtoa_r+0x992>
 800da66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da6a:	2200      	movs	r2, #0
 800da6c:	4b40      	ldr	r3, [pc, #256]	; (800db70 <_dtoa_r+0x5b8>)
 800da6e:	f7f2 fda3 	bl	80005b8 <__aeabi_dmul>
 800da72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da76:	f7f3 f825 	bl	8000ac4 <__aeabi_dcmpge>
 800da7a:	9c08      	ldr	r4, [sp, #32]
 800da7c:	4626      	mov	r6, r4
 800da7e:	2800      	cmp	r0, #0
 800da80:	f040 8248 	bne.w	800df14 <_dtoa_r+0x95c>
 800da84:	2331      	movs	r3, #49	; 0x31
 800da86:	9f03      	ldr	r7, [sp, #12]
 800da88:	f10a 0a01 	add.w	sl, sl, #1
 800da8c:	f807 3b01 	strb.w	r3, [r7], #1
 800da90:	e244      	b.n	800df1c <_dtoa_r+0x964>
 800da92:	07e2      	lsls	r2, r4, #31
 800da94:	d505      	bpl.n	800daa2 <_dtoa_r+0x4ea>
 800da96:	e9d6 2300 	ldrd	r2, r3, [r6]
 800da9a:	f7f2 fd8d 	bl	80005b8 <__aeabi_dmul>
 800da9e:	2301      	movs	r3, #1
 800daa0:	3701      	adds	r7, #1
 800daa2:	1064      	asrs	r4, r4, #1
 800daa4:	3608      	adds	r6, #8
 800daa6:	e76d      	b.n	800d984 <_dtoa_r+0x3cc>
 800daa8:	2702      	movs	r7, #2
 800daaa:	e770      	b.n	800d98e <_dtoa_r+0x3d6>
 800daac:	46d0      	mov	r8, sl
 800daae:	9c08      	ldr	r4, [sp, #32]
 800dab0:	e78f      	b.n	800d9d2 <_dtoa_r+0x41a>
 800dab2:	9903      	ldr	r1, [sp, #12]
 800dab4:	4b29      	ldr	r3, [pc, #164]	; (800db5c <_dtoa_r+0x5a4>)
 800dab6:	4421      	add	r1, r4
 800dab8:	9112      	str	r1, [sp, #72]	; 0x48
 800daba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dabc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dac0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800dac4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dac8:	2900      	cmp	r1, #0
 800daca:	d055      	beq.n	800db78 <_dtoa_r+0x5c0>
 800dacc:	2000      	movs	r0, #0
 800dace:	4929      	ldr	r1, [pc, #164]	; (800db74 <_dtoa_r+0x5bc>)
 800dad0:	f7f2 fe9c 	bl	800080c <__aeabi_ddiv>
 800dad4:	463b      	mov	r3, r7
 800dad6:	4632      	mov	r2, r6
 800dad8:	f7f2 fbb6 	bl	8000248 <__aeabi_dsub>
 800dadc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dae0:	9f03      	ldr	r7, [sp, #12]
 800dae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dae6:	f7f3 f817 	bl	8000b18 <__aeabi_d2iz>
 800daea:	4604      	mov	r4, r0
 800daec:	f7f2 fcfa 	bl	80004e4 <__aeabi_i2d>
 800daf0:	4602      	mov	r2, r0
 800daf2:	460b      	mov	r3, r1
 800daf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800daf8:	f7f2 fba6 	bl	8000248 <__aeabi_dsub>
 800dafc:	4602      	mov	r2, r0
 800dafe:	460b      	mov	r3, r1
 800db00:	3430      	adds	r4, #48	; 0x30
 800db02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800db0a:	f807 4b01 	strb.w	r4, [r7], #1
 800db0e:	f7f2 ffc5 	bl	8000a9c <__aeabi_dcmplt>
 800db12:	2800      	cmp	r0, #0
 800db14:	d174      	bne.n	800dc00 <_dtoa_r+0x648>
 800db16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db1a:	2000      	movs	r0, #0
 800db1c:	4911      	ldr	r1, [pc, #68]	; (800db64 <_dtoa_r+0x5ac>)
 800db1e:	f7f2 fb93 	bl	8000248 <__aeabi_dsub>
 800db22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800db26:	f7f2 ffb9 	bl	8000a9c <__aeabi_dcmplt>
 800db2a:	2800      	cmp	r0, #0
 800db2c:	f040 80b7 	bne.w	800dc9e <_dtoa_r+0x6e6>
 800db30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db32:	429f      	cmp	r7, r3
 800db34:	f43f af7a 	beq.w	800da2c <_dtoa_r+0x474>
 800db38:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800db3c:	2200      	movs	r2, #0
 800db3e:	4b0a      	ldr	r3, [pc, #40]	; (800db68 <_dtoa_r+0x5b0>)
 800db40:	f7f2 fd3a 	bl	80005b8 <__aeabi_dmul>
 800db44:	2200      	movs	r2, #0
 800db46:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800db4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db4e:	4b06      	ldr	r3, [pc, #24]	; (800db68 <_dtoa_r+0x5b0>)
 800db50:	f7f2 fd32 	bl	80005b8 <__aeabi_dmul>
 800db54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db58:	e7c3      	b.n	800dae2 <_dtoa_r+0x52a>
 800db5a:	bf00      	nop
 800db5c:	08011ed8 	.word	0x08011ed8
 800db60:	08011eb0 	.word	0x08011eb0
 800db64:	3ff00000 	.word	0x3ff00000
 800db68:	40240000 	.word	0x40240000
 800db6c:	401c0000 	.word	0x401c0000
 800db70:	40140000 	.word	0x40140000
 800db74:	3fe00000 	.word	0x3fe00000
 800db78:	4630      	mov	r0, r6
 800db7a:	4639      	mov	r1, r7
 800db7c:	f7f2 fd1c 	bl	80005b8 <__aeabi_dmul>
 800db80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db82:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800db86:	9c03      	ldr	r4, [sp, #12]
 800db88:	9314      	str	r3, [sp, #80]	; 0x50
 800db8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db8e:	f7f2 ffc3 	bl	8000b18 <__aeabi_d2iz>
 800db92:	9015      	str	r0, [sp, #84]	; 0x54
 800db94:	f7f2 fca6 	bl	80004e4 <__aeabi_i2d>
 800db98:	4602      	mov	r2, r0
 800db9a:	460b      	mov	r3, r1
 800db9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dba0:	f7f2 fb52 	bl	8000248 <__aeabi_dsub>
 800dba4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dba6:	4606      	mov	r6, r0
 800dba8:	3330      	adds	r3, #48	; 0x30
 800dbaa:	f804 3b01 	strb.w	r3, [r4], #1
 800dbae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dbb0:	460f      	mov	r7, r1
 800dbb2:	429c      	cmp	r4, r3
 800dbb4:	f04f 0200 	mov.w	r2, #0
 800dbb8:	d124      	bne.n	800dc04 <_dtoa_r+0x64c>
 800dbba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dbbe:	4bb0      	ldr	r3, [pc, #704]	; (800de80 <_dtoa_r+0x8c8>)
 800dbc0:	f7f2 fb44 	bl	800024c <__adddf3>
 800dbc4:	4602      	mov	r2, r0
 800dbc6:	460b      	mov	r3, r1
 800dbc8:	4630      	mov	r0, r6
 800dbca:	4639      	mov	r1, r7
 800dbcc:	f7f2 ff84 	bl	8000ad8 <__aeabi_dcmpgt>
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	d163      	bne.n	800dc9c <_dtoa_r+0x6e4>
 800dbd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dbd8:	2000      	movs	r0, #0
 800dbda:	49a9      	ldr	r1, [pc, #676]	; (800de80 <_dtoa_r+0x8c8>)
 800dbdc:	f7f2 fb34 	bl	8000248 <__aeabi_dsub>
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	4630      	mov	r0, r6
 800dbe6:	4639      	mov	r1, r7
 800dbe8:	f7f2 ff58 	bl	8000a9c <__aeabi_dcmplt>
 800dbec:	2800      	cmp	r0, #0
 800dbee:	f43f af1d 	beq.w	800da2c <_dtoa_r+0x474>
 800dbf2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dbf4:	1e7b      	subs	r3, r7, #1
 800dbf6:	9314      	str	r3, [sp, #80]	; 0x50
 800dbf8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800dbfc:	2b30      	cmp	r3, #48	; 0x30
 800dbfe:	d0f8      	beq.n	800dbf2 <_dtoa_r+0x63a>
 800dc00:	46c2      	mov	sl, r8
 800dc02:	e03b      	b.n	800dc7c <_dtoa_r+0x6c4>
 800dc04:	4b9f      	ldr	r3, [pc, #636]	; (800de84 <_dtoa_r+0x8cc>)
 800dc06:	f7f2 fcd7 	bl	80005b8 <__aeabi_dmul>
 800dc0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc0e:	e7bc      	b.n	800db8a <_dtoa_r+0x5d2>
 800dc10:	9f03      	ldr	r7, [sp, #12]
 800dc12:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800dc16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc1a:	4640      	mov	r0, r8
 800dc1c:	4649      	mov	r1, r9
 800dc1e:	f7f2 fdf5 	bl	800080c <__aeabi_ddiv>
 800dc22:	f7f2 ff79 	bl	8000b18 <__aeabi_d2iz>
 800dc26:	4604      	mov	r4, r0
 800dc28:	f7f2 fc5c 	bl	80004e4 <__aeabi_i2d>
 800dc2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc30:	f7f2 fcc2 	bl	80005b8 <__aeabi_dmul>
 800dc34:	4602      	mov	r2, r0
 800dc36:	460b      	mov	r3, r1
 800dc38:	4640      	mov	r0, r8
 800dc3a:	4649      	mov	r1, r9
 800dc3c:	f7f2 fb04 	bl	8000248 <__aeabi_dsub>
 800dc40:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800dc44:	f807 6b01 	strb.w	r6, [r7], #1
 800dc48:	9e03      	ldr	r6, [sp, #12]
 800dc4a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800dc4e:	1bbe      	subs	r6, r7, r6
 800dc50:	45b4      	cmp	ip, r6
 800dc52:	4602      	mov	r2, r0
 800dc54:	460b      	mov	r3, r1
 800dc56:	d136      	bne.n	800dcc6 <_dtoa_r+0x70e>
 800dc58:	f7f2 faf8 	bl	800024c <__adddf3>
 800dc5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc60:	4680      	mov	r8, r0
 800dc62:	4689      	mov	r9, r1
 800dc64:	f7f2 ff38 	bl	8000ad8 <__aeabi_dcmpgt>
 800dc68:	bb58      	cbnz	r0, 800dcc2 <_dtoa_r+0x70a>
 800dc6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc6e:	4640      	mov	r0, r8
 800dc70:	4649      	mov	r1, r9
 800dc72:	f7f2 ff09 	bl	8000a88 <__aeabi_dcmpeq>
 800dc76:	b108      	cbz	r0, 800dc7c <_dtoa_r+0x6c4>
 800dc78:	07e1      	lsls	r1, r4, #31
 800dc7a:	d422      	bmi.n	800dcc2 <_dtoa_r+0x70a>
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	4659      	mov	r1, fp
 800dc80:	f000 fe5a 	bl	800e938 <_Bfree>
 800dc84:	2300      	movs	r3, #0
 800dc86:	703b      	strb	r3, [r7, #0]
 800dc88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800dc8a:	f10a 0001 	add.w	r0, sl, #1
 800dc8e:	6018      	str	r0, [r3, #0]
 800dc90:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	f43f acde 	beq.w	800d654 <_dtoa_r+0x9c>
 800dc98:	601f      	str	r7, [r3, #0]
 800dc9a:	e4db      	b.n	800d654 <_dtoa_r+0x9c>
 800dc9c:	4627      	mov	r7, r4
 800dc9e:	463b      	mov	r3, r7
 800dca0:	461f      	mov	r7, r3
 800dca2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dca6:	2a39      	cmp	r2, #57	; 0x39
 800dca8:	d107      	bne.n	800dcba <_dtoa_r+0x702>
 800dcaa:	9a03      	ldr	r2, [sp, #12]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d1f7      	bne.n	800dca0 <_dtoa_r+0x6e8>
 800dcb0:	2230      	movs	r2, #48	; 0x30
 800dcb2:	9903      	ldr	r1, [sp, #12]
 800dcb4:	f108 0801 	add.w	r8, r8, #1
 800dcb8:	700a      	strb	r2, [r1, #0]
 800dcba:	781a      	ldrb	r2, [r3, #0]
 800dcbc:	3201      	adds	r2, #1
 800dcbe:	701a      	strb	r2, [r3, #0]
 800dcc0:	e79e      	b.n	800dc00 <_dtoa_r+0x648>
 800dcc2:	46d0      	mov	r8, sl
 800dcc4:	e7eb      	b.n	800dc9e <_dtoa_r+0x6e6>
 800dcc6:	2200      	movs	r2, #0
 800dcc8:	4b6e      	ldr	r3, [pc, #440]	; (800de84 <_dtoa_r+0x8cc>)
 800dcca:	f7f2 fc75 	bl	80005b8 <__aeabi_dmul>
 800dcce:	2200      	movs	r2, #0
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	4680      	mov	r8, r0
 800dcd4:	4689      	mov	r9, r1
 800dcd6:	f7f2 fed7 	bl	8000a88 <__aeabi_dcmpeq>
 800dcda:	2800      	cmp	r0, #0
 800dcdc:	d09b      	beq.n	800dc16 <_dtoa_r+0x65e>
 800dcde:	e7cd      	b.n	800dc7c <_dtoa_r+0x6c4>
 800dce0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dce2:	2a00      	cmp	r2, #0
 800dce4:	f000 80d0 	beq.w	800de88 <_dtoa_r+0x8d0>
 800dce8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800dcea:	2a01      	cmp	r2, #1
 800dcec:	f300 80ae 	bgt.w	800de4c <_dtoa_r+0x894>
 800dcf0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dcf2:	2a00      	cmp	r2, #0
 800dcf4:	f000 80a6 	beq.w	800de44 <_dtoa_r+0x88c>
 800dcf8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dcfc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dcfe:	9f06      	ldr	r7, [sp, #24]
 800dd00:	9a06      	ldr	r2, [sp, #24]
 800dd02:	2101      	movs	r1, #1
 800dd04:	441a      	add	r2, r3
 800dd06:	9206      	str	r2, [sp, #24]
 800dd08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd0a:	4628      	mov	r0, r5
 800dd0c:	441a      	add	r2, r3
 800dd0e:	9209      	str	r2, [sp, #36]	; 0x24
 800dd10:	f000 ff12 	bl	800eb38 <__i2b>
 800dd14:	4606      	mov	r6, r0
 800dd16:	2f00      	cmp	r7, #0
 800dd18:	dd0c      	ble.n	800dd34 <_dtoa_r+0x77c>
 800dd1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	dd09      	ble.n	800dd34 <_dtoa_r+0x77c>
 800dd20:	42bb      	cmp	r3, r7
 800dd22:	bfa8      	it	ge
 800dd24:	463b      	movge	r3, r7
 800dd26:	9a06      	ldr	r2, [sp, #24]
 800dd28:	1aff      	subs	r7, r7, r3
 800dd2a:	1ad2      	subs	r2, r2, r3
 800dd2c:	9206      	str	r2, [sp, #24]
 800dd2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd30:	1ad3      	subs	r3, r2, r3
 800dd32:	9309      	str	r3, [sp, #36]	; 0x24
 800dd34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd36:	b1f3      	cbz	r3, 800dd76 <_dtoa_r+0x7be>
 800dd38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	f000 80a8 	beq.w	800de90 <_dtoa_r+0x8d8>
 800dd40:	2c00      	cmp	r4, #0
 800dd42:	dd10      	ble.n	800dd66 <_dtoa_r+0x7ae>
 800dd44:	4631      	mov	r1, r6
 800dd46:	4622      	mov	r2, r4
 800dd48:	4628      	mov	r0, r5
 800dd4a:	f000 ffb3 	bl	800ecb4 <__pow5mult>
 800dd4e:	465a      	mov	r2, fp
 800dd50:	4601      	mov	r1, r0
 800dd52:	4606      	mov	r6, r0
 800dd54:	4628      	mov	r0, r5
 800dd56:	f000 ff05 	bl	800eb64 <__multiply>
 800dd5a:	4680      	mov	r8, r0
 800dd5c:	4659      	mov	r1, fp
 800dd5e:	4628      	mov	r0, r5
 800dd60:	f000 fdea 	bl	800e938 <_Bfree>
 800dd64:	46c3      	mov	fp, r8
 800dd66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd68:	1b1a      	subs	r2, r3, r4
 800dd6a:	d004      	beq.n	800dd76 <_dtoa_r+0x7be>
 800dd6c:	4659      	mov	r1, fp
 800dd6e:	4628      	mov	r0, r5
 800dd70:	f000 ffa0 	bl	800ecb4 <__pow5mult>
 800dd74:	4683      	mov	fp, r0
 800dd76:	2101      	movs	r1, #1
 800dd78:	4628      	mov	r0, r5
 800dd7a:	f000 fedd 	bl	800eb38 <__i2b>
 800dd7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd80:	4604      	mov	r4, r0
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	f340 8086 	ble.w	800de94 <_dtoa_r+0x8dc>
 800dd88:	461a      	mov	r2, r3
 800dd8a:	4601      	mov	r1, r0
 800dd8c:	4628      	mov	r0, r5
 800dd8e:	f000 ff91 	bl	800ecb4 <__pow5mult>
 800dd92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd94:	4604      	mov	r4, r0
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	dd7f      	ble.n	800de9a <_dtoa_r+0x8e2>
 800dd9a:	f04f 0800 	mov.w	r8, #0
 800dd9e:	6923      	ldr	r3, [r4, #16]
 800dda0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dda4:	6918      	ldr	r0, [r3, #16]
 800dda6:	f000 fe79 	bl	800ea9c <__hi0bits>
 800ddaa:	f1c0 0020 	rsb	r0, r0, #32
 800ddae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddb0:	4418      	add	r0, r3
 800ddb2:	f010 001f 	ands.w	r0, r0, #31
 800ddb6:	f000 8092 	beq.w	800dede <_dtoa_r+0x926>
 800ddba:	f1c0 0320 	rsb	r3, r0, #32
 800ddbe:	2b04      	cmp	r3, #4
 800ddc0:	f340 808a 	ble.w	800ded8 <_dtoa_r+0x920>
 800ddc4:	f1c0 001c 	rsb	r0, r0, #28
 800ddc8:	9b06      	ldr	r3, [sp, #24]
 800ddca:	4407      	add	r7, r0
 800ddcc:	4403      	add	r3, r0
 800ddce:	9306      	str	r3, [sp, #24]
 800ddd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddd2:	4403      	add	r3, r0
 800ddd4:	9309      	str	r3, [sp, #36]	; 0x24
 800ddd6:	9b06      	ldr	r3, [sp, #24]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	dd05      	ble.n	800dde8 <_dtoa_r+0x830>
 800dddc:	4659      	mov	r1, fp
 800ddde:	461a      	mov	r2, r3
 800dde0:	4628      	mov	r0, r5
 800dde2:	f000 ffc1 	bl	800ed68 <__lshift>
 800dde6:	4683      	mov	fp, r0
 800dde8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	dd05      	ble.n	800ddfa <_dtoa_r+0x842>
 800ddee:	4621      	mov	r1, r4
 800ddf0:	461a      	mov	r2, r3
 800ddf2:	4628      	mov	r0, r5
 800ddf4:	f000 ffb8 	bl	800ed68 <__lshift>
 800ddf8:	4604      	mov	r4, r0
 800ddfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d070      	beq.n	800dee2 <_dtoa_r+0x92a>
 800de00:	4621      	mov	r1, r4
 800de02:	4658      	mov	r0, fp
 800de04:	f001 f820 	bl	800ee48 <__mcmp>
 800de08:	2800      	cmp	r0, #0
 800de0a:	da6a      	bge.n	800dee2 <_dtoa_r+0x92a>
 800de0c:	2300      	movs	r3, #0
 800de0e:	4659      	mov	r1, fp
 800de10:	220a      	movs	r2, #10
 800de12:	4628      	mov	r0, r5
 800de14:	f000 fdb2 	bl	800e97c <__multadd>
 800de18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de1a:	4683      	mov	fp, r0
 800de1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de20:	2b00      	cmp	r3, #0
 800de22:	f000 8194 	beq.w	800e14e <_dtoa_r+0xb96>
 800de26:	4631      	mov	r1, r6
 800de28:	2300      	movs	r3, #0
 800de2a:	220a      	movs	r2, #10
 800de2c:	4628      	mov	r0, r5
 800de2e:	f000 fda5 	bl	800e97c <__multadd>
 800de32:	f1b9 0f00 	cmp.w	r9, #0
 800de36:	4606      	mov	r6, r0
 800de38:	f300 8093 	bgt.w	800df62 <_dtoa_r+0x9aa>
 800de3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de3e:	2b02      	cmp	r3, #2
 800de40:	dc57      	bgt.n	800def2 <_dtoa_r+0x93a>
 800de42:	e08e      	b.n	800df62 <_dtoa_r+0x9aa>
 800de44:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800de46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800de4a:	e757      	b.n	800dcfc <_dtoa_r+0x744>
 800de4c:	9b08      	ldr	r3, [sp, #32]
 800de4e:	1e5c      	subs	r4, r3, #1
 800de50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de52:	42a3      	cmp	r3, r4
 800de54:	bfb7      	itett	lt
 800de56:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800de58:	1b1c      	subge	r4, r3, r4
 800de5a:	1ae2      	sublt	r2, r4, r3
 800de5c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800de5e:	bfbe      	ittt	lt
 800de60:	940a      	strlt	r4, [sp, #40]	; 0x28
 800de62:	189b      	addlt	r3, r3, r2
 800de64:	930e      	strlt	r3, [sp, #56]	; 0x38
 800de66:	9b08      	ldr	r3, [sp, #32]
 800de68:	bfb8      	it	lt
 800de6a:	2400      	movlt	r4, #0
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	bfbb      	ittet	lt
 800de70:	9b06      	ldrlt	r3, [sp, #24]
 800de72:	9a08      	ldrlt	r2, [sp, #32]
 800de74:	9f06      	ldrge	r7, [sp, #24]
 800de76:	1a9f      	sublt	r7, r3, r2
 800de78:	bfac      	ite	ge
 800de7a:	9b08      	ldrge	r3, [sp, #32]
 800de7c:	2300      	movlt	r3, #0
 800de7e:	e73f      	b.n	800dd00 <_dtoa_r+0x748>
 800de80:	3fe00000 	.word	0x3fe00000
 800de84:	40240000 	.word	0x40240000
 800de88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800de8a:	9f06      	ldr	r7, [sp, #24]
 800de8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800de8e:	e742      	b.n	800dd16 <_dtoa_r+0x75e>
 800de90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de92:	e76b      	b.n	800dd6c <_dtoa_r+0x7b4>
 800de94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de96:	2b01      	cmp	r3, #1
 800de98:	dc19      	bgt.n	800dece <_dtoa_r+0x916>
 800de9a:	9b04      	ldr	r3, [sp, #16]
 800de9c:	b9bb      	cbnz	r3, 800dece <_dtoa_r+0x916>
 800de9e:	9b05      	ldr	r3, [sp, #20]
 800dea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dea4:	b99b      	cbnz	r3, 800dece <_dtoa_r+0x916>
 800dea6:	9b05      	ldr	r3, [sp, #20]
 800dea8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800deac:	0d1b      	lsrs	r3, r3, #20
 800deae:	051b      	lsls	r3, r3, #20
 800deb0:	b183      	cbz	r3, 800ded4 <_dtoa_r+0x91c>
 800deb2:	f04f 0801 	mov.w	r8, #1
 800deb6:	9b06      	ldr	r3, [sp, #24]
 800deb8:	3301      	adds	r3, #1
 800deba:	9306      	str	r3, [sp, #24]
 800debc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800debe:	3301      	adds	r3, #1
 800dec0:	9309      	str	r3, [sp, #36]	; 0x24
 800dec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	f47f af6a 	bne.w	800dd9e <_dtoa_r+0x7e6>
 800deca:	2001      	movs	r0, #1
 800decc:	e76f      	b.n	800ddae <_dtoa_r+0x7f6>
 800dece:	f04f 0800 	mov.w	r8, #0
 800ded2:	e7f6      	b.n	800dec2 <_dtoa_r+0x90a>
 800ded4:	4698      	mov	r8, r3
 800ded6:	e7f4      	b.n	800dec2 <_dtoa_r+0x90a>
 800ded8:	f43f af7d 	beq.w	800ddd6 <_dtoa_r+0x81e>
 800dedc:	4618      	mov	r0, r3
 800dede:	301c      	adds	r0, #28
 800dee0:	e772      	b.n	800ddc8 <_dtoa_r+0x810>
 800dee2:	9b08      	ldr	r3, [sp, #32]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	dc36      	bgt.n	800df56 <_dtoa_r+0x99e>
 800dee8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800deea:	2b02      	cmp	r3, #2
 800deec:	dd33      	ble.n	800df56 <_dtoa_r+0x99e>
 800deee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800def2:	f1b9 0f00 	cmp.w	r9, #0
 800def6:	d10d      	bne.n	800df14 <_dtoa_r+0x95c>
 800def8:	4621      	mov	r1, r4
 800defa:	464b      	mov	r3, r9
 800defc:	2205      	movs	r2, #5
 800defe:	4628      	mov	r0, r5
 800df00:	f000 fd3c 	bl	800e97c <__multadd>
 800df04:	4601      	mov	r1, r0
 800df06:	4604      	mov	r4, r0
 800df08:	4658      	mov	r0, fp
 800df0a:	f000 ff9d 	bl	800ee48 <__mcmp>
 800df0e:	2800      	cmp	r0, #0
 800df10:	f73f adb8 	bgt.w	800da84 <_dtoa_r+0x4cc>
 800df14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800df16:	9f03      	ldr	r7, [sp, #12]
 800df18:	ea6f 0a03 	mvn.w	sl, r3
 800df1c:	f04f 0800 	mov.w	r8, #0
 800df20:	4621      	mov	r1, r4
 800df22:	4628      	mov	r0, r5
 800df24:	f000 fd08 	bl	800e938 <_Bfree>
 800df28:	2e00      	cmp	r6, #0
 800df2a:	f43f aea7 	beq.w	800dc7c <_dtoa_r+0x6c4>
 800df2e:	f1b8 0f00 	cmp.w	r8, #0
 800df32:	d005      	beq.n	800df40 <_dtoa_r+0x988>
 800df34:	45b0      	cmp	r8, r6
 800df36:	d003      	beq.n	800df40 <_dtoa_r+0x988>
 800df38:	4641      	mov	r1, r8
 800df3a:	4628      	mov	r0, r5
 800df3c:	f000 fcfc 	bl	800e938 <_Bfree>
 800df40:	4631      	mov	r1, r6
 800df42:	4628      	mov	r0, r5
 800df44:	f000 fcf8 	bl	800e938 <_Bfree>
 800df48:	e698      	b.n	800dc7c <_dtoa_r+0x6c4>
 800df4a:	2400      	movs	r4, #0
 800df4c:	4626      	mov	r6, r4
 800df4e:	e7e1      	b.n	800df14 <_dtoa_r+0x95c>
 800df50:	46c2      	mov	sl, r8
 800df52:	4626      	mov	r6, r4
 800df54:	e596      	b.n	800da84 <_dtoa_r+0x4cc>
 800df56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	f000 80fd 	beq.w	800e15c <_dtoa_r+0xba4>
 800df62:	2f00      	cmp	r7, #0
 800df64:	dd05      	ble.n	800df72 <_dtoa_r+0x9ba>
 800df66:	4631      	mov	r1, r6
 800df68:	463a      	mov	r2, r7
 800df6a:	4628      	mov	r0, r5
 800df6c:	f000 fefc 	bl	800ed68 <__lshift>
 800df70:	4606      	mov	r6, r0
 800df72:	f1b8 0f00 	cmp.w	r8, #0
 800df76:	d05c      	beq.n	800e032 <_dtoa_r+0xa7a>
 800df78:	4628      	mov	r0, r5
 800df7a:	6871      	ldr	r1, [r6, #4]
 800df7c:	f000 fc9c 	bl	800e8b8 <_Balloc>
 800df80:	4607      	mov	r7, r0
 800df82:	b928      	cbnz	r0, 800df90 <_dtoa_r+0x9d8>
 800df84:	4602      	mov	r2, r0
 800df86:	f240 21ea 	movw	r1, #746	; 0x2ea
 800df8a:	4b7f      	ldr	r3, [pc, #508]	; (800e188 <_dtoa_r+0xbd0>)
 800df8c:	f7ff bb28 	b.w	800d5e0 <_dtoa_r+0x28>
 800df90:	6932      	ldr	r2, [r6, #16]
 800df92:	f106 010c 	add.w	r1, r6, #12
 800df96:	3202      	adds	r2, #2
 800df98:	0092      	lsls	r2, r2, #2
 800df9a:	300c      	adds	r0, #12
 800df9c:	f7fd fd48 	bl	800ba30 <memcpy>
 800dfa0:	2201      	movs	r2, #1
 800dfa2:	4639      	mov	r1, r7
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	f000 fedf 	bl	800ed68 <__lshift>
 800dfaa:	46b0      	mov	r8, r6
 800dfac:	4606      	mov	r6, r0
 800dfae:	9b03      	ldr	r3, [sp, #12]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	9308      	str	r3, [sp, #32]
 800dfb4:	9b03      	ldr	r3, [sp, #12]
 800dfb6:	444b      	add	r3, r9
 800dfb8:	930a      	str	r3, [sp, #40]	; 0x28
 800dfba:	9b04      	ldr	r3, [sp, #16]
 800dfbc:	f003 0301 	and.w	r3, r3, #1
 800dfc0:	9309      	str	r3, [sp, #36]	; 0x24
 800dfc2:	9b08      	ldr	r3, [sp, #32]
 800dfc4:	4621      	mov	r1, r4
 800dfc6:	3b01      	subs	r3, #1
 800dfc8:	4658      	mov	r0, fp
 800dfca:	9304      	str	r3, [sp, #16]
 800dfcc:	f7ff fa68 	bl	800d4a0 <quorem>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	4641      	mov	r1, r8
 800dfd4:	3330      	adds	r3, #48	; 0x30
 800dfd6:	9006      	str	r0, [sp, #24]
 800dfd8:	4658      	mov	r0, fp
 800dfda:	930b      	str	r3, [sp, #44]	; 0x2c
 800dfdc:	f000 ff34 	bl	800ee48 <__mcmp>
 800dfe0:	4632      	mov	r2, r6
 800dfe2:	4681      	mov	r9, r0
 800dfe4:	4621      	mov	r1, r4
 800dfe6:	4628      	mov	r0, r5
 800dfe8:	f000 ff4a 	bl	800ee80 <__mdiff>
 800dfec:	68c2      	ldr	r2, [r0, #12]
 800dfee:	4607      	mov	r7, r0
 800dff0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dff2:	bb02      	cbnz	r2, 800e036 <_dtoa_r+0xa7e>
 800dff4:	4601      	mov	r1, r0
 800dff6:	4658      	mov	r0, fp
 800dff8:	f000 ff26 	bl	800ee48 <__mcmp>
 800dffc:	4602      	mov	r2, r0
 800dffe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e000:	4639      	mov	r1, r7
 800e002:	4628      	mov	r0, r5
 800e004:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800e008:	f000 fc96 	bl	800e938 <_Bfree>
 800e00c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e00e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e010:	9f08      	ldr	r7, [sp, #32]
 800e012:	ea43 0102 	orr.w	r1, r3, r2
 800e016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e018:	430b      	orrs	r3, r1
 800e01a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e01c:	d10d      	bne.n	800e03a <_dtoa_r+0xa82>
 800e01e:	2b39      	cmp	r3, #57	; 0x39
 800e020:	d029      	beq.n	800e076 <_dtoa_r+0xabe>
 800e022:	f1b9 0f00 	cmp.w	r9, #0
 800e026:	dd01      	ble.n	800e02c <_dtoa_r+0xa74>
 800e028:	9b06      	ldr	r3, [sp, #24]
 800e02a:	3331      	adds	r3, #49	; 0x31
 800e02c:	9a04      	ldr	r2, [sp, #16]
 800e02e:	7013      	strb	r3, [r2, #0]
 800e030:	e776      	b.n	800df20 <_dtoa_r+0x968>
 800e032:	4630      	mov	r0, r6
 800e034:	e7b9      	b.n	800dfaa <_dtoa_r+0x9f2>
 800e036:	2201      	movs	r2, #1
 800e038:	e7e2      	b.n	800e000 <_dtoa_r+0xa48>
 800e03a:	f1b9 0f00 	cmp.w	r9, #0
 800e03e:	db06      	blt.n	800e04e <_dtoa_r+0xa96>
 800e040:	9922      	ldr	r1, [sp, #136]	; 0x88
 800e042:	ea41 0909 	orr.w	r9, r1, r9
 800e046:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e048:	ea59 0101 	orrs.w	r1, r9, r1
 800e04c:	d120      	bne.n	800e090 <_dtoa_r+0xad8>
 800e04e:	2a00      	cmp	r2, #0
 800e050:	ddec      	ble.n	800e02c <_dtoa_r+0xa74>
 800e052:	4659      	mov	r1, fp
 800e054:	2201      	movs	r2, #1
 800e056:	4628      	mov	r0, r5
 800e058:	9308      	str	r3, [sp, #32]
 800e05a:	f000 fe85 	bl	800ed68 <__lshift>
 800e05e:	4621      	mov	r1, r4
 800e060:	4683      	mov	fp, r0
 800e062:	f000 fef1 	bl	800ee48 <__mcmp>
 800e066:	2800      	cmp	r0, #0
 800e068:	9b08      	ldr	r3, [sp, #32]
 800e06a:	dc02      	bgt.n	800e072 <_dtoa_r+0xaba>
 800e06c:	d1de      	bne.n	800e02c <_dtoa_r+0xa74>
 800e06e:	07da      	lsls	r2, r3, #31
 800e070:	d5dc      	bpl.n	800e02c <_dtoa_r+0xa74>
 800e072:	2b39      	cmp	r3, #57	; 0x39
 800e074:	d1d8      	bne.n	800e028 <_dtoa_r+0xa70>
 800e076:	2339      	movs	r3, #57	; 0x39
 800e078:	9a04      	ldr	r2, [sp, #16]
 800e07a:	7013      	strb	r3, [r2, #0]
 800e07c:	463b      	mov	r3, r7
 800e07e:	461f      	mov	r7, r3
 800e080:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800e084:	3b01      	subs	r3, #1
 800e086:	2a39      	cmp	r2, #57	; 0x39
 800e088:	d050      	beq.n	800e12c <_dtoa_r+0xb74>
 800e08a:	3201      	adds	r2, #1
 800e08c:	701a      	strb	r2, [r3, #0]
 800e08e:	e747      	b.n	800df20 <_dtoa_r+0x968>
 800e090:	2a00      	cmp	r2, #0
 800e092:	dd03      	ble.n	800e09c <_dtoa_r+0xae4>
 800e094:	2b39      	cmp	r3, #57	; 0x39
 800e096:	d0ee      	beq.n	800e076 <_dtoa_r+0xabe>
 800e098:	3301      	adds	r3, #1
 800e09a:	e7c7      	b.n	800e02c <_dtoa_r+0xa74>
 800e09c:	9a08      	ldr	r2, [sp, #32]
 800e09e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e0a0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e0a4:	428a      	cmp	r2, r1
 800e0a6:	d02a      	beq.n	800e0fe <_dtoa_r+0xb46>
 800e0a8:	4659      	mov	r1, fp
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	220a      	movs	r2, #10
 800e0ae:	4628      	mov	r0, r5
 800e0b0:	f000 fc64 	bl	800e97c <__multadd>
 800e0b4:	45b0      	cmp	r8, r6
 800e0b6:	4683      	mov	fp, r0
 800e0b8:	f04f 0300 	mov.w	r3, #0
 800e0bc:	f04f 020a 	mov.w	r2, #10
 800e0c0:	4641      	mov	r1, r8
 800e0c2:	4628      	mov	r0, r5
 800e0c4:	d107      	bne.n	800e0d6 <_dtoa_r+0xb1e>
 800e0c6:	f000 fc59 	bl	800e97c <__multadd>
 800e0ca:	4680      	mov	r8, r0
 800e0cc:	4606      	mov	r6, r0
 800e0ce:	9b08      	ldr	r3, [sp, #32]
 800e0d0:	3301      	adds	r3, #1
 800e0d2:	9308      	str	r3, [sp, #32]
 800e0d4:	e775      	b.n	800dfc2 <_dtoa_r+0xa0a>
 800e0d6:	f000 fc51 	bl	800e97c <__multadd>
 800e0da:	4631      	mov	r1, r6
 800e0dc:	4680      	mov	r8, r0
 800e0de:	2300      	movs	r3, #0
 800e0e0:	220a      	movs	r2, #10
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	f000 fc4a 	bl	800e97c <__multadd>
 800e0e8:	4606      	mov	r6, r0
 800e0ea:	e7f0      	b.n	800e0ce <_dtoa_r+0xb16>
 800e0ec:	f1b9 0f00 	cmp.w	r9, #0
 800e0f0:	bfcc      	ite	gt
 800e0f2:	464f      	movgt	r7, r9
 800e0f4:	2701      	movle	r7, #1
 800e0f6:	f04f 0800 	mov.w	r8, #0
 800e0fa:	9a03      	ldr	r2, [sp, #12]
 800e0fc:	4417      	add	r7, r2
 800e0fe:	4659      	mov	r1, fp
 800e100:	2201      	movs	r2, #1
 800e102:	4628      	mov	r0, r5
 800e104:	9308      	str	r3, [sp, #32]
 800e106:	f000 fe2f 	bl	800ed68 <__lshift>
 800e10a:	4621      	mov	r1, r4
 800e10c:	4683      	mov	fp, r0
 800e10e:	f000 fe9b 	bl	800ee48 <__mcmp>
 800e112:	2800      	cmp	r0, #0
 800e114:	dcb2      	bgt.n	800e07c <_dtoa_r+0xac4>
 800e116:	d102      	bne.n	800e11e <_dtoa_r+0xb66>
 800e118:	9b08      	ldr	r3, [sp, #32]
 800e11a:	07db      	lsls	r3, r3, #31
 800e11c:	d4ae      	bmi.n	800e07c <_dtoa_r+0xac4>
 800e11e:	463b      	mov	r3, r7
 800e120:	461f      	mov	r7, r3
 800e122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e126:	2a30      	cmp	r2, #48	; 0x30
 800e128:	d0fa      	beq.n	800e120 <_dtoa_r+0xb68>
 800e12a:	e6f9      	b.n	800df20 <_dtoa_r+0x968>
 800e12c:	9a03      	ldr	r2, [sp, #12]
 800e12e:	429a      	cmp	r2, r3
 800e130:	d1a5      	bne.n	800e07e <_dtoa_r+0xac6>
 800e132:	2331      	movs	r3, #49	; 0x31
 800e134:	f10a 0a01 	add.w	sl, sl, #1
 800e138:	e779      	b.n	800e02e <_dtoa_r+0xa76>
 800e13a:	4b14      	ldr	r3, [pc, #80]	; (800e18c <_dtoa_r+0xbd4>)
 800e13c:	f7ff baa8 	b.w	800d690 <_dtoa_r+0xd8>
 800e140:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e142:	2b00      	cmp	r3, #0
 800e144:	f47f aa81 	bne.w	800d64a <_dtoa_r+0x92>
 800e148:	4b11      	ldr	r3, [pc, #68]	; (800e190 <_dtoa_r+0xbd8>)
 800e14a:	f7ff baa1 	b.w	800d690 <_dtoa_r+0xd8>
 800e14e:	f1b9 0f00 	cmp.w	r9, #0
 800e152:	dc03      	bgt.n	800e15c <_dtoa_r+0xba4>
 800e154:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e156:	2b02      	cmp	r3, #2
 800e158:	f73f aecb 	bgt.w	800def2 <_dtoa_r+0x93a>
 800e15c:	9f03      	ldr	r7, [sp, #12]
 800e15e:	4621      	mov	r1, r4
 800e160:	4658      	mov	r0, fp
 800e162:	f7ff f99d 	bl	800d4a0 <quorem>
 800e166:	9a03      	ldr	r2, [sp, #12]
 800e168:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e16c:	f807 3b01 	strb.w	r3, [r7], #1
 800e170:	1aba      	subs	r2, r7, r2
 800e172:	4591      	cmp	r9, r2
 800e174:	ddba      	ble.n	800e0ec <_dtoa_r+0xb34>
 800e176:	4659      	mov	r1, fp
 800e178:	2300      	movs	r3, #0
 800e17a:	220a      	movs	r2, #10
 800e17c:	4628      	mov	r0, r5
 800e17e:	f000 fbfd 	bl	800e97c <__multadd>
 800e182:	4683      	mov	fp, r0
 800e184:	e7eb      	b.n	800e15e <_dtoa_r+0xba6>
 800e186:	bf00      	nop
 800e188:	08011dc8 	.word	0x08011dc8
 800e18c:	08011bc8 	.word	0x08011bc8
 800e190:	08011d49 	.word	0x08011d49

0800e194 <rshift>:
 800e194:	6903      	ldr	r3, [r0, #16]
 800e196:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e19a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e19e:	f100 0414 	add.w	r4, r0, #20
 800e1a2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e1a6:	dd46      	ble.n	800e236 <rshift+0xa2>
 800e1a8:	f011 011f 	ands.w	r1, r1, #31
 800e1ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e1b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e1b4:	d10c      	bne.n	800e1d0 <rshift+0x3c>
 800e1b6:	4629      	mov	r1, r5
 800e1b8:	f100 0710 	add.w	r7, r0, #16
 800e1bc:	42b1      	cmp	r1, r6
 800e1be:	d335      	bcc.n	800e22c <rshift+0x98>
 800e1c0:	1a9b      	subs	r3, r3, r2
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	1eea      	subs	r2, r5, #3
 800e1c6:	4296      	cmp	r6, r2
 800e1c8:	bf38      	it	cc
 800e1ca:	2300      	movcc	r3, #0
 800e1cc:	4423      	add	r3, r4
 800e1ce:	e015      	b.n	800e1fc <rshift+0x68>
 800e1d0:	46a1      	mov	r9, r4
 800e1d2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e1d6:	f1c1 0820 	rsb	r8, r1, #32
 800e1da:	40cf      	lsrs	r7, r1
 800e1dc:	f105 0e04 	add.w	lr, r5, #4
 800e1e0:	4576      	cmp	r6, lr
 800e1e2:	46f4      	mov	ip, lr
 800e1e4:	d816      	bhi.n	800e214 <rshift+0x80>
 800e1e6:	1a9a      	subs	r2, r3, r2
 800e1e8:	0092      	lsls	r2, r2, #2
 800e1ea:	3a04      	subs	r2, #4
 800e1ec:	3501      	adds	r5, #1
 800e1ee:	42ae      	cmp	r6, r5
 800e1f0:	bf38      	it	cc
 800e1f2:	2200      	movcc	r2, #0
 800e1f4:	18a3      	adds	r3, r4, r2
 800e1f6:	50a7      	str	r7, [r4, r2]
 800e1f8:	b107      	cbz	r7, 800e1fc <rshift+0x68>
 800e1fa:	3304      	adds	r3, #4
 800e1fc:	42a3      	cmp	r3, r4
 800e1fe:	eba3 0204 	sub.w	r2, r3, r4
 800e202:	bf08      	it	eq
 800e204:	2300      	moveq	r3, #0
 800e206:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e20a:	6102      	str	r2, [r0, #16]
 800e20c:	bf08      	it	eq
 800e20e:	6143      	streq	r3, [r0, #20]
 800e210:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e214:	f8dc c000 	ldr.w	ip, [ip]
 800e218:	fa0c fc08 	lsl.w	ip, ip, r8
 800e21c:	ea4c 0707 	orr.w	r7, ip, r7
 800e220:	f849 7b04 	str.w	r7, [r9], #4
 800e224:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e228:	40cf      	lsrs	r7, r1
 800e22a:	e7d9      	b.n	800e1e0 <rshift+0x4c>
 800e22c:	f851 cb04 	ldr.w	ip, [r1], #4
 800e230:	f847 cf04 	str.w	ip, [r7, #4]!
 800e234:	e7c2      	b.n	800e1bc <rshift+0x28>
 800e236:	4623      	mov	r3, r4
 800e238:	e7e0      	b.n	800e1fc <rshift+0x68>

0800e23a <__hexdig_fun>:
 800e23a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e23e:	2b09      	cmp	r3, #9
 800e240:	d802      	bhi.n	800e248 <__hexdig_fun+0xe>
 800e242:	3820      	subs	r0, #32
 800e244:	b2c0      	uxtb	r0, r0
 800e246:	4770      	bx	lr
 800e248:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e24c:	2b05      	cmp	r3, #5
 800e24e:	d801      	bhi.n	800e254 <__hexdig_fun+0x1a>
 800e250:	3847      	subs	r0, #71	; 0x47
 800e252:	e7f7      	b.n	800e244 <__hexdig_fun+0xa>
 800e254:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e258:	2b05      	cmp	r3, #5
 800e25a:	d801      	bhi.n	800e260 <__hexdig_fun+0x26>
 800e25c:	3827      	subs	r0, #39	; 0x27
 800e25e:	e7f1      	b.n	800e244 <__hexdig_fun+0xa>
 800e260:	2000      	movs	r0, #0
 800e262:	4770      	bx	lr

0800e264 <__gethex>:
 800e264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e268:	b08b      	sub	sp, #44	; 0x2c
 800e26a:	9305      	str	r3, [sp, #20]
 800e26c:	4bb2      	ldr	r3, [pc, #712]	; (800e538 <__gethex+0x2d4>)
 800e26e:	9002      	str	r0, [sp, #8]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	468b      	mov	fp, r1
 800e274:	4618      	mov	r0, r3
 800e276:	4690      	mov	r8, r2
 800e278:	9303      	str	r3, [sp, #12]
 800e27a:	f7f1 ffd9 	bl	8000230 <strlen>
 800e27e:	4682      	mov	sl, r0
 800e280:	9b03      	ldr	r3, [sp, #12]
 800e282:	f8db 2000 	ldr.w	r2, [fp]
 800e286:	4403      	add	r3, r0
 800e288:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e28c:	9306      	str	r3, [sp, #24]
 800e28e:	1c93      	adds	r3, r2, #2
 800e290:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e294:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e298:	32fe      	adds	r2, #254	; 0xfe
 800e29a:	18d1      	adds	r1, r2, r3
 800e29c:	461f      	mov	r7, r3
 800e29e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e2a2:	9101      	str	r1, [sp, #4]
 800e2a4:	2830      	cmp	r0, #48	; 0x30
 800e2a6:	d0f8      	beq.n	800e29a <__gethex+0x36>
 800e2a8:	f7ff ffc7 	bl	800e23a <__hexdig_fun>
 800e2ac:	4604      	mov	r4, r0
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	d13a      	bne.n	800e328 <__gethex+0xc4>
 800e2b2:	4652      	mov	r2, sl
 800e2b4:	4638      	mov	r0, r7
 800e2b6:	9903      	ldr	r1, [sp, #12]
 800e2b8:	f001 fa18 	bl	800f6ec <strncmp>
 800e2bc:	4605      	mov	r5, r0
 800e2be:	2800      	cmp	r0, #0
 800e2c0:	d166      	bne.n	800e390 <__gethex+0x12c>
 800e2c2:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e2c6:	eb07 060a 	add.w	r6, r7, sl
 800e2ca:	f7ff ffb6 	bl	800e23a <__hexdig_fun>
 800e2ce:	2800      	cmp	r0, #0
 800e2d0:	d060      	beq.n	800e394 <__gethex+0x130>
 800e2d2:	4633      	mov	r3, r6
 800e2d4:	7818      	ldrb	r0, [r3, #0]
 800e2d6:	461f      	mov	r7, r3
 800e2d8:	2830      	cmp	r0, #48	; 0x30
 800e2da:	f103 0301 	add.w	r3, r3, #1
 800e2de:	d0f9      	beq.n	800e2d4 <__gethex+0x70>
 800e2e0:	f7ff ffab 	bl	800e23a <__hexdig_fun>
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	fab0 f480 	clz	r4, r0
 800e2ea:	4635      	mov	r5, r6
 800e2ec:	0964      	lsrs	r4, r4, #5
 800e2ee:	9301      	str	r3, [sp, #4]
 800e2f0:	463a      	mov	r2, r7
 800e2f2:	4616      	mov	r6, r2
 800e2f4:	7830      	ldrb	r0, [r6, #0]
 800e2f6:	3201      	adds	r2, #1
 800e2f8:	f7ff ff9f 	bl	800e23a <__hexdig_fun>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	d1f8      	bne.n	800e2f2 <__gethex+0x8e>
 800e300:	4652      	mov	r2, sl
 800e302:	4630      	mov	r0, r6
 800e304:	9903      	ldr	r1, [sp, #12]
 800e306:	f001 f9f1 	bl	800f6ec <strncmp>
 800e30a:	b980      	cbnz	r0, 800e32e <__gethex+0xca>
 800e30c:	b94d      	cbnz	r5, 800e322 <__gethex+0xbe>
 800e30e:	eb06 050a 	add.w	r5, r6, sl
 800e312:	462a      	mov	r2, r5
 800e314:	4616      	mov	r6, r2
 800e316:	7830      	ldrb	r0, [r6, #0]
 800e318:	3201      	adds	r2, #1
 800e31a:	f7ff ff8e 	bl	800e23a <__hexdig_fun>
 800e31e:	2800      	cmp	r0, #0
 800e320:	d1f8      	bne.n	800e314 <__gethex+0xb0>
 800e322:	1bad      	subs	r5, r5, r6
 800e324:	00ad      	lsls	r5, r5, #2
 800e326:	e004      	b.n	800e332 <__gethex+0xce>
 800e328:	2400      	movs	r4, #0
 800e32a:	4625      	mov	r5, r4
 800e32c:	e7e0      	b.n	800e2f0 <__gethex+0x8c>
 800e32e:	2d00      	cmp	r5, #0
 800e330:	d1f7      	bne.n	800e322 <__gethex+0xbe>
 800e332:	7833      	ldrb	r3, [r6, #0]
 800e334:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e338:	2b50      	cmp	r3, #80	; 0x50
 800e33a:	d139      	bne.n	800e3b0 <__gethex+0x14c>
 800e33c:	7873      	ldrb	r3, [r6, #1]
 800e33e:	2b2b      	cmp	r3, #43	; 0x2b
 800e340:	d02a      	beq.n	800e398 <__gethex+0x134>
 800e342:	2b2d      	cmp	r3, #45	; 0x2d
 800e344:	d02c      	beq.n	800e3a0 <__gethex+0x13c>
 800e346:	f04f 0900 	mov.w	r9, #0
 800e34a:	1c71      	adds	r1, r6, #1
 800e34c:	7808      	ldrb	r0, [r1, #0]
 800e34e:	f7ff ff74 	bl	800e23a <__hexdig_fun>
 800e352:	1e43      	subs	r3, r0, #1
 800e354:	b2db      	uxtb	r3, r3
 800e356:	2b18      	cmp	r3, #24
 800e358:	d82a      	bhi.n	800e3b0 <__gethex+0x14c>
 800e35a:	f1a0 0210 	sub.w	r2, r0, #16
 800e35e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e362:	f7ff ff6a 	bl	800e23a <__hexdig_fun>
 800e366:	1e43      	subs	r3, r0, #1
 800e368:	b2db      	uxtb	r3, r3
 800e36a:	2b18      	cmp	r3, #24
 800e36c:	d91b      	bls.n	800e3a6 <__gethex+0x142>
 800e36e:	f1b9 0f00 	cmp.w	r9, #0
 800e372:	d000      	beq.n	800e376 <__gethex+0x112>
 800e374:	4252      	negs	r2, r2
 800e376:	4415      	add	r5, r2
 800e378:	f8cb 1000 	str.w	r1, [fp]
 800e37c:	b1d4      	cbz	r4, 800e3b4 <__gethex+0x150>
 800e37e:	9b01      	ldr	r3, [sp, #4]
 800e380:	2b00      	cmp	r3, #0
 800e382:	bf14      	ite	ne
 800e384:	2700      	movne	r7, #0
 800e386:	2706      	moveq	r7, #6
 800e388:	4638      	mov	r0, r7
 800e38a:	b00b      	add	sp, #44	; 0x2c
 800e38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e390:	463e      	mov	r6, r7
 800e392:	4625      	mov	r5, r4
 800e394:	2401      	movs	r4, #1
 800e396:	e7cc      	b.n	800e332 <__gethex+0xce>
 800e398:	f04f 0900 	mov.w	r9, #0
 800e39c:	1cb1      	adds	r1, r6, #2
 800e39e:	e7d5      	b.n	800e34c <__gethex+0xe8>
 800e3a0:	f04f 0901 	mov.w	r9, #1
 800e3a4:	e7fa      	b.n	800e39c <__gethex+0x138>
 800e3a6:	230a      	movs	r3, #10
 800e3a8:	fb03 0202 	mla	r2, r3, r2, r0
 800e3ac:	3a10      	subs	r2, #16
 800e3ae:	e7d6      	b.n	800e35e <__gethex+0xfa>
 800e3b0:	4631      	mov	r1, r6
 800e3b2:	e7e1      	b.n	800e378 <__gethex+0x114>
 800e3b4:	4621      	mov	r1, r4
 800e3b6:	1bf3      	subs	r3, r6, r7
 800e3b8:	3b01      	subs	r3, #1
 800e3ba:	2b07      	cmp	r3, #7
 800e3bc:	dc0a      	bgt.n	800e3d4 <__gethex+0x170>
 800e3be:	9802      	ldr	r0, [sp, #8]
 800e3c0:	f000 fa7a 	bl	800e8b8 <_Balloc>
 800e3c4:	4604      	mov	r4, r0
 800e3c6:	b940      	cbnz	r0, 800e3da <__gethex+0x176>
 800e3c8:	4602      	mov	r2, r0
 800e3ca:	21de      	movs	r1, #222	; 0xde
 800e3cc:	4b5b      	ldr	r3, [pc, #364]	; (800e53c <__gethex+0x2d8>)
 800e3ce:	485c      	ldr	r0, [pc, #368]	; (800e540 <__gethex+0x2dc>)
 800e3d0:	f001 f9ae 	bl	800f730 <__assert_func>
 800e3d4:	3101      	adds	r1, #1
 800e3d6:	105b      	asrs	r3, r3, #1
 800e3d8:	e7ef      	b.n	800e3ba <__gethex+0x156>
 800e3da:	f04f 0b00 	mov.w	fp, #0
 800e3de:	f100 0914 	add.w	r9, r0, #20
 800e3e2:	f1ca 0301 	rsb	r3, sl, #1
 800e3e6:	f8cd 9010 	str.w	r9, [sp, #16]
 800e3ea:	f8cd b004 	str.w	fp, [sp, #4]
 800e3ee:	9308      	str	r3, [sp, #32]
 800e3f0:	42b7      	cmp	r7, r6
 800e3f2:	d33f      	bcc.n	800e474 <__gethex+0x210>
 800e3f4:	9f04      	ldr	r7, [sp, #16]
 800e3f6:	9b01      	ldr	r3, [sp, #4]
 800e3f8:	f847 3b04 	str.w	r3, [r7], #4
 800e3fc:	eba7 0709 	sub.w	r7, r7, r9
 800e400:	10bf      	asrs	r7, r7, #2
 800e402:	6127      	str	r7, [r4, #16]
 800e404:	4618      	mov	r0, r3
 800e406:	f000 fb49 	bl	800ea9c <__hi0bits>
 800e40a:	017f      	lsls	r7, r7, #5
 800e40c:	f8d8 6000 	ldr.w	r6, [r8]
 800e410:	1a3f      	subs	r7, r7, r0
 800e412:	42b7      	cmp	r7, r6
 800e414:	dd62      	ble.n	800e4dc <__gethex+0x278>
 800e416:	1bbf      	subs	r7, r7, r6
 800e418:	4639      	mov	r1, r7
 800e41a:	4620      	mov	r0, r4
 800e41c:	f000 fee3 	bl	800f1e6 <__any_on>
 800e420:	4682      	mov	sl, r0
 800e422:	b1a8      	cbz	r0, 800e450 <__gethex+0x1ec>
 800e424:	f04f 0a01 	mov.w	sl, #1
 800e428:	1e7b      	subs	r3, r7, #1
 800e42a:	1159      	asrs	r1, r3, #5
 800e42c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e430:	f003 021f 	and.w	r2, r3, #31
 800e434:	fa0a f202 	lsl.w	r2, sl, r2
 800e438:	420a      	tst	r2, r1
 800e43a:	d009      	beq.n	800e450 <__gethex+0x1ec>
 800e43c:	4553      	cmp	r3, sl
 800e43e:	dd05      	ble.n	800e44c <__gethex+0x1e8>
 800e440:	4620      	mov	r0, r4
 800e442:	1eb9      	subs	r1, r7, #2
 800e444:	f000 fecf 	bl	800f1e6 <__any_on>
 800e448:	2800      	cmp	r0, #0
 800e44a:	d144      	bne.n	800e4d6 <__gethex+0x272>
 800e44c:	f04f 0a02 	mov.w	sl, #2
 800e450:	4639      	mov	r1, r7
 800e452:	4620      	mov	r0, r4
 800e454:	f7ff fe9e 	bl	800e194 <rshift>
 800e458:	443d      	add	r5, r7
 800e45a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e45e:	42ab      	cmp	r3, r5
 800e460:	da4a      	bge.n	800e4f8 <__gethex+0x294>
 800e462:	4621      	mov	r1, r4
 800e464:	9802      	ldr	r0, [sp, #8]
 800e466:	f000 fa67 	bl	800e938 <_Bfree>
 800e46a:	2300      	movs	r3, #0
 800e46c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e46e:	27a3      	movs	r7, #163	; 0xa3
 800e470:	6013      	str	r3, [r2, #0]
 800e472:	e789      	b.n	800e388 <__gethex+0x124>
 800e474:	1e73      	subs	r3, r6, #1
 800e476:	9a06      	ldr	r2, [sp, #24]
 800e478:	9307      	str	r3, [sp, #28]
 800e47a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e47e:	4293      	cmp	r3, r2
 800e480:	d019      	beq.n	800e4b6 <__gethex+0x252>
 800e482:	f1bb 0f20 	cmp.w	fp, #32
 800e486:	d107      	bne.n	800e498 <__gethex+0x234>
 800e488:	9b04      	ldr	r3, [sp, #16]
 800e48a:	9a01      	ldr	r2, [sp, #4]
 800e48c:	f843 2b04 	str.w	r2, [r3], #4
 800e490:	9304      	str	r3, [sp, #16]
 800e492:	2300      	movs	r3, #0
 800e494:	469b      	mov	fp, r3
 800e496:	9301      	str	r3, [sp, #4]
 800e498:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e49c:	f7ff fecd 	bl	800e23a <__hexdig_fun>
 800e4a0:	9b01      	ldr	r3, [sp, #4]
 800e4a2:	f000 000f 	and.w	r0, r0, #15
 800e4a6:	fa00 f00b 	lsl.w	r0, r0, fp
 800e4aa:	4303      	orrs	r3, r0
 800e4ac:	9301      	str	r3, [sp, #4]
 800e4ae:	f10b 0b04 	add.w	fp, fp, #4
 800e4b2:	9b07      	ldr	r3, [sp, #28]
 800e4b4:	e00d      	b.n	800e4d2 <__gethex+0x26e>
 800e4b6:	9a08      	ldr	r2, [sp, #32]
 800e4b8:	1e73      	subs	r3, r6, #1
 800e4ba:	4413      	add	r3, r2
 800e4bc:	42bb      	cmp	r3, r7
 800e4be:	d3e0      	bcc.n	800e482 <__gethex+0x21e>
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	4652      	mov	r2, sl
 800e4c4:	9903      	ldr	r1, [sp, #12]
 800e4c6:	9309      	str	r3, [sp, #36]	; 0x24
 800e4c8:	f001 f910 	bl	800f6ec <strncmp>
 800e4cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4ce:	2800      	cmp	r0, #0
 800e4d0:	d1d7      	bne.n	800e482 <__gethex+0x21e>
 800e4d2:	461e      	mov	r6, r3
 800e4d4:	e78c      	b.n	800e3f0 <__gethex+0x18c>
 800e4d6:	f04f 0a03 	mov.w	sl, #3
 800e4da:	e7b9      	b.n	800e450 <__gethex+0x1ec>
 800e4dc:	da09      	bge.n	800e4f2 <__gethex+0x28e>
 800e4de:	1bf7      	subs	r7, r6, r7
 800e4e0:	4621      	mov	r1, r4
 800e4e2:	463a      	mov	r2, r7
 800e4e4:	9802      	ldr	r0, [sp, #8]
 800e4e6:	f000 fc3f 	bl	800ed68 <__lshift>
 800e4ea:	4604      	mov	r4, r0
 800e4ec:	1bed      	subs	r5, r5, r7
 800e4ee:	f100 0914 	add.w	r9, r0, #20
 800e4f2:	f04f 0a00 	mov.w	sl, #0
 800e4f6:	e7b0      	b.n	800e45a <__gethex+0x1f6>
 800e4f8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e4fc:	42a8      	cmp	r0, r5
 800e4fe:	dd72      	ble.n	800e5e6 <__gethex+0x382>
 800e500:	1b45      	subs	r5, r0, r5
 800e502:	42ae      	cmp	r6, r5
 800e504:	dc35      	bgt.n	800e572 <__gethex+0x30e>
 800e506:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e50a:	2b02      	cmp	r3, #2
 800e50c:	d029      	beq.n	800e562 <__gethex+0x2fe>
 800e50e:	2b03      	cmp	r3, #3
 800e510:	d02b      	beq.n	800e56a <__gethex+0x306>
 800e512:	2b01      	cmp	r3, #1
 800e514:	d11c      	bne.n	800e550 <__gethex+0x2ec>
 800e516:	42ae      	cmp	r6, r5
 800e518:	d11a      	bne.n	800e550 <__gethex+0x2ec>
 800e51a:	2e01      	cmp	r6, #1
 800e51c:	d112      	bne.n	800e544 <__gethex+0x2e0>
 800e51e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e522:	9a05      	ldr	r2, [sp, #20]
 800e524:	2762      	movs	r7, #98	; 0x62
 800e526:	6013      	str	r3, [r2, #0]
 800e528:	2301      	movs	r3, #1
 800e52a:	6123      	str	r3, [r4, #16]
 800e52c:	f8c9 3000 	str.w	r3, [r9]
 800e530:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e532:	601c      	str	r4, [r3, #0]
 800e534:	e728      	b.n	800e388 <__gethex+0x124>
 800e536:	bf00      	nop
 800e538:	08011e40 	.word	0x08011e40
 800e53c:	08011dc8 	.word	0x08011dc8
 800e540:	08011dd9 	.word	0x08011dd9
 800e544:	4620      	mov	r0, r4
 800e546:	1e71      	subs	r1, r6, #1
 800e548:	f000 fe4d 	bl	800f1e6 <__any_on>
 800e54c:	2800      	cmp	r0, #0
 800e54e:	d1e6      	bne.n	800e51e <__gethex+0x2ba>
 800e550:	4621      	mov	r1, r4
 800e552:	9802      	ldr	r0, [sp, #8]
 800e554:	f000 f9f0 	bl	800e938 <_Bfree>
 800e558:	2300      	movs	r3, #0
 800e55a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e55c:	2750      	movs	r7, #80	; 0x50
 800e55e:	6013      	str	r3, [r2, #0]
 800e560:	e712      	b.n	800e388 <__gethex+0x124>
 800e562:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e564:	2b00      	cmp	r3, #0
 800e566:	d1f3      	bne.n	800e550 <__gethex+0x2ec>
 800e568:	e7d9      	b.n	800e51e <__gethex+0x2ba>
 800e56a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d1d6      	bne.n	800e51e <__gethex+0x2ba>
 800e570:	e7ee      	b.n	800e550 <__gethex+0x2ec>
 800e572:	1e6f      	subs	r7, r5, #1
 800e574:	f1ba 0f00 	cmp.w	sl, #0
 800e578:	d132      	bne.n	800e5e0 <__gethex+0x37c>
 800e57a:	b127      	cbz	r7, 800e586 <__gethex+0x322>
 800e57c:	4639      	mov	r1, r7
 800e57e:	4620      	mov	r0, r4
 800e580:	f000 fe31 	bl	800f1e6 <__any_on>
 800e584:	4682      	mov	sl, r0
 800e586:	2101      	movs	r1, #1
 800e588:	117b      	asrs	r3, r7, #5
 800e58a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e58e:	f007 071f 	and.w	r7, r7, #31
 800e592:	fa01 f707 	lsl.w	r7, r1, r7
 800e596:	421f      	tst	r7, r3
 800e598:	f04f 0702 	mov.w	r7, #2
 800e59c:	4629      	mov	r1, r5
 800e59e:	4620      	mov	r0, r4
 800e5a0:	bf18      	it	ne
 800e5a2:	f04a 0a02 	orrne.w	sl, sl, #2
 800e5a6:	1b76      	subs	r6, r6, r5
 800e5a8:	f7ff fdf4 	bl	800e194 <rshift>
 800e5ac:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e5b0:	f1ba 0f00 	cmp.w	sl, #0
 800e5b4:	d048      	beq.n	800e648 <__gethex+0x3e4>
 800e5b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e5ba:	2b02      	cmp	r3, #2
 800e5bc:	d015      	beq.n	800e5ea <__gethex+0x386>
 800e5be:	2b03      	cmp	r3, #3
 800e5c0:	d017      	beq.n	800e5f2 <__gethex+0x38e>
 800e5c2:	2b01      	cmp	r3, #1
 800e5c4:	d109      	bne.n	800e5da <__gethex+0x376>
 800e5c6:	f01a 0f02 	tst.w	sl, #2
 800e5ca:	d006      	beq.n	800e5da <__gethex+0x376>
 800e5cc:	f8d9 0000 	ldr.w	r0, [r9]
 800e5d0:	ea4a 0a00 	orr.w	sl, sl, r0
 800e5d4:	f01a 0f01 	tst.w	sl, #1
 800e5d8:	d10e      	bne.n	800e5f8 <__gethex+0x394>
 800e5da:	f047 0710 	orr.w	r7, r7, #16
 800e5de:	e033      	b.n	800e648 <__gethex+0x3e4>
 800e5e0:	f04f 0a01 	mov.w	sl, #1
 800e5e4:	e7cf      	b.n	800e586 <__gethex+0x322>
 800e5e6:	2701      	movs	r7, #1
 800e5e8:	e7e2      	b.n	800e5b0 <__gethex+0x34c>
 800e5ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5ec:	f1c3 0301 	rsb	r3, r3, #1
 800e5f0:	9315      	str	r3, [sp, #84]	; 0x54
 800e5f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d0f0      	beq.n	800e5da <__gethex+0x376>
 800e5f8:	f04f 0c00 	mov.w	ip, #0
 800e5fc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e600:	f104 0314 	add.w	r3, r4, #20
 800e604:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e608:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e60c:	4618      	mov	r0, r3
 800e60e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e612:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e616:	d01c      	beq.n	800e652 <__gethex+0x3ee>
 800e618:	3201      	adds	r2, #1
 800e61a:	6002      	str	r2, [r0, #0]
 800e61c:	2f02      	cmp	r7, #2
 800e61e:	f104 0314 	add.w	r3, r4, #20
 800e622:	d13d      	bne.n	800e6a0 <__gethex+0x43c>
 800e624:	f8d8 2000 	ldr.w	r2, [r8]
 800e628:	3a01      	subs	r2, #1
 800e62a:	42b2      	cmp	r2, r6
 800e62c:	d10a      	bne.n	800e644 <__gethex+0x3e0>
 800e62e:	2201      	movs	r2, #1
 800e630:	1171      	asrs	r1, r6, #5
 800e632:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e636:	f006 061f 	and.w	r6, r6, #31
 800e63a:	fa02 f606 	lsl.w	r6, r2, r6
 800e63e:	421e      	tst	r6, r3
 800e640:	bf18      	it	ne
 800e642:	4617      	movne	r7, r2
 800e644:	f047 0720 	orr.w	r7, r7, #32
 800e648:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e64a:	601c      	str	r4, [r3, #0]
 800e64c:	9b05      	ldr	r3, [sp, #20]
 800e64e:	601d      	str	r5, [r3, #0]
 800e650:	e69a      	b.n	800e388 <__gethex+0x124>
 800e652:	4299      	cmp	r1, r3
 800e654:	f843 cc04 	str.w	ip, [r3, #-4]
 800e658:	d8d8      	bhi.n	800e60c <__gethex+0x3a8>
 800e65a:	68a3      	ldr	r3, [r4, #8]
 800e65c:	459b      	cmp	fp, r3
 800e65e:	db17      	blt.n	800e690 <__gethex+0x42c>
 800e660:	6861      	ldr	r1, [r4, #4]
 800e662:	9802      	ldr	r0, [sp, #8]
 800e664:	3101      	adds	r1, #1
 800e666:	f000 f927 	bl	800e8b8 <_Balloc>
 800e66a:	4681      	mov	r9, r0
 800e66c:	b918      	cbnz	r0, 800e676 <__gethex+0x412>
 800e66e:	4602      	mov	r2, r0
 800e670:	2184      	movs	r1, #132	; 0x84
 800e672:	4b19      	ldr	r3, [pc, #100]	; (800e6d8 <__gethex+0x474>)
 800e674:	e6ab      	b.n	800e3ce <__gethex+0x16a>
 800e676:	6922      	ldr	r2, [r4, #16]
 800e678:	f104 010c 	add.w	r1, r4, #12
 800e67c:	3202      	adds	r2, #2
 800e67e:	0092      	lsls	r2, r2, #2
 800e680:	300c      	adds	r0, #12
 800e682:	f7fd f9d5 	bl	800ba30 <memcpy>
 800e686:	4621      	mov	r1, r4
 800e688:	9802      	ldr	r0, [sp, #8]
 800e68a:	f000 f955 	bl	800e938 <_Bfree>
 800e68e:	464c      	mov	r4, r9
 800e690:	6923      	ldr	r3, [r4, #16]
 800e692:	1c5a      	adds	r2, r3, #1
 800e694:	6122      	str	r2, [r4, #16]
 800e696:	2201      	movs	r2, #1
 800e698:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e69c:	615a      	str	r2, [r3, #20]
 800e69e:	e7bd      	b.n	800e61c <__gethex+0x3b8>
 800e6a0:	6922      	ldr	r2, [r4, #16]
 800e6a2:	455a      	cmp	r2, fp
 800e6a4:	dd0b      	ble.n	800e6be <__gethex+0x45a>
 800e6a6:	2101      	movs	r1, #1
 800e6a8:	4620      	mov	r0, r4
 800e6aa:	f7ff fd73 	bl	800e194 <rshift>
 800e6ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e6b2:	3501      	adds	r5, #1
 800e6b4:	42ab      	cmp	r3, r5
 800e6b6:	f6ff aed4 	blt.w	800e462 <__gethex+0x1fe>
 800e6ba:	2701      	movs	r7, #1
 800e6bc:	e7c2      	b.n	800e644 <__gethex+0x3e0>
 800e6be:	f016 061f 	ands.w	r6, r6, #31
 800e6c2:	d0fa      	beq.n	800e6ba <__gethex+0x456>
 800e6c4:	4453      	add	r3, sl
 800e6c6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e6ca:	f000 f9e7 	bl	800ea9c <__hi0bits>
 800e6ce:	f1c6 0620 	rsb	r6, r6, #32
 800e6d2:	42b0      	cmp	r0, r6
 800e6d4:	dbe7      	blt.n	800e6a6 <__gethex+0x442>
 800e6d6:	e7f0      	b.n	800e6ba <__gethex+0x456>
 800e6d8:	08011dc8 	.word	0x08011dc8

0800e6dc <L_shift>:
 800e6dc:	f1c2 0208 	rsb	r2, r2, #8
 800e6e0:	0092      	lsls	r2, r2, #2
 800e6e2:	b570      	push	{r4, r5, r6, lr}
 800e6e4:	f1c2 0620 	rsb	r6, r2, #32
 800e6e8:	6843      	ldr	r3, [r0, #4]
 800e6ea:	6804      	ldr	r4, [r0, #0]
 800e6ec:	fa03 f506 	lsl.w	r5, r3, r6
 800e6f0:	432c      	orrs	r4, r5
 800e6f2:	40d3      	lsrs	r3, r2
 800e6f4:	6004      	str	r4, [r0, #0]
 800e6f6:	f840 3f04 	str.w	r3, [r0, #4]!
 800e6fa:	4288      	cmp	r0, r1
 800e6fc:	d3f4      	bcc.n	800e6e8 <L_shift+0xc>
 800e6fe:	bd70      	pop	{r4, r5, r6, pc}

0800e700 <__match>:
 800e700:	b530      	push	{r4, r5, lr}
 800e702:	6803      	ldr	r3, [r0, #0]
 800e704:	3301      	adds	r3, #1
 800e706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e70a:	b914      	cbnz	r4, 800e712 <__match+0x12>
 800e70c:	6003      	str	r3, [r0, #0]
 800e70e:	2001      	movs	r0, #1
 800e710:	bd30      	pop	{r4, r5, pc}
 800e712:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e716:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e71a:	2d19      	cmp	r5, #25
 800e71c:	bf98      	it	ls
 800e71e:	3220      	addls	r2, #32
 800e720:	42a2      	cmp	r2, r4
 800e722:	d0f0      	beq.n	800e706 <__match+0x6>
 800e724:	2000      	movs	r0, #0
 800e726:	e7f3      	b.n	800e710 <__match+0x10>

0800e728 <__hexnan>:
 800e728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e72c:	2500      	movs	r5, #0
 800e72e:	680b      	ldr	r3, [r1, #0]
 800e730:	4682      	mov	sl, r0
 800e732:	115e      	asrs	r6, r3, #5
 800e734:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e738:	f013 031f 	ands.w	r3, r3, #31
 800e73c:	bf18      	it	ne
 800e73e:	3604      	addne	r6, #4
 800e740:	1f37      	subs	r7, r6, #4
 800e742:	46b9      	mov	r9, r7
 800e744:	463c      	mov	r4, r7
 800e746:	46ab      	mov	fp, r5
 800e748:	b087      	sub	sp, #28
 800e74a:	4690      	mov	r8, r2
 800e74c:	6802      	ldr	r2, [r0, #0]
 800e74e:	9301      	str	r3, [sp, #4]
 800e750:	f846 5c04 	str.w	r5, [r6, #-4]
 800e754:	9502      	str	r5, [sp, #8]
 800e756:	7851      	ldrb	r1, [r2, #1]
 800e758:	1c53      	adds	r3, r2, #1
 800e75a:	9303      	str	r3, [sp, #12]
 800e75c:	b341      	cbz	r1, 800e7b0 <__hexnan+0x88>
 800e75e:	4608      	mov	r0, r1
 800e760:	9205      	str	r2, [sp, #20]
 800e762:	9104      	str	r1, [sp, #16]
 800e764:	f7ff fd69 	bl	800e23a <__hexdig_fun>
 800e768:	2800      	cmp	r0, #0
 800e76a:	d14f      	bne.n	800e80c <__hexnan+0xe4>
 800e76c:	9904      	ldr	r1, [sp, #16]
 800e76e:	9a05      	ldr	r2, [sp, #20]
 800e770:	2920      	cmp	r1, #32
 800e772:	d818      	bhi.n	800e7a6 <__hexnan+0x7e>
 800e774:	9b02      	ldr	r3, [sp, #8]
 800e776:	459b      	cmp	fp, r3
 800e778:	dd13      	ble.n	800e7a2 <__hexnan+0x7a>
 800e77a:	454c      	cmp	r4, r9
 800e77c:	d206      	bcs.n	800e78c <__hexnan+0x64>
 800e77e:	2d07      	cmp	r5, #7
 800e780:	dc04      	bgt.n	800e78c <__hexnan+0x64>
 800e782:	462a      	mov	r2, r5
 800e784:	4649      	mov	r1, r9
 800e786:	4620      	mov	r0, r4
 800e788:	f7ff ffa8 	bl	800e6dc <L_shift>
 800e78c:	4544      	cmp	r4, r8
 800e78e:	d950      	bls.n	800e832 <__hexnan+0x10a>
 800e790:	2300      	movs	r3, #0
 800e792:	f1a4 0904 	sub.w	r9, r4, #4
 800e796:	f844 3c04 	str.w	r3, [r4, #-4]
 800e79a:	461d      	mov	r5, r3
 800e79c:	464c      	mov	r4, r9
 800e79e:	f8cd b008 	str.w	fp, [sp, #8]
 800e7a2:	9a03      	ldr	r2, [sp, #12]
 800e7a4:	e7d7      	b.n	800e756 <__hexnan+0x2e>
 800e7a6:	2929      	cmp	r1, #41	; 0x29
 800e7a8:	d156      	bne.n	800e858 <__hexnan+0x130>
 800e7aa:	3202      	adds	r2, #2
 800e7ac:	f8ca 2000 	str.w	r2, [sl]
 800e7b0:	f1bb 0f00 	cmp.w	fp, #0
 800e7b4:	d050      	beq.n	800e858 <__hexnan+0x130>
 800e7b6:	454c      	cmp	r4, r9
 800e7b8:	d206      	bcs.n	800e7c8 <__hexnan+0xa0>
 800e7ba:	2d07      	cmp	r5, #7
 800e7bc:	dc04      	bgt.n	800e7c8 <__hexnan+0xa0>
 800e7be:	462a      	mov	r2, r5
 800e7c0:	4649      	mov	r1, r9
 800e7c2:	4620      	mov	r0, r4
 800e7c4:	f7ff ff8a 	bl	800e6dc <L_shift>
 800e7c8:	4544      	cmp	r4, r8
 800e7ca:	d934      	bls.n	800e836 <__hexnan+0x10e>
 800e7cc:	4623      	mov	r3, r4
 800e7ce:	f1a8 0204 	sub.w	r2, r8, #4
 800e7d2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e7d6:	429f      	cmp	r7, r3
 800e7d8:	f842 1f04 	str.w	r1, [r2, #4]!
 800e7dc:	d2f9      	bcs.n	800e7d2 <__hexnan+0xaa>
 800e7de:	1b3b      	subs	r3, r7, r4
 800e7e0:	f023 0303 	bic.w	r3, r3, #3
 800e7e4:	3304      	adds	r3, #4
 800e7e6:	3401      	adds	r4, #1
 800e7e8:	3e03      	subs	r6, #3
 800e7ea:	42b4      	cmp	r4, r6
 800e7ec:	bf88      	it	hi
 800e7ee:	2304      	movhi	r3, #4
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	4443      	add	r3, r8
 800e7f4:	f843 2b04 	str.w	r2, [r3], #4
 800e7f8:	429f      	cmp	r7, r3
 800e7fa:	d2fb      	bcs.n	800e7f4 <__hexnan+0xcc>
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	b91b      	cbnz	r3, 800e808 <__hexnan+0xe0>
 800e800:	4547      	cmp	r7, r8
 800e802:	d127      	bne.n	800e854 <__hexnan+0x12c>
 800e804:	2301      	movs	r3, #1
 800e806:	603b      	str	r3, [r7, #0]
 800e808:	2005      	movs	r0, #5
 800e80a:	e026      	b.n	800e85a <__hexnan+0x132>
 800e80c:	3501      	adds	r5, #1
 800e80e:	2d08      	cmp	r5, #8
 800e810:	f10b 0b01 	add.w	fp, fp, #1
 800e814:	dd06      	ble.n	800e824 <__hexnan+0xfc>
 800e816:	4544      	cmp	r4, r8
 800e818:	d9c3      	bls.n	800e7a2 <__hexnan+0x7a>
 800e81a:	2300      	movs	r3, #0
 800e81c:	2501      	movs	r5, #1
 800e81e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e822:	3c04      	subs	r4, #4
 800e824:	6822      	ldr	r2, [r4, #0]
 800e826:	f000 000f 	and.w	r0, r0, #15
 800e82a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e82e:	6022      	str	r2, [r4, #0]
 800e830:	e7b7      	b.n	800e7a2 <__hexnan+0x7a>
 800e832:	2508      	movs	r5, #8
 800e834:	e7b5      	b.n	800e7a2 <__hexnan+0x7a>
 800e836:	9b01      	ldr	r3, [sp, #4]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d0df      	beq.n	800e7fc <__hexnan+0xd4>
 800e83c:	f04f 32ff 	mov.w	r2, #4294967295
 800e840:	f1c3 0320 	rsb	r3, r3, #32
 800e844:	fa22 f303 	lsr.w	r3, r2, r3
 800e848:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e84c:	401a      	ands	r2, r3
 800e84e:	f846 2c04 	str.w	r2, [r6, #-4]
 800e852:	e7d3      	b.n	800e7fc <__hexnan+0xd4>
 800e854:	3f04      	subs	r7, #4
 800e856:	e7d1      	b.n	800e7fc <__hexnan+0xd4>
 800e858:	2004      	movs	r0, #4
 800e85a:	b007      	add	sp, #28
 800e85c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e860 <_localeconv_r>:
 800e860:	4800      	ldr	r0, [pc, #0]	; (800e864 <_localeconv_r+0x4>)
 800e862:	4770      	bx	lr
 800e864:	20000170 	.word	0x20000170

0800e868 <malloc>:
 800e868:	4b02      	ldr	r3, [pc, #8]	; (800e874 <malloc+0xc>)
 800e86a:	4601      	mov	r1, r0
 800e86c:	6818      	ldr	r0, [r3, #0]
 800e86e:	f000 bd57 	b.w	800f320 <_malloc_r>
 800e872:	bf00      	nop
 800e874:	20000018 	.word	0x20000018

0800e878 <__ascii_mbtowc>:
 800e878:	b082      	sub	sp, #8
 800e87a:	b901      	cbnz	r1, 800e87e <__ascii_mbtowc+0x6>
 800e87c:	a901      	add	r1, sp, #4
 800e87e:	b142      	cbz	r2, 800e892 <__ascii_mbtowc+0x1a>
 800e880:	b14b      	cbz	r3, 800e896 <__ascii_mbtowc+0x1e>
 800e882:	7813      	ldrb	r3, [r2, #0]
 800e884:	600b      	str	r3, [r1, #0]
 800e886:	7812      	ldrb	r2, [r2, #0]
 800e888:	1e10      	subs	r0, r2, #0
 800e88a:	bf18      	it	ne
 800e88c:	2001      	movne	r0, #1
 800e88e:	b002      	add	sp, #8
 800e890:	4770      	bx	lr
 800e892:	4610      	mov	r0, r2
 800e894:	e7fb      	b.n	800e88e <__ascii_mbtowc+0x16>
 800e896:	f06f 0001 	mvn.w	r0, #1
 800e89a:	e7f8      	b.n	800e88e <__ascii_mbtowc+0x16>

0800e89c <memchr>:
 800e89c:	4603      	mov	r3, r0
 800e89e:	b510      	push	{r4, lr}
 800e8a0:	b2c9      	uxtb	r1, r1
 800e8a2:	4402      	add	r2, r0
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	d101      	bne.n	800e8ae <memchr+0x12>
 800e8aa:	2000      	movs	r0, #0
 800e8ac:	e003      	b.n	800e8b6 <memchr+0x1a>
 800e8ae:	7804      	ldrb	r4, [r0, #0]
 800e8b0:	3301      	adds	r3, #1
 800e8b2:	428c      	cmp	r4, r1
 800e8b4:	d1f6      	bne.n	800e8a4 <memchr+0x8>
 800e8b6:	bd10      	pop	{r4, pc}

0800e8b8 <_Balloc>:
 800e8b8:	b570      	push	{r4, r5, r6, lr}
 800e8ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e8bc:	4604      	mov	r4, r0
 800e8be:	460d      	mov	r5, r1
 800e8c0:	b976      	cbnz	r6, 800e8e0 <_Balloc+0x28>
 800e8c2:	2010      	movs	r0, #16
 800e8c4:	f7ff ffd0 	bl	800e868 <malloc>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	6260      	str	r0, [r4, #36]	; 0x24
 800e8cc:	b920      	cbnz	r0, 800e8d8 <_Balloc+0x20>
 800e8ce:	2166      	movs	r1, #102	; 0x66
 800e8d0:	4b17      	ldr	r3, [pc, #92]	; (800e930 <_Balloc+0x78>)
 800e8d2:	4818      	ldr	r0, [pc, #96]	; (800e934 <_Balloc+0x7c>)
 800e8d4:	f000 ff2c 	bl	800f730 <__assert_func>
 800e8d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e8dc:	6006      	str	r6, [r0, #0]
 800e8de:	60c6      	str	r6, [r0, #12]
 800e8e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e8e2:	68f3      	ldr	r3, [r6, #12]
 800e8e4:	b183      	cbz	r3, 800e908 <_Balloc+0x50>
 800e8e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8e8:	68db      	ldr	r3, [r3, #12]
 800e8ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e8ee:	b9b8      	cbnz	r0, 800e920 <_Balloc+0x68>
 800e8f0:	2101      	movs	r1, #1
 800e8f2:	fa01 f605 	lsl.w	r6, r1, r5
 800e8f6:	1d72      	adds	r2, r6, #5
 800e8f8:	4620      	mov	r0, r4
 800e8fa:	0092      	lsls	r2, r2, #2
 800e8fc:	f000 fc94 	bl	800f228 <_calloc_r>
 800e900:	b160      	cbz	r0, 800e91c <_Balloc+0x64>
 800e902:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e906:	e00e      	b.n	800e926 <_Balloc+0x6e>
 800e908:	2221      	movs	r2, #33	; 0x21
 800e90a:	2104      	movs	r1, #4
 800e90c:	4620      	mov	r0, r4
 800e90e:	f000 fc8b 	bl	800f228 <_calloc_r>
 800e912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e914:	60f0      	str	r0, [r6, #12]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d1e4      	bne.n	800e8e6 <_Balloc+0x2e>
 800e91c:	2000      	movs	r0, #0
 800e91e:	bd70      	pop	{r4, r5, r6, pc}
 800e920:	6802      	ldr	r2, [r0, #0]
 800e922:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e926:	2300      	movs	r3, #0
 800e928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e92c:	e7f7      	b.n	800e91e <_Balloc+0x66>
 800e92e:	bf00      	nop
 800e930:	08011d56 	.word	0x08011d56
 800e934:	08011e54 	.word	0x08011e54

0800e938 <_Bfree>:
 800e938:	b570      	push	{r4, r5, r6, lr}
 800e93a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e93c:	4605      	mov	r5, r0
 800e93e:	460c      	mov	r4, r1
 800e940:	b976      	cbnz	r6, 800e960 <_Bfree+0x28>
 800e942:	2010      	movs	r0, #16
 800e944:	f7ff ff90 	bl	800e868 <malloc>
 800e948:	4602      	mov	r2, r0
 800e94a:	6268      	str	r0, [r5, #36]	; 0x24
 800e94c:	b920      	cbnz	r0, 800e958 <_Bfree+0x20>
 800e94e:	218a      	movs	r1, #138	; 0x8a
 800e950:	4b08      	ldr	r3, [pc, #32]	; (800e974 <_Bfree+0x3c>)
 800e952:	4809      	ldr	r0, [pc, #36]	; (800e978 <_Bfree+0x40>)
 800e954:	f000 feec 	bl	800f730 <__assert_func>
 800e958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e95c:	6006      	str	r6, [r0, #0]
 800e95e:	60c6      	str	r6, [r0, #12]
 800e960:	b13c      	cbz	r4, 800e972 <_Bfree+0x3a>
 800e962:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e964:	6862      	ldr	r2, [r4, #4]
 800e966:	68db      	ldr	r3, [r3, #12]
 800e968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e96c:	6021      	str	r1, [r4, #0]
 800e96e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e972:	bd70      	pop	{r4, r5, r6, pc}
 800e974:	08011d56 	.word	0x08011d56
 800e978:	08011e54 	.word	0x08011e54

0800e97c <__multadd>:
 800e97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e980:	4607      	mov	r7, r0
 800e982:	460c      	mov	r4, r1
 800e984:	461e      	mov	r6, r3
 800e986:	2000      	movs	r0, #0
 800e988:	690d      	ldr	r5, [r1, #16]
 800e98a:	f101 0c14 	add.w	ip, r1, #20
 800e98e:	f8dc 3000 	ldr.w	r3, [ip]
 800e992:	3001      	adds	r0, #1
 800e994:	b299      	uxth	r1, r3
 800e996:	fb02 6101 	mla	r1, r2, r1, r6
 800e99a:	0c1e      	lsrs	r6, r3, #16
 800e99c:	0c0b      	lsrs	r3, r1, #16
 800e99e:	fb02 3306 	mla	r3, r2, r6, r3
 800e9a2:	b289      	uxth	r1, r1
 800e9a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e9a8:	4285      	cmp	r5, r0
 800e9aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9ae:	f84c 1b04 	str.w	r1, [ip], #4
 800e9b2:	dcec      	bgt.n	800e98e <__multadd+0x12>
 800e9b4:	b30e      	cbz	r6, 800e9fa <__multadd+0x7e>
 800e9b6:	68a3      	ldr	r3, [r4, #8]
 800e9b8:	42ab      	cmp	r3, r5
 800e9ba:	dc19      	bgt.n	800e9f0 <__multadd+0x74>
 800e9bc:	6861      	ldr	r1, [r4, #4]
 800e9be:	4638      	mov	r0, r7
 800e9c0:	3101      	adds	r1, #1
 800e9c2:	f7ff ff79 	bl	800e8b8 <_Balloc>
 800e9c6:	4680      	mov	r8, r0
 800e9c8:	b928      	cbnz	r0, 800e9d6 <__multadd+0x5a>
 800e9ca:	4602      	mov	r2, r0
 800e9cc:	21b5      	movs	r1, #181	; 0xb5
 800e9ce:	4b0c      	ldr	r3, [pc, #48]	; (800ea00 <__multadd+0x84>)
 800e9d0:	480c      	ldr	r0, [pc, #48]	; (800ea04 <__multadd+0x88>)
 800e9d2:	f000 fead 	bl	800f730 <__assert_func>
 800e9d6:	6922      	ldr	r2, [r4, #16]
 800e9d8:	f104 010c 	add.w	r1, r4, #12
 800e9dc:	3202      	adds	r2, #2
 800e9de:	0092      	lsls	r2, r2, #2
 800e9e0:	300c      	adds	r0, #12
 800e9e2:	f7fd f825 	bl	800ba30 <memcpy>
 800e9e6:	4621      	mov	r1, r4
 800e9e8:	4638      	mov	r0, r7
 800e9ea:	f7ff ffa5 	bl	800e938 <_Bfree>
 800e9ee:	4644      	mov	r4, r8
 800e9f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e9f4:	3501      	adds	r5, #1
 800e9f6:	615e      	str	r6, [r3, #20]
 800e9f8:	6125      	str	r5, [r4, #16]
 800e9fa:	4620      	mov	r0, r4
 800e9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea00:	08011dc8 	.word	0x08011dc8
 800ea04:	08011e54 	.word	0x08011e54

0800ea08 <__s2b>:
 800ea08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea0c:	4615      	mov	r5, r2
 800ea0e:	2209      	movs	r2, #9
 800ea10:	461f      	mov	r7, r3
 800ea12:	3308      	adds	r3, #8
 800ea14:	460c      	mov	r4, r1
 800ea16:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea1a:	4606      	mov	r6, r0
 800ea1c:	2201      	movs	r2, #1
 800ea1e:	2100      	movs	r1, #0
 800ea20:	429a      	cmp	r2, r3
 800ea22:	db09      	blt.n	800ea38 <__s2b+0x30>
 800ea24:	4630      	mov	r0, r6
 800ea26:	f7ff ff47 	bl	800e8b8 <_Balloc>
 800ea2a:	b940      	cbnz	r0, 800ea3e <__s2b+0x36>
 800ea2c:	4602      	mov	r2, r0
 800ea2e:	21ce      	movs	r1, #206	; 0xce
 800ea30:	4b18      	ldr	r3, [pc, #96]	; (800ea94 <__s2b+0x8c>)
 800ea32:	4819      	ldr	r0, [pc, #100]	; (800ea98 <__s2b+0x90>)
 800ea34:	f000 fe7c 	bl	800f730 <__assert_func>
 800ea38:	0052      	lsls	r2, r2, #1
 800ea3a:	3101      	adds	r1, #1
 800ea3c:	e7f0      	b.n	800ea20 <__s2b+0x18>
 800ea3e:	9b08      	ldr	r3, [sp, #32]
 800ea40:	2d09      	cmp	r5, #9
 800ea42:	6143      	str	r3, [r0, #20]
 800ea44:	f04f 0301 	mov.w	r3, #1
 800ea48:	6103      	str	r3, [r0, #16]
 800ea4a:	dd16      	ble.n	800ea7a <__s2b+0x72>
 800ea4c:	f104 0909 	add.w	r9, r4, #9
 800ea50:	46c8      	mov	r8, r9
 800ea52:	442c      	add	r4, r5
 800ea54:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ea58:	4601      	mov	r1, r0
 800ea5a:	220a      	movs	r2, #10
 800ea5c:	4630      	mov	r0, r6
 800ea5e:	3b30      	subs	r3, #48	; 0x30
 800ea60:	f7ff ff8c 	bl	800e97c <__multadd>
 800ea64:	45a0      	cmp	r8, r4
 800ea66:	d1f5      	bne.n	800ea54 <__s2b+0x4c>
 800ea68:	f1a5 0408 	sub.w	r4, r5, #8
 800ea6c:	444c      	add	r4, r9
 800ea6e:	1b2d      	subs	r5, r5, r4
 800ea70:	1963      	adds	r3, r4, r5
 800ea72:	42bb      	cmp	r3, r7
 800ea74:	db04      	blt.n	800ea80 <__s2b+0x78>
 800ea76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea7a:	2509      	movs	r5, #9
 800ea7c:	340a      	adds	r4, #10
 800ea7e:	e7f6      	b.n	800ea6e <__s2b+0x66>
 800ea80:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ea84:	4601      	mov	r1, r0
 800ea86:	220a      	movs	r2, #10
 800ea88:	4630      	mov	r0, r6
 800ea8a:	3b30      	subs	r3, #48	; 0x30
 800ea8c:	f7ff ff76 	bl	800e97c <__multadd>
 800ea90:	e7ee      	b.n	800ea70 <__s2b+0x68>
 800ea92:	bf00      	nop
 800ea94:	08011dc8 	.word	0x08011dc8
 800ea98:	08011e54 	.word	0x08011e54

0800ea9c <__hi0bits>:
 800ea9c:	0c02      	lsrs	r2, r0, #16
 800ea9e:	0412      	lsls	r2, r2, #16
 800eaa0:	4603      	mov	r3, r0
 800eaa2:	b9ca      	cbnz	r2, 800ead8 <__hi0bits+0x3c>
 800eaa4:	0403      	lsls	r3, r0, #16
 800eaa6:	2010      	movs	r0, #16
 800eaa8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800eaac:	bf04      	itt	eq
 800eaae:	021b      	lsleq	r3, r3, #8
 800eab0:	3008      	addeq	r0, #8
 800eab2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800eab6:	bf04      	itt	eq
 800eab8:	011b      	lsleq	r3, r3, #4
 800eaba:	3004      	addeq	r0, #4
 800eabc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800eac0:	bf04      	itt	eq
 800eac2:	009b      	lsleq	r3, r3, #2
 800eac4:	3002      	addeq	r0, #2
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	db05      	blt.n	800ead6 <__hi0bits+0x3a>
 800eaca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800eace:	f100 0001 	add.w	r0, r0, #1
 800ead2:	bf08      	it	eq
 800ead4:	2020      	moveq	r0, #32
 800ead6:	4770      	bx	lr
 800ead8:	2000      	movs	r0, #0
 800eada:	e7e5      	b.n	800eaa8 <__hi0bits+0xc>

0800eadc <__lo0bits>:
 800eadc:	6803      	ldr	r3, [r0, #0]
 800eade:	4602      	mov	r2, r0
 800eae0:	f013 0007 	ands.w	r0, r3, #7
 800eae4:	d00b      	beq.n	800eafe <__lo0bits+0x22>
 800eae6:	07d9      	lsls	r1, r3, #31
 800eae8:	d421      	bmi.n	800eb2e <__lo0bits+0x52>
 800eaea:	0798      	lsls	r0, r3, #30
 800eaec:	bf49      	itett	mi
 800eaee:	085b      	lsrmi	r3, r3, #1
 800eaf0:	089b      	lsrpl	r3, r3, #2
 800eaf2:	2001      	movmi	r0, #1
 800eaf4:	6013      	strmi	r3, [r2, #0]
 800eaf6:	bf5c      	itt	pl
 800eaf8:	2002      	movpl	r0, #2
 800eafa:	6013      	strpl	r3, [r2, #0]
 800eafc:	4770      	bx	lr
 800eafe:	b299      	uxth	r1, r3
 800eb00:	b909      	cbnz	r1, 800eb06 <__lo0bits+0x2a>
 800eb02:	2010      	movs	r0, #16
 800eb04:	0c1b      	lsrs	r3, r3, #16
 800eb06:	b2d9      	uxtb	r1, r3
 800eb08:	b909      	cbnz	r1, 800eb0e <__lo0bits+0x32>
 800eb0a:	3008      	adds	r0, #8
 800eb0c:	0a1b      	lsrs	r3, r3, #8
 800eb0e:	0719      	lsls	r1, r3, #28
 800eb10:	bf04      	itt	eq
 800eb12:	091b      	lsreq	r3, r3, #4
 800eb14:	3004      	addeq	r0, #4
 800eb16:	0799      	lsls	r1, r3, #30
 800eb18:	bf04      	itt	eq
 800eb1a:	089b      	lsreq	r3, r3, #2
 800eb1c:	3002      	addeq	r0, #2
 800eb1e:	07d9      	lsls	r1, r3, #31
 800eb20:	d403      	bmi.n	800eb2a <__lo0bits+0x4e>
 800eb22:	085b      	lsrs	r3, r3, #1
 800eb24:	f100 0001 	add.w	r0, r0, #1
 800eb28:	d003      	beq.n	800eb32 <__lo0bits+0x56>
 800eb2a:	6013      	str	r3, [r2, #0]
 800eb2c:	4770      	bx	lr
 800eb2e:	2000      	movs	r0, #0
 800eb30:	4770      	bx	lr
 800eb32:	2020      	movs	r0, #32
 800eb34:	4770      	bx	lr
	...

0800eb38 <__i2b>:
 800eb38:	b510      	push	{r4, lr}
 800eb3a:	460c      	mov	r4, r1
 800eb3c:	2101      	movs	r1, #1
 800eb3e:	f7ff febb 	bl	800e8b8 <_Balloc>
 800eb42:	4602      	mov	r2, r0
 800eb44:	b928      	cbnz	r0, 800eb52 <__i2b+0x1a>
 800eb46:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eb4a:	4b04      	ldr	r3, [pc, #16]	; (800eb5c <__i2b+0x24>)
 800eb4c:	4804      	ldr	r0, [pc, #16]	; (800eb60 <__i2b+0x28>)
 800eb4e:	f000 fdef 	bl	800f730 <__assert_func>
 800eb52:	2301      	movs	r3, #1
 800eb54:	6144      	str	r4, [r0, #20]
 800eb56:	6103      	str	r3, [r0, #16]
 800eb58:	bd10      	pop	{r4, pc}
 800eb5a:	bf00      	nop
 800eb5c:	08011dc8 	.word	0x08011dc8
 800eb60:	08011e54 	.word	0x08011e54

0800eb64 <__multiply>:
 800eb64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb68:	4691      	mov	r9, r2
 800eb6a:	690a      	ldr	r2, [r1, #16]
 800eb6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eb70:	460c      	mov	r4, r1
 800eb72:	429a      	cmp	r2, r3
 800eb74:	bfbe      	ittt	lt
 800eb76:	460b      	movlt	r3, r1
 800eb78:	464c      	movlt	r4, r9
 800eb7a:	4699      	movlt	r9, r3
 800eb7c:	6927      	ldr	r7, [r4, #16]
 800eb7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eb82:	68a3      	ldr	r3, [r4, #8]
 800eb84:	6861      	ldr	r1, [r4, #4]
 800eb86:	eb07 060a 	add.w	r6, r7, sl
 800eb8a:	42b3      	cmp	r3, r6
 800eb8c:	b085      	sub	sp, #20
 800eb8e:	bfb8      	it	lt
 800eb90:	3101      	addlt	r1, #1
 800eb92:	f7ff fe91 	bl	800e8b8 <_Balloc>
 800eb96:	b930      	cbnz	r0, 800eba6 <__multiply+0x42>
 800eb98:	4602      	mov	r2, r0
 800eb9a:	f240 115d 	movw	r1, #349	; 0x15d
 800eb9e:	4b43      	ldr	r3, [pc, #268]	; (800ecac <__multiply+0x148>)
 800eba0:	4843      	ldr	r0, [pc, #268]	; (800ecb0 <__multiply+0x14c>)
 800eba2:	f000 fdc5 	bl	800f730 <__assert_func>
 800eba6:	f100 0514 	add.w	r5, r0, #20
 800ebaa:	462b      	mov	r3, r5
 800ebac:	2200      	movs	r2, #0
 800ebae:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ebb2:	4543      	cmp	r3, r8
 800ebb4:	d321      	bcc.n	800ebfa <__multiply+0x96>
 800ebb6:	f104 0314 	add.w	r3, r4, #20
 800ebba:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ebbe:	f109 0314 	add.w	r3, r9, #20
 800ebc2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ebc6:	9202      	str	r2, [sp, #8]
 800ebc8:	1b3a      	subs	r2, r7, r4
 800ebca:	3a15      	subs	r2, #21
 800ebcc:	f022 0203 	bic.w	r2, r2, #3
 800ebd0:	3204      	adds	r2, #4
 800ebd2:	f104 0115 	add.w	r1, r4, #21
 800ebd6:	428f      	cmp	r7, r1
 800ebd8:	bf38      	it	cc
 800ebda:	2204      	movcc	r2, #4
 800ebdc:	9201      	str	r2, [sp, #4]
 800ebde:	9a02      	ldr	r2, [sp, #8]
 800ebe0:	9303      	str	r3, [sp, #12]
 800ebe2:	429a      	cmp	r2, r3
 800ebe4:	d80c      	bhi.n	800ec00 <__multiply+0x9c>
 800ebe6:	2e00      	cmp	r6, #0
 800ebe8:	dd03      	ble.n	800ebf2 <__multiply+0x8e>
 800ebea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d059      	beq.n	800eca6 <__multiply+0x142>
 800ebf2:	6106      	str	r6, [r0, #16]
 800ebf4:	b005      	add	sp, #20
 800ebf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebfa:	f843 2b04 	str.w	r2, [r3], #4
 800ebfe:	e7d8      	b.n	800ebb2 <__multiply+0x4e>
 800ec00:	f8b3 a000 	ldrh.w	sl, [r3]
 800ec04:	f1ba 0f00 	cmp.w	sl, #0
 800ec08:	d023      	beq.n	800ec52 <__multiply+0xee>
 800ec0a:	46a9      	mov	r9, r5
 800ec0c:	f04f 0c00 	mov.w	ip, #0
 800ec10:	f104 0e14 	add.w	lr, r4, #20
 800ec14:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ec18:	f8d9 1000 	ldr.w	r1, [r9]
 800ec1c:	fa1f fb82 	uxth.w	fp, r2
 800ec20:	b289      	uxth	r1, r1
 800ec22:	fb0a 110b 	mla	r1, sl, fp, r1
 800ec26:	4461      	add	r1, ip
 800ec28:	f8d9 c000 	ldr.w	ip, [r9]
 800ec2c:	0c12      	lsrs	r2, r2, #16
 800ec2e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ec32:	fb0a c202 	mla	r2, sl, r2, ip
 800ec36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ec3a:	b289      	uxth	r1, r1
 800ec3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ec40:	4577      	cmp	r7, lr
 800ec42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ec46:	f849 1b04 	str.w	r1, [r9], #4
 800ec4a:	d8e3      	bhi.n	800ec14 <__multiply+0xb0>
 800ec4c:	9a01      	ldr	r2, [sp, #4]
 800ec4e:	f845 c002 	str.w	ip, [r5, r2]
 800ec52:	9a03      	ldr	r2, [sp, #12]
 800ec54:	3304      	adds	r3, #4
 800ec56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ec5a:	f1b9 0f00 	cmp.w	r9, #0
 800ec5e:	d020      	beq.n	800eca2 <__multiply+0x13e>
 800ec60:	46ae      	mov	lr, r5
 800ec62:	f04f 0a00 	mov.w	sl, #0
 800ec66:	6829      	ldr	r1, [r5, #0]
 800ec68:	f104 0c14 	add.w	ip, r4, #20
 800ec6c:	f8bc b000 	ldrh.w	fp, [ip]
 800ec70:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ec74:	b289      	uxth	r1, r1
 800ec76:	fb09 220b 	mla	r2, r9, fp, r2
 800ec7a:	4492      	add	sl, r2
 800ec7c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ec80:	f84e 1b04 	str.w	r1, [lr], #4
 800ec84:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec88:	f8be 1000 	ldrh.w	r1, [lr]
 800ec8c:	0c12      	lsrs	r2, r2, #16
 800ec8e:	fb09 1102 	mla	r1, r9, r2, r1
 800ec92:	4567      	cmp	r7, ip
 800ec94:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ec98:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ec9c:	d8e6      	bhi.n	800ec6c <__multiply+0x108>
 800ec9e:	9a01      	ldr	r2, [sp, #4]
 800eca0:	50a9      	str	r1, [r5, r2]
 800eca2:	3504      	adds	r5, #4
 800eca4:	e79b      	b.n	800ebde <__multiply+0x7a>
 800eca6:	3e01      	subs	r6, #1
 800eca8:	e79d      	b.n	800ebe6 <__multiply+0x82>
 800ecaa:	bf00      	nop
 800ecac:	08011dc8 	.word	0x08011dc8
 800ecb0:	08011e54 	.word	0x08011e54

0800ecb4 <__pow5mult>:
 800ecb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecb8:	4615      	mov	r5, r2
 800ecba:	f012 0203 	ands.w	r2, r2, #3
 800ecbe:	4606      	mov	r6, r0
 800ecc0:	460f      	mov	r7, r1
 800ecc2:	d007      	beq.n	800ecd4 <__pow5mult+0x20>
 800ecc4:	4c25      	ldr	r4, [pc, #148]	; (800ed5c <__pow5mult+0xa8>)
 800ecc6:	3a01      	subs	r2, #1
 800ecc8:	2300      	movs	r3, #0
 800ecca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ecce:	f7ff fe55 	bl	800e97c <__multadd>
 800ecd2:	4607      	mov	r7, r0
 800ecd4:	10ad      	asrs	r5, r5, #2
 800ecd6:	d03d      	beq.n	800ed54 <__pow5mult+0xa0>
 800ecd8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ecda:	b97c      	cbnz	r4, 800ecfc <__pow5mult+0x48>
 800ecdc:	2010      	movs	r0, #16
 800ecde:	f7ff fdc3 	bl	800e868 <malloc>
 800ece2:	4602      	mov	r2, r0
 800ece4:	6270      	str	r0, [r6, #36]	; 0x24
 800ece6:	b928      	cbnz	r0, 800ecf4 <__pow5mult+0x40>
 800ece8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ecec:	4b1c      	ldr	r3, [pc, #112]	; (800ed60 <__pow5mult+0xac>)
 800ecee:	481d      	ldr	r0, [pc, #116]	; (800ed64 <__pow5mult+0xb0>)
 800ecf0:	f000 fd1e 	bl	800f730 <__assert_func>
 800ecf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ecf8:	6004      	str	r4, [r0, #0]
 800ecfa:	60c4      	str	r4, [r0, #12]
 800ecfc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ed00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed04:	b94c      	cbnz	r4, 800ed1a <__pow5mult+0x66>
 800ed06:	f240 2171 	movw	r1, #625	; 0x271
 800ed0a:	4630      	mov	r0, r6
 800ed0c:	f7ff ff14 	bl	800eb38 <__i2b>
 800ed10:	2300      	movs	r3, #0
 800ed12:	4604      	mov	r4, r0
 800ed14:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed18:	6003      	str	r3, [r0, #0]
 800ed1a:	f04f 0900 	mov.w	r9, #0
 800ed1e:	07eb      	lsls	r3, r5, #31
 800ed20:	d50a      	bpl.n	800ed38 <__pow5mult+0x84>
 800ed22:	4639      	mov	r1, r7
 800ed24:	4622      	mov	r2, r4
 800ed26:	4630      	mov	r0, r6
 800ed28:	f7ff ff1c 	bl	800eb64 <__multiply>
 800ed2c:	4680      	mov	r8, r0
 800ed2e:	4639      	mov	r1, r7
 800ed30:	4630      	mov	r0, r6
 800ed32:	f7ff fe01 	bl	800e938 <_Bfree>
 800ed36:	4647      	mov	r7, r8
 800ed38:	106d      	asrs	r5, r5, #1
 800ed3a:	d00b      	beq.n	800ed54 <__pow5mult+0xa0>
 800ed3c:	6820      	ldr	r0, [r4, #0]
 800ed3e:	b938      	cbnz	r0, 800ed50 <__pow5mult+0x9c>
 800ed40:	4622      	mov	r2, r4
 800ed42:	4621      	mov	r1, r4
 800ed44:	4630      	mov	r0, r6
 800ed46:	f7ff ff0d 	bl	800eb64 <__multiply>
 800ed4a:	6020      	str	r0, [r4, #0]
 800ed4c:	f8c0 9000 	str.w	r9, [r0]
 800ed50:	4604      	mov	r4, r0
 800ed52:	e7e4      	b.n	800ed1e <__pow5mult+0x6a>
 800ed54:	4638      	mov	r0, r7
 800ed56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed5a:	bf00      	nop
 800ed5c:	08011fa0 	.word	0x08011fa0
 800ed60:	08011d56 	.word	0x08011d56
 800ed64:	08011e54 	.word	0x08011e54

0800ed68 <__lshift>:
 800ed68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed6c:	460c      	mov	r4, r1
 800ed6e:	4607      	mov	r7, r0
 800ed70:	4691      	mov	r9, r2
 800ed72:	6923      	ldr	r3, [r4, #16]
 800ed74:	6849      	ldr	r1, [r1, #4]
 800ed76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed7a:	68a3      	ldr	r3, [r4, #8]
 800ed7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed80:	f108 0601 	add.w	r6, r8, #1
 800ed84:	42b3      	cmp	r3, r6
 800ed86:	db0b      	blt.n	800eda0 <__lshift+0x38>
 800ed88:	4638      	mov	r0, r7
 800ed8a:	f7ff fd95 	bl	800e8b8 <_Balloc>
 800ed8e:	4605      	mov	r5, r0
 800ed90:	b948      	cbnz	r0, 800eda6 <__lshift+0x3e>
 800ed92:	4602      	mov	r2, r0
 800ed94:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ed98:	4b29      	ldr	r3, [pc, #164]	; (800ee40 <__lshift+0xd8>)
 800ed9a:	482a      	ldr	r0, [pc, #168]	; (800ee44 <__lshift+0xdc>)
 800ed9c:	f000 fcc8 	bl	800f730 <__assert_func>
 800eda0:	3101      	adds	r1, #1
 800eda2:	005b      	lsls	r3, r3, #1
 800eda4:	e7ee      	b.n	800ed84 <__lshift+0x1c>
 800eda6:	2300      	movs	r3, #0
 800eda8:	f100 0114 	add.w	r1, r0, #20
 800edac:	f100 0210 	add.w	r2, r0, #16
 800edb0:	4618      	mov	r0, r3
 800edb2:	4553      	cmp	r3, sl
 800edb4:	db37      	blt.n	800ee26 <__lshift+0xbe>
 800edb6:	6920      	ldr	r0, [r4, #16]
 800edb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800edbc:	f104 0314 	add.w	r3, r4, #20
 800edc0:	f019 091f 	ands.w	r9, r9, #31
 800edc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800edc8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800edcc:	d02f      	beq.n	800ee2e <__lshift+0xc6>
 800edce:	468a      	mov	sl, r1
 800edd0:	f04f 0c00 	mov.w	ip, #0
 800edd4:	f1c9 0e20 	rsb	lr, r9, #32
 800edd8:	681a      	ldr	r2, [r3, #0]
 800edda:	fa02 f209 	lsl.w	r2, r2, r9
 800edde:	ea42 020c 	orr.w	r2, r2, ip
 800ede2:	f84a 2b04 	str.w	r2, [sl], #4
 800ede6:	f853 2b04 	ldr.w	r2, [r3], #4
 800edea:	4298      	cmp	r0, r3
 800edec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800edf0:	d8f2      	bhi.n	800edd8 <__lshift+0x70>
 800edf2:	1b03      	subs	r3, r0, r4
 800edf4:	3b15      	subs	r3, #21
 800edf6:	f023 0303 	bic.w	r3, r3, #3
 800edfa:	3304      	adds	r3, #4
 800edfc:	f104 0215 	add.w	r2, r4, #21
 800ee00:	4290      	cmp	r0, r2
 800ee02:	bf38      	it	cc
 800ee04:	2304      	movcc	r3, #4
 800ee06:	f841 c003 	str.w	ip, [r1, r3]
 800ee0a:	f1bc 0f00 	cmp.w	ip, #0
 800ee0e:	d001      	beq.n	800ee14 <__lshift+0xac>
 800ee10:	f108 0602 	add.w	r6, r8, #2
 800ee14:	3e01      	subs	r6, #1
 800ee16:	4638      	mov	r0, r7
 800ee18:	4621      	mov	r1, r4
 800ee1a:	612e      	str	r6, [r5, #16]
 800ee1c:	f7ff fd8c 	bl	800e938 <_Bfree>
 800ee20:	4628      	mov	r0, r5
 800ee22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee26:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee2a:	3301      	adds	r3, #1
 800ee2c:	e7c1      	b.n	800edb2 <__lshift+0x4a>
 800ee2e:	3904      	subs	r1, #4
 800ee30:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee34:	4298      	cmp	r0, r3
 800ee36:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee3a:	d8f9      	bhi.n	800ee30 <__lshift+0xc8>
 800ee3c:	e7ea      	b.n	800ee14 <__lshift+0xac>
 800ee3e:	bf00      	nop
 800ee40:	08011dc8 	.word	0x08011dc8
 800ee44:	08011e54 	.word	0x08011e54

0800ee48 <__mcmp>:
 800ee48:	4603      	mov	r3, r0
 800ee4a:	690a      	ldr	r2, [r1, #16]
 800ee4c:	6900      	ldr	r0, [r0, #16]
 800ee4e:	b530      	push	{r4, r5, lr}
 800ee50:	1a80      	subs	r0, r0, r2
 800ee52:	d10d      	bne.n	800ee70 <__mcmp+0x28>
 800ee54:	3314      	adds	r3, #20
 800ee56:	3114      	adds	r1, #20
 800ee58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ee5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ee60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ee64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ee68:	4295      	cmp	r5, r2
 800ee6a:	d002      	beq.n	800ee72 <__mcmp+0x2a>
 800ee6c:	d304      	bcc.n	800ee78 <__mcmp+0x30>
 800ee6e:	2001      	movs	r0, #1
 800ee70:	bd30      	pop	{r4, r5, pc}
 800ee72:	42a3      	cmp	r3, r4
 800ee74:	d3f4      	bcc.n	800ee60 <__mcmp+0x18>
 800ee76:	e7fb      	b.n	800ee70 <__mcmp+0x28>
 800ee78:	f04f 30ff 	mov.w	r0, #4294967295
 800ee7c:	e7f8      	b.n	800ee70 <__mcmp+0x28>
	...

0800ee80 <__mdiff>:
 800ee80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee84:	460d      	mov	r5, r1
 800ee86:	4607      	mov	r7, r0
 800ee88:	4611      	mov	r1, r2
 800ee8a:	4628      	mov	r0, r5
 800ee8c:	4614      	mov	r4, r2
 800ee8e:	f7ff ffdb 	bl	800ee48 <__mcmp>
 800ee92:	1e06      	subs	r6, r0, #0
 800ee94:	d111      	bne.n	800eeba <__mdiff+0x3a>
 800ee96:	4631      	mov	r1, r6
 800ee98:	4638      	mov	r0, r7
 800ee9a:	f7ff fd0d 	bl	800e8b8 <_Balloc>
 800ee9e:	4602      	mov	r2, r0
 800eea0:	b928      	cbnz	r0, 800eeae <__mdiff+0x2e>
 800eea2:	f240 2132 	movw	r1, #562	; 0x232
 800eea6:	4b3a      	ldr	r3, [pc, #232]	; (800ef90 <__mdiff+0x110>)
 800eea8:	483a      	ldr	r0, [pc, #232]	; (800ef94 <__mdiff+0x114>)
 800eeaa:	f000 fc41 	bl	800f730 <__assert_func>
 800eeae:	2301      	movs	r3, #1
 800eeb0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800eeb4:	4610      	mov	r0, r2
 800eeb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeba:	bfa4      	itt	ge
 800eebc:	4623      	movge	r3, r4
 800eebe:	462c      	movge	r4, r5
 800eec0:	4638      	mov	r0, r7
 800eec2:	6861      	ldr	r1, [r4, #4]
 800eec4:	bfa6      	itte	ge
 800eec6:	461d      	movge	r5, r3
 800eec8:	2600      	movge	r6, #0
 800eeca:	2601      	movlt	r6, #1
 800eecc:	f7ff fcf4 	bl	800e8b8 <_Balloc>
 800eed0:	4602      	mov	r2, r0
 800eed2:	b918      	cbnz	r0, 800eedc <__mdiff+0x5c>
 800eed4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800eed8:	4b2d      	ldr	r3, [pc, #180]	; (800ef90 <__mdiff+0x110>)
 800eeda:	e7e5      	b.n	800eea8 <__mdiff+0x28>
 800eedc:	f102 0814 	add.w	r8, r2, #20
 800eee0:	46c2      	mov	sl, r8
 800eee2:	f04f 0c00 	mov.w	ip, #0
 800eee6:	6927      	ldr	r7, [r4, #16]
 800eee8:	60c6      	str	r6, [r0, #12]
 800eeea:	692e      	ldr	r6, [r5, #16]
 800eeec:	f104 0014 	add.w	r0, r4, #20
 800eef0:	f105 0914 	add.w	r9, r5, #20
 800eef4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800eef8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eefc:	3410      	adds	r4, #16
 800eefe:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800ef02:	f859 3b04 	ldr.w	r3, [r9], #4
 800ef06:	fa1f f18b 	uxth.w	r1, fp
 800ef0a:	448c      	add	ip, r1
 800ef0c:	b299      	uxth	r1, r3
 800ef0e:	0c1b      	lsrs	r3, r3, #16
 800ef10:	ebac 0101 	sub.w	r1, ip, r1
 800ef14:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ef18:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ef1c:	b289      	uxth	r1, r1
 800ef1e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ef22:	454e      	cmp	r6, r9
 800ef24:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ef28:	f84a 3b04 	str.w	r3, [sl], #4
 800ef2c:	d8e7      	bhi.n	800eefe <__mdiff+0x7e>
 800ef2e:	1b73      	subs	r3, r6, r5
 800ef30:	3b15      	subs	r3, #21
 800ef32:	f023 0303 	bic.w	r3, r3, #3
 800ef36:	3515      	adds	r5, #21
 800ef38:	3304      	adds	r3, #4
 800ef3a:	42ae      	cmp	r6, r5
 800ef3c:	bf38      	it	cc
 800ef3e:	2304      	movcc	r3, #4
 800ef40:	4418      	add	r0, r3
 800ef42:	4443      	add	r3, r8
 800ef44:	461e      	mov	r6, r3
 800ef46:	4605      	mov	r5, r0
 800ef48:	4575      	cmp	r5, lr
 800ef4a:	d30e      	bcc.n	800ef6a <__mdiff+0xea>
 800ef4c:	f10e 0103 	add.w	r1, lr, #3
 800ef50:	1a09      	subs	r1, r1, r0
 800ef52:	f021 0103 	bic.w	r1, r1, #3
 800ef56:	3803      	subs	r0, #3
 800ef58:	4586      	cmp	lr, r0
 800ef5a:	bf38      	it	cc
 800ef5c:	2100      	movcc	r1, #0
 800ef5e:	4419      	add	r1, r3
 800ef60:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ef64:	b18b      	cbz	r3, 800ef8a <__mdiff+0x10a>
 800ef66:	6117      	str	r7, [r2, #16]
 800ef68:	e7a4      	b.n	800eeb4 <__mdiff+0x34>
 800ef6a:	f855 8b04 	ldr.w	r8, [r5], #4
 800ef6e:	fa1f f188 	uxth.w	r1, r8
 800ef72:	4461      	add	r1, ip
 800ef74:	140c      	asrs	r4, r1, #16
 800ef76:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ef7a:	b289      	uxth	r1, r1
 800ef7c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ef80:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ef84:	f846 1b04 	str.w	r1, [r6], #4
 800ef88:	e7de      	b.n	800ef48 <__mdiff+0xc8>
 800ef8a:	3f01      	subs	r7, #1
 800ef8c:	e7e8      	b.n	800ef60 <__mdiff+0xe0>
 800ef8e:	bf00      	nop
 800ef90:	08011dc8 	.word	0x08011dc8
 800ef94:	08011e54 	.word	0x08011e54

0800ef98 <__ulp>:
 800ef98:	4b11      	ldr	r3, [pc, #68]	; (800efe0 <__ulp+0x48>)
 800ef9a:	400b      	ands	r3, r1
 800ef9c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	dd02      	ble.n	800efaa <__ulp+0x12>
 800efa4:	2000      	movs	r0, #0
 800efa6:	4619      	mov	r1, r3
 800efa8:	4770      	bx	lr
 800efaa:	425b      	negs	r3, r3
 800efac:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800efb0:	f04f 0000 	mov.w	r0, #0
 800efb4:	f04f 0100 	mov.w	r1, #0
 800efb8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800efbc:	da04      	bge.n	800efc8 <__ulp+0x30>
 800efbe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800efc2:	fa43 f102 	asr.w	r1, r3, r2
 800efc6:	4770      	bx	lr
 800efc8:	f1a2 0314 	sub.w	r3, r2, #20
 800efcc:	2b1e      	cmp	r3, #30
 800efce:	bfd6      	itet	le
 800efd0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800efd4:	2301      	movgt	r3, #1
 800efd6:	fa22 f303 	lsrle.w	r3, r2, r3
 800efda:	4618      	mov	r0, r3
 800efdc:	4770      	bx	lr
 800efde:	bf00      	nop
 800efe0:	7ff00000 	.word	0x7ff00000

0800efe4 <__b2d>:
 800efe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efe8:	6907      	ldr	r7, [r0, #16]
 800efea:	f100 0914 	add.w	r9, r0, #20
 800efee:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800eff2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800eff6:	f1a7 0804 	sub.w	r8, r7, #4
 800effa:	4630      	mov	r0, r6
 800effc:	f7ff fd4e 	bl	800ea9c <__hi0bits>
 800f000:	f1c0 0320 	rsb	r3, r0, #32
 800f004:	280a      	cmp	r0, #10
 800f006:	600b      	str	r3, [r1, #0]
 800f008:	491f      	ldr	r1, [pc, #124]	; (800f088 <__b2d+0xa4>)
 800f00a:	dc17      	bgt.n	800f03c <__b2d+0x58>
 800f00c:	45c1      	cmp	r9, r8
 800f00e:	bf28      	it	cs
 800f010:	2200      	movcs	r2, #0
 800f012:	f1c0 0c0b 	rsb	ip, r0, #11
 800f016:	fa26 f30c 	lsr.w	r3, r6, ip
 800f01a:	bf38      	it	cc
 800f01c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f020:	ea43 0501 	orr.w	r5, r3, r1
 800f024:	f100 0315 	add.w	r3, r0, #21
 800f028:	fa06 f303 	lsl.w	r3, r6, r3
 800f02c:	fa22 f20c 	lsr.w	r2, r2, ip
 800f030:	ea43 0402 	orr.w	r4, r3, r2
 800f034:	4620      	mov	r0, r4
 800f036:	4629      	mov	r1, r5
 800f038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f03c:	45c1      	cmp	r9, r8
 800f03e:	bf2e      	itee	cs
 800f040:	2200      	movcs	r2, #0
 800f042:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f046:	f1a7 0808 	subcc.w	r8, r7, #8
 800f04a:	f1b0 030b 	subs.w	r3, r0, #11
 800f04e:	d016      	beq.n	800f07e <__b2d+0x9a>
 800f050:	f1c3 0720 	rsb	r7, r3, #32
 800f054:	fa22 f107 	lsr.w	r1, r2, r7
 800f058:	45c8      	cmp	r8, r9
 800f05a:	fa06 f603 	lsl.w	r6, r6, r3
 800f05e:	ea46 0601 	orr.w	r6, r6, r1
 800f062:	bf94      	ite	ls
 800f064:	2100      	movls	r1, #0
 800f066:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800f06a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800f06e:	fa02 f003 	lsl.w	r0, r2, r3
 800f072:	40f9      	lsrs	r1, r7
 800f074:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f078:	ea40 0401 	orr.w	r4, r0, r1
 800f07c:	e7da      	b.n	800f034 <__b2d+0x50>
 800f07e:	4614      	mov	r4, r2
 800f080:	ea46 0501 	orr.w	r5, r6, r1
 800f084:	e7d6      	b.n	800f034 <__b2d+0x50>
 800f086:	bf00      	nop
 800f088:	3ff00000 	.word	0x3ff00000

0800f08c <__d2b>:
 800f08c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f090:	2101      	movs	r1, #1
 800f092:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800f096:	4690      	mov	r8, r2
 800f098:	461d      	mov	r5, r3
 800f09a:	f7ff fc0d 	bl	800e8b8 <_Balloc>
 800f09e:	4604      	mov	r4, r0
 800f0a0:	b930      	cbnz	r0, 800f0b0 <__d2b+0x24>
 800f0a2:	4602      	mov	r2, r0
 800f0a4:	f240 310a 	movw	r1, #778	; 0x30a
 800f0a8:	4b24      	ldr	r3, [pc, #144]	; (800f13c <__d2b+0xb0>)
 800f0aa:	4825      	ldr	r0, [pc, #148]	; (800f140 <__d2b+0xb4>)
 800f0ac:	f000 fb40 	bl	800f730 <__assert_func>
 800f0b0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f0b4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800f0b8:	bb2d      	cbnz	r5, 800f106 <__d2b+0x7a>
 800f0ba:	9301      	str	r3, [sp, #4]
 800f0bc:	f1b8 0300 	subs.w	r3, r8, #0
 800f0c0:	d026      	beq.n	800f110 <__d2b+0x84>
 800f0c2:	4668      	mov	r0, sp
 800f0c4:	9300      	str	r3, [sp, #0]
 800f0c6:	f7ff fd09 	bl	800eadc <__lo0bits>
 800f0ca:	9900      	ldr	r1, [sp, #0]
 800f0cc:	b1f0      	cbz	r0, 800f10c <__d2b+0x80>
 800f0ce:	9a01      	ldr	r2, [sp, #4]
 800f0d0:	f1c0 0320 	rsb	r3, r0, #32
 800f0d4:	fa02 f303 	lsl.w	r3, r2, r3
 800f0d8:	430b      	orrs	r3, r1
 800f0da:	40c2      	lsrs	r2, r0
 800f0dc:	6163      	str	r3, [r4, #20]
 800f0de:	9201      	str	r2, [sp, #4]
 800f0e0:	9b01      	ldr	r3, [sp, #4]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	bf14      	ite	ne
 800f0e6:	2102      	movne	r1, #2
 800f0e8:	2101      	moveq	r1, #1
 800f0ea:	61a3      	str	r3, [r4, #24]
 800f0ec:	6121      	str	r1, [r4, #16]
 800f0ee:	b1c5      	cbz	r5, 800f122 <__d2b+0x96>
 800f0f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f0f4:	4405      	add	r5, r0
 800f0f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f0fa:	603d      	str	r5, [r7, #0]
 800f0fc:	6030      	str	r0, [r6, #0]
 800f0fe:	4620      	mov	r0, r4
 800f100:	b002      	add	sp, #8
 800f102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f106:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f10a:	e7d6      	b.n	800f0ba <__d2b+0x2e>
 800f10c:	6161      	str	r1, [r4, #20]
 800f10e:	e7e7      	b.n	800f0e0 <__d2b+0x54>
 800f110:	a801      	add	r0, sp, #4
 800f112:	f7ff fce3 	bl	800eadc <__lo0bits>
 800f116:	2101      	movs	r1, #1
 800f118:	9b01      	ldr	r3, [sp, #4]
 800f11a:	6121      	str	r1, [r4, #16]
 800f11c:	6163      	str	r3, [r4, #20]
 800f11e:	3020      	adds	r0, #32
 800f120:	e7e5      	b.n	800f0ee <__d2b+0x62>
 800f122:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800f126:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f12a:	6038      	str	r0, [r7, #0]
 800f12c:	6918      	ldr	r0, [r3, #16]
 800f12e:	f7ff fcb5 	bl	800ea9c <__hi0bits>
 800f132:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800f136:	6031      	str	r1, [r6, #0]
 800f138:	e7e1      	b.n	800f0fe <__d2b+0x72>
 800f13a:	bf00      	nop
 800f13c:	08011dc8 	.word	0x08011dc8
 800f140:	08011e54 	.word	0x08011e54

0800f144 <__ratio>:
 800f144:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f148:	4688      	mov	r8, r1
 800f14a:	4669      	mov	r1, sp
 800f14c:	4681      	mov	r9, r0
 800f14e:	f7ff ff49 	bl	800efe4 <__b2d>
 800f152:	460f      	mov	r7, r1
 800f154:	4604      	mov	r4, r0
 800f156:	460d      	mov	r5, r1
 800f158:	4640      	mov	r0, r8
 800f15a:	a901      	add	r1, sp, #4
 800f15c:	f7ff ff42 	bl	800efe4 <__b2d>
 800f160:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f164:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f168:	468b      	mov	fp, r1
 800f16a:	eba3 0c02 	sub.w	ip, r3, r2
 800f16e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f172:	1a9b      	subs	r3, r3, r2
 800f174:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f178:	2b00      	cmp	r3, #0
 800f17a:	bfd5      	itete	le
 800f17c:	460a      	movle	r2, r1
 800f17e:	462a      	movgt	r2, r5
 800f180:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f184:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f188:	bfd8      	it	le
 800f18a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f18e:	465b      	mov	r3, fp
 800f190:	4602      	mov	r2, r0
 800f192:	4639      	mov	r1, r7
 800f194:	4620      	mov	r0, r4
 800f196:	f7f1 fb39 	bl	800080c <__aeabi_ddiv>
 800f19a:	b003      	add	sp, #12
 800f19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f1a0 <__copybits>:
 800f1a0:	3901      	subs	r1, #1
 800f1a2:	b570      	push	{r4, r5, r6, lr}
 800f1a4:	1149      	asrs	r1, r1, #5
 800f1a6:	6914      	ldr	r4, [r2, #16]
 800f1a8:	3101      	adds	r1, #1
 800f1aa:	f102 0314 	add.w	r3, r2, #20
 800f1ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f1b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f1b6:	1f05      	subs	r5, r0, #4
 800f1b8:	42a3      	cmp	r3, r4
 800f1ba:	d30c      	bcc.n	800f1d6 <__copybits+0x36>
 800f1bc:	1aa3      	subs	r3, r4, r2
 800f1be:	3b11      	subs	r3, #17
 800f1c0:	f023 0303 	bic.w	r3, r3, #3
 800f1c4:	3211      	adds	r2, #17
 800f1c6:	42a2      	cmp	r2, r4
 800f1c8:	bf88      	it	hi
 800f1ca:	2300      	movhi	r3, #0
 800f1cc:	4418      	add	r0, r3
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	4288      	cmp	r0, r1
 800f1d2:	d305      	bcc.n	800f1e0 <__copybits+0x40>
 800f1d4:	bd70      	pop	{r4, r5, r6, pc}
 800f1d6:	f853 6b04 	ldr.w	r6, [r3], #4
 800f1da:	f845 6f04 	str.w	r6, [r5, #4]!
 800f1de:	e7eb      	b.n	800f1b8 <__copybits+0x18>
 800f1e0:	f840 3b04 	str.w	r3, [r0], #4
 800f1e4:	e7f4      	b.n	800f1d0 <__copybits+0x30>

0800f1e6 <__any_on>:
 800f1e6:	f100 0214 	add.w	r2, r0, #20
 800f1ea:	6900      	ldr	r0, [r0, #16]
 800f1ec:	114b      	asrs	r3, r1, #5
 800f1ee:	4298      	cmp	r0, r3
 800f1f0:	b510      	push	{r4, lr}
 800f1f2:	db11      	blt.n	800f218 <__any_on+0x32>
 800f1f4:	dd0a      	ble.n	800f20c <__any_on+0x26>
 800f1f6:	f011 011f 	ands.w	r1, r1, #31
 800f1fa:	d007      	beq.n	800f20c <__any_on+0x26>
 800f1fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f200:	fa24 f001 	lsr.w	r0, r4, r1
 800f204:	fa00 f101 	lsl.w	r1, r0, r1
 800f208:	428c      	cmp	r4, r1
 800f20a:	d10b      	bne.n	800f224 <__any_on+0x3e>
 800f20c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f210:	4293      	cmp	r3, r2
 800f212:	d803      	bhi.n	800f21c <__any_on+0x36>
 800f214:	2000      	movs	r0, #0
 800f216:	bd10      	pop	{r4, pc}
 800f218:	4603      	mov	r3, r0
 800f21a:	e7f7      	b.n	800f20c <__any_on+0x26>
 800f21c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f220:	2900      	cmp	r1, #0
 800f222:	d0f5      	beq.n	800f210 <__any_on+0x2a>
 800f224:	2001      	movs	r0, #1
 800f226:	e7f6      	b.n	800f216 <__any_on+0x30>

0800f228 <_calloc_r>:
 800f228:	b570      	push	{r4, r5, r6, lr}
 800f22a:	fba1 5402 	umull	r5, r4, r1, r2
 800f22e:	b934      	cbnz	r4, 800f23e <_calloc_r+0x16>
 800f230:	4629      	mov	r1, r5
 800f232:	f000 f875 	bl	800f320 <_malloc_r>
 800f236:	4606      	mov	r6, r0
 800f238:	b928      	cbnz	r0, 800f246 <_calloc_r+0x1e>
 800f23a:	4630      	mov	r0, r6
 800f23c:	bd70      	pop	{r4, r5, r6, pc}
 800f23e:	220c      	movs	r2, #12
 800f240:	2600      	movs	r6, #0
 800f242:	6002      	str	r2, [r0, #0]
 800f244:	e7f9      	b.n	800f23a <_calloc_r+0x12>
 800f246:	462a      	mov	r2, r5
 800f248:	4621      	mov	r1, r4
 800f24a:	f7fc fbff 	bl	800ba4c <memset>
 800f24e:	e7f4      	b.n	800f23a <_calloc_r+0x12>

0800f250 <_free_r>:
 800f250:	b538      	push	{r3, r4, r5, lr}
 800f252:	4605      	mov	r5, r0
 800f254:	2900      	cmp	r1, #0
 800f256:	d040      	beq.n	800f2da <_free_r+0x8a>
 800f258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f25c:	1f0c      	subs	r4, r1, #4
 800f25e:	2b00      	cmp	r3, #0
 800f260:	bfb8      	it	lt
 800f262:	18e4      	addlt	r4, r4, r3
 800f264:	f000 faae 	bl	800f7c4 <__malloc_lock>
 800f268:	4a1c      	ldr	r2, [pc, #112]	; (800f2dc <_free_r+0x8c>)
 800f26a:	6813      	ldr	r3, [r2, #0]
 800f26c:	b933      	cbnz	r3, 800f27c <_free_r+0x2c>
 800f26e:	6063      	str	r3, [r4, #4]
 800f270:	6014      	str	r4, [r2, #0]
 800f272:	4628      	mov	r0, r5
 800f274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f278:	f000 baaa 	b.w	800f7d0 <__malloc_unlock>
 800f27c:	42a3      	cmp	r3, r4
 800f27e:	d908      	bls.n	800f292 <_free_r+0x42>
 800f280:	6820      	ldr	r0, [r4, #0]
 800f282:	1821      	adds	r1, r4, r0
 800f284:	428b      	cmp	r3, r1
 800f286:	bf01      	itttt	eq
 800f288:	6819      	ldreq	r1, [r3, #0]
 800f28a:	685b      	ldreq	r3, [r3, #4]
 800f28c:	1809      	addeq	r1, r1, r0
 800f28e:	6021      	streq	r1, [r4, #0]
 800f290:	e7ed      	b.n	800f26e <_free_r+0x1e>
 800f292:	461a      	mov	r2, r3
 800f294:	685b      	ldr	r3, [r3, #4]
 800f296:	b10b      	cbz	r3, 800f29c <_free_r+0x4c>
 800f298:	42a3      	cmp	r3, r4
 800f29a:	d9fa      	bls.n	800f292 <_free_r+0x42>
 800f29c:	6811      	ldr	r1, [r2, #0]
 800f29e:	1850      	adds	r0, r2, r1
 800f2a0:	42a0      	cmp	r0, r4
 800f2a2:	d10b      	bne.n	800f2bc <_free_r+0x6c>
 800f2a4:	6820      	ldr	r0, [r4, #0]
 800f2a6:	4401      	add	r1, r0
 800f2a8:	1850      	adds	r0, r2, r1
 800f2aa:	4283      	cmp	r3, r0
 800f2ac:	6011      	str	r1, [r2, #0]
 800f2ae:	d1e0      	bne.n	800f272 <_free_r+0x22>
 800f2b0:	6818      	ldr	r0, [r3, #0]
 800f2b2:	685b      	ldr	r3, [r3, #4]
 800f2b4:	4401      	add	r1, r0
 800f2b6:	6011      	str	r1, [r2, #0]
 800f2b8:	6053      	str	r3, [r2, #4]
 800f2ba:	e7da      	b.n	800f272 <_free_r+0x22>
 800f2bc:	d902      	bls.n	800f2c4 <_free_r+0x74>
 800f2be:	230c      	movs	r3, #12
 800f2c0:	602b      	str	r3, [r5, #0]
 800f2c2:	e7d6      	b.n	800f272 <_free_r+0x22>
 800f2c4:	6820      	ldr	r0, [r4, #0]
 800f2c6:	1821      	adds	r1, r4, r0
 800f2c8:	428b      	cmp	r3, r1
 800f2ca:	bf01      	itttt	eq
 800f2cc:	6819      	ldreq	r1, [r3, #0]
 800f2ce:	685b      	ldreq	r3, [r3, #4]
 800f2d0:	1809      	addeq	r1, r1, r0
 800f2d2:	6021      	streq	r1, [r4, #0]
 800f2d4:	6063      	str	r3, [r4, #4]
 800f2d6:	6054      	str	r4, [r2, #4]
 800f2d8:	e7cb      	b.n	800f272 <_free_r+0x22>
 800f2da:	bd38      	pop	{r3, r4, r5, pc}
 800f2dc:	20001d4c 	.word	0x20001d4c

0800f2e0 <sbrk_aligned>:
 800f2e0:	b570      	push	{r4, r5, r6, lr}
 800f2e2:	4e0e      	ldr	r6, [pc, #56]	; (800f31c <sbrk_aligned+0x3c>)
 800f2e4:	460c      	mov	r4, r1
 800f2e6:	6831      	ldr	r1, [r6, #0]
 800f2e8:	4605      	mov	r5, r0
 800f2ea:	b911      	cbnz	r1, 800f2f2 <sbrk_aligned+0x12>
 800f2ec:	f000 f9ee 	bl	800f6cc <_sbrk_r>
 800f2f0:	6030      	str	r0, [r6, #0]
 800f2f2:	4621      	mov	r1, r4
 800f2f4:	4628      	mov	r0, r5
 800f2f6:	f000 f9e9 	bl	800f6cc <_sbrk_r>
 800f2fa:	1c43      	adds	r3, r0, #1
 800f2fc:	d00a      	beq.n	800f314 <sbrk_aligned+0x34>
 800f2fe:	1cc4      	adds	r4, r0, #3
 800f300:	f024 0403 	bic.w	r4, r4, #3
 800f304:	42a0      	cmp	r0, r4
 800f306:	d007      	beq.n	800f318 <sbrk_aligned+0x38>
 800f308:	1a21      	subs	r1, r4, r0
 800f30a:	4628      	mov	r0, r5
 800f30c:	f000 f9de 	bl	800f6cc <_sbrk_r>
 800f310:	3001      	adds	r0, #1
 800f312:	d101      	bne.n	800f318 <sbrk_aligned+0x38>
 800f314:	f04f 34ff 	mov.w	r4, #4294967295
 800f318:	4620      	mov	r0, r4
 800f31a:	bd70      	pop	{r4, r5, r6, pc}
 800f31c:	20001d50 	.word	0x20001d50

0800f320 <_malloc_r>:
 800f320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f324:	1ccd      	adds	r5, r1, #3
 800f326:	f025 0503 	bic.w	r5, r5, #3
 800f32a:	3508      	adds	r5, #8
 800f32c:	2d0c      	cmp	r5, #12
 800f32e:	bf38      	it	cc
 800f330:	250c      	movcc	r5, #12
 800f332:	2d00      	cmp	r5, #0
 800f334:	4607      	mov	r7, r0
 800f336:	db01      	blt.n	800f33c <_malloc_r+0x1c>
 800f338:	42a9      	cmp	r1, r5
 800f33a:	d905      	bls.n	800f348 <_malloc_r+0x28>
 800f33c:	230c      	movs	r3, #12
 800f33e:	2600      	movs	r6, #0
 800f340:	603b      	str	r3, [r7, #0]
 800f342:	4630      	mov	r0, r6
 800f344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f348:	4e2e      	ldr	r6, [pc, #184]	; (800f404 <_malloc_r+0xe4>)
 800f34a:	f000 fa3b 	bl	800f7c4 <__malloc_lock>
 800f34e:	6833      	ldr	r3, [r6, #0]
 800f350:	461c      	mov	r4, r3
 800f352:	bb34      	cbnz	r4, 800f3a2 <_malloc_r+0x82>
 800f354:	4629      	mov	r1, r5
 800f356:	4638      	mov	r0, r7
 800f358:	f7ff ffc2 	bl	800f2e0 <sbrk_aligned>
 800f35c:	1c43      	adds	r3, r0, #1
 800f35e:	4604      	mov	r4, r0
 800f360:	d14d      	bne.n	800f3fe <_malloc_r+0xde>
 800f362:	6834      	ldr	r4, [r6, #0]
 800f364:	4626      	mov	r6, r4
 800f366:	2e00      	cmp	r6, #0
 800f368:	d140      	bne.n	800f3ec <_malloc_r+0xcc>
 800f36a:	6823      	ldr	r3, [r4, #0]
 800f36c:	4631      	mov	r1, r6
 800f36e:	4638      	mov	r0, r7
 800f370:	eb04 0803 	add.w	r8, r4, r3
 800f374:	f000 f9aa 	bl	800f6cc <_sbrk_r>
 800f378:	4580      	cmp	r8, r0
 800f37a:	d13a      	bne.n	800f3f2 <_malloc_r+0xd2>
 800f37c:	6821      	ldr	r1, [r4, #0]
 800f37e:	3503      	adds	r5, #3
 800f380:	1a6d      	subs	r5, r5, r1
 800f382:	f025 0503 	bic.w	r5, r5, #3
 800f386:	3508      	adds	r5, #8
 800f388:	2d0c      	cmp	r5, #12
 800f38a:	bf38      	it	cc
 800f38c:	250c      	movcc	r5, #12
 800f38e:	4638      	mov	r0, r7
 800f390:	4629      	mov	r1, r5
 800f392:	f7ff ffa5 	bl	800f2e0 <sbrk_aligned>
 800f396:	3001      	adds	r0, #1
 800f398:	d02b      	beq.n	800f3f2 <_malloc_r+0xd2>
 800f39a:	6823      	ldr	r3, [r4, #0]
 800f39c:	442b      	add	r3, r5
 800f39e:	6023      	str	r3, [r4, #0]
 800f3a0:	e00e      	b.n	800f3c0 <_malloc_r+0xa0>
 800f3a2:	6822      	ldr	r2, [r4, #0]
 800f3a4:	1b52      	subs	r2, r2, r5
 800f3a6:	d41e      	bmi.n	800f3e6 <_malloc_r+0xc6>
 800f3a8:	2a0b      	cmp	r2, #11
 800f3aa:	d916      	bls.n	800f3da <_malloc_r+0xba>
 800f3ac:	1961      	adds	r1, r4, r5
 800f3ae:	42a3      	cmp	r3, r4
 800f3b0:	6025      	str	r5, [r4, #0]
 800f3b2:	bf18      	it	ne
 800f3b4:	6059      	strne	r1, [r3, #4]
 800f3b6:	6863      	ldr	r3, [r4, #4]
 800f3b8:	bf08      	it	eq
 800f3ba:	6031      	streq	r1, [r6, #0]
 800f3bc:	5162      	str	r2, [r4, r5]
 800f3be:	604b      	str	r3, [r1, #4]
 800f3c0:	4638      	mov	r0, r7
 800f3c2:	f104 060b 	add.w	r6, r4, #11
 800f3c6:	f000 fa03 	bl	800f7d0 <__malloc_unlock>
 800f3ca:	f026 0607 	bic.w	r6, r6, #7
 800f3ce:	1d23      	adds	r3, r4, #4
 800f3d0:	1af2      	subs	r2, r6, r3
 800f3d2:	d0b6      	beq.n	800f342 <_malloc_r+0x22>
 800f3d4:	1b9b      	subs	r3, r3, r6
 800f3d6:	50a3      	str	r3, [r4, r2]
 800f3d8:	e7b3      	b.n	800f342 <_malloc_r+0x22>
 800f3da:	6862      	ldr	r2, [r4, #4]
 800f3dc:	42a3      	cmp	r3, r4
 800f3de:	bf0c      	ite	eq
 800f3e0:	6032      	streq	r2, [r6, #0]
 800f3e2:	605a      	strne	r2, [r3, #4]
 800f3e4:	e7ec      	b.n	800f3c0 <_malloc_r+0xa0>
 800f3e6:	4623      	mov	r3, r4
 800f3e8:	6864      	ldr	r4, [r4, #4]
 800f3ea:	e7b2      	b.n	800f352 <_malloc_r+0x32>
 800f3ec:	4634      	mov	r4, r6
 800f3ee:	6876      	ldr	r6, [r6, #4]
 800f3f0:	e7b9      	b.n	800f366 <_malloc_r+0x46>
 800f3f2:	230c      	movs	r3, #12
 800f3f4:	4638      	mov	r0, r7
 800f3f6:	603b      	str	r3, [r7, #0]
 800f3f8:	f000 f9ea 	bl	800f7d0 <__malloc_unlock>
 800f3fc:	e7a1      	b.n	800f342 <_malloc_r+0x22>
 800f3fe:	6025      	str	r5, [r4, #0]
 800f400:	e7de      	b.n	800f3c0 <_malloc_r+0xa0>
 800f402:	bf00      	nop
 800f404:	20001d4c 	.word	0x20001d4c

0800f408 <__ssputs_r>:
 800f408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f40c:	688e      	ldr	r6, [r1, #8]
 800f40e:	4682      	mov	sl, r0
 800f410:	429e      	cmp	r6, r3
 800f412:	460c      	mov	r4, r1
 800f414:	4690      	mov	r8, r2
 800f416:	461f      	mov	r7, r3
 800f418:	d838      	bhi.n	800f48c <__ssputs_r+0x84>
 800f41a:	898a      	ldrh	r2, [r1, #12]
 800f41c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f420:	d032      	beq.n	800f488 <__ssputs_r+0x80>
 800f422:	6825      	ldr	r5, [r4, #0]
 800f424:	6909      	ldr	r1, [r1, #16]
 800f426:	3301      	adds	r3, #1
 800f428:	eba5 0901 	sub.w	r9, r5, r1
 800f42c:	6965      	ldr	r5, [r4, #20]
 800f42e:	444b      	add	r3, r9
 800f430:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f434:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f438:	106d      	asrs	r5, r5, #1
 800f43a:	429d      	cmp	r5, r3
 800f43c:	bf38      	it	cc
 800f43e:	461d      	movcc	r5, r3
 800f440:	0553      	lsls	r3, r2, #21
 800f442:	d531      	bpl.n	800f4a8 <__ssputs_r+0xa0>
 800f444:	4629      	mov	r1, r5
 800f446:	f7ff ff6b 	bl	800f320 <_malloc_r>
 800f44a:	4606      	mov	r6, r0
 800f44c:	b950      	cbnz	r0, 800f464 <__ssputs_r+0x5c>
 800f44e:	230c      	movs	r3, #12
 800f450:	f04f 30ff 	mov.w	r0, #4294967295
 800f454:	f8ca 3000 	str.w	r3, [sl]
 800f458:	89a3      	ldrh	r3, [r4, #12]
 800f45a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f45e:	81a3      	strh	r3, [r4, #12]
 800f460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f464:	464a      	mov	r2, r9
 800f466:	6921      	ldr	r1, [r4, #16]
 800f468:	f7fc fae2 	bl	800ba30 <memcpy>
 800f46c:	89a3      	ldrh	r3, [r4, #12]
 800f46e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f476:	81a3      	strh	r3, [r4, #12]
 800f478:	6126      	str	r6, [r4, #16]
 800f47a:	444e      	add	r6, r9
 800f47c:	6026      	str	r6, [r4, #0]
 800f47e:	463e      	mov	r6, r7
 800f480:	6165      	str	r5, [r4, #20]
 800f482:	eba5 0509 	sub.w	r5, r5, r9
 800f486:	60a5      	str	r5, [r4, #8]
 800f488:	42be      	cmp	r6, r7
 800f48a:	d900      	bls.n	800f48e <__ssputs_r+0x86>
 800f48c:	463e      	mov	r6, r7
 800f48e:	4632      	mov	r2, r6
 800f490:	4641      	mov	r1, r8
 800f492:	6820      	ldr	r0, [r4, #0]
 800f494:	f000 f97c 	bl	800f790 <memmove>
 800f498:	68a3      	ldr	r3, [r4, #8]
 800f49a:	2000      	movs	r0, #0
 800f49c:	1b9b      	subs	r3, r3, r6
 800f49e:	60a3      	str	r3, [r4, #8]
 800f4a0:	6823      	ldr	r3, [r4, #0]
 800f4a2:	4433      	add	r3, r6
 800f4a4:	6023      	str	r3, [r4, #0]
 800f4a6:	e7db      	b.n	800f460 <__ssputs_r+0x58>
 800f4a8:	462a      	mov	r2, r5
 800f4aa:	f000 f997 	bl	800f7dc <_realloc_r>
 800f4ae:	4606      	mov	r6, r0
 800f4b0:	2800      	cmp	r0, #0
 800f4b2:	d1e1      	bne.n	800f478 <__ssputs_r+0x70>
 800f4b4:	4650      	mov	r0, sl
 800f4b6:	6921      	ldr	r1, [r4, #16]
 800f4b8:	f7ff feca 	bl	800f250 <_free_r>
 800f4bc:	e7c7      	b.n	800f44e <__ssputs_r+0x46>
	...

0800f4c0 <_svfiprintf_r>:
 800f4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4c4:	4698      	mov	r8, r3
 800f4c6:	898b      	ldrh	r3, [r1, #12]
 800f4c8:	4607      	mov	r7, r0
 800f4ca:	061b      	lsls	r3, r3, #24
 800f4cc:	460d      	mov	r5, r1
 800f4ce:	4614      	mov	r4, r2
 800f4d0:	b09d      	sub	sp, #116	; 0x74
 800f4d2:	d50e      	bpl.n	800f4f2 <_svfiprintf_r+0x32>
 800f4d4:	690b      	ldr	r3, [r1, #16]
 800f4d6:	b963      	cbnz	r3, 800f4f2 <_svfiprintf_r+0x32>
 800f4d8:	2140      	movs	r1, #64	; 0x40
 800f4da:	f7ff ff21 	bl	800f320 <_malloc_r>
 800f4de:	6028      	str	r0, [r5, #0]
 800f4e0:	6128      	str	r0, [r5, #16]
 800f4e2:	b920      	cbnz	r0, 800f4ee <_svfiprintf_r+0x2e>
 800f4e4:	230c      	movs	r3, #12
 800f4e6:	603b      	str	r3, [r7, #0]
 800f4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ec:	e0d1      	b.n	800f692 <_svfiprintf_r+0x1d2>
 800f4ee:	2340      	movs	r3, #64	; 0x40
 800f4f0:	616b      	str	r3, [r5, #20]
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	9309      	str	r3, [sp, #36]	; 0x24
 800f4f6:	2320      	movs	r3, #32
 800f4f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f4fc:	2330      	movs	r3, #48	; 0x30
 800f4fe:	f04f 0901 	mov.w	r9, #1
 800f502:	f8cd 800c 	str.w	r8, [sp, #12]
 800f506:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f6ac <_svfiprintf_r+0x1ec>
 800f50a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f50e:	4623      	mov	r3, r4
 800f510:	469a      	mov	sl, r3
 800f512:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f516:	b10a      	cbz	r2, 800f51c <_svfiprintf_r+0x5c>
 800f518:	2a25      	cmp	r2, #37	; 0x25
 800f51a:	d1f9      	bne.n	800f510 <_svfiprintf_r+0x50>
 800f51c:	ebba 0b04 	subs.w	fp, sl, r4
 800f520:	d00b      	beq.n	800f53a <_svfiprintf_r+0x7a>
 800f522:	465b      	mov	r3, fp
 800f524:	4622      	mov	r2, r4
 800f526:	4629      	mov	r1, r5
 800f528:	4638      	mov	r0, r7
 800f52a:	f7ff ff6d 	bl	800f408 <__ssputs_r>
 800f52e:	3001      	adds	r0, #1
 800f530:	f000 80aa 	beq.w	800f688 <_svfiprintf_r+0x1c8>
 800f534:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f536:	445a      	add	r2, fp
 800f538:	9209      	str	r2, [sp, #36]	; 0x24
 800f53a:	f89a 3000 	ldrb.w	r3, [sl]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	f000 80a2 	beq.w	800f688 <_svfiprintf_r+0x1c8>
 800f544:	2300      	movs	r3, #0
 800f546:	f04f 32ff 	mov.w	r2, #4294967295
 800f54a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f54e:	f10a 0a01 	add.w	sl, sl, #1
 800f552:	9304      	str	r3, [sp, #16]
 800f554:	9307      	str	r3, [sp, #28]
 800f556:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f55a:	931a      	str	r3, [sp, #104]	; 0x68
 800f55c:	4654      	mov	r4, sl
 800f55e:	2205      	movs	r2, #5
 800f560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f564:	4851      	ldr	r0, [pc, #324]	; (800f6ac <_svfiprintf_r+0x1ec>)
 800f566:	f7ff f999 	bl	800e89c <memchr>
 800f56a:	9a04      	ldr	r2, [sp, #16]
 800f56c:	b9d8      	cbnz	r0, 800f5a6 <_svfiprintf_r+0xe6>
 800f56e:	06d0      	lsls	r0, r2, #27
 800f570:	bf44      	itt	mi
 800f572:	2320      	movmi	r3, #32
 800f574:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f578:	0711      	lsls	r1, r2, #28
 800f57a:	bf44      	itt	mi
 800f57c:	232b      	movmi	r3, #43	; 0x2b
 800f57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f582:	f89a 3000 	ldrb.w	r3, [sl]
 800f586:	2b2a      	cmp	r3, #42	; 0x2a
 800f588:	d015      	beq.n	800f5b6 <_svfiprintf_r+0xf6>
 800f58a:	4654      	mov	r4, sl
 800f58c:	2000      	movs	r0, #0
 800f58e:	f04f 0c0a 	mov.w	ip, #10
 800f592:	9a07      	ldr	r2, [sp, #28]
 800f594:	4621      	mov	r1, r4
 800f596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f59a:	3b30      	subs	r3, #48	; 0x30
 800f59c:	2b09      	cmp	r3, #9
 800f59e:	d94e      	bls.n	800f63e <_svfiprintf_r+0x17e>
 800f5a0:	b1b0      	cbz	r0, 800f5d0 <_svfiprintf_r+0x110>
 800f5a2:	9207      	str	r2, [sp, #28]
 800f5a4:	e014      	b.n	800f5d0 <_svfiprintf_r+0x110>
 800f5a6:	eba0 0308 	sub.w	r3, r0, r8
 800f5aa:	fa09 f303 	lsl.w	r3, r9, r3
 800f5ae:	4313      	orrs	r3, r2
 800f5b0:	46a2      	mov	sl, r4
 800f5b2:	9304      	str	r3, [sp, #16]
 800f5b4:	e7d2      	b.n	800f55c <_svfiprintf_r+0x9c>
 800f5b6:	9b03      	ldr	r3, [sp, #12]
 800f5b8:	1d19      	adds	r1, r3, #4
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	9103      	str	r1, [sp, #12]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	bfbb      	ittet	lt
 800f5c2:	425b      	neglt	r3, r3
 800f5c4:	f042 0202 	orrlt.w	r2, r2, #2
 800f5c8:	9307      	strge	r3, [sp, #28]
 800f5ca:	9307      	strlt	r3, [sp, #28]
 800f5cc:	bfb8      	it	lt
 800f5ce:	9204      	strlt	r2, [sp, #16]
 800f5d0:	7823      	ldrb	r3, [r4, #0]
 800f5d2:	2b2e      	cmp	r3, #46	; 0x2e
 800f5d4:	d10c      	bne.n	800f5f0 <_svfiprintf_r+0x130>
 800f5d6:	7863      	ldrb	r3, [r4, #1]
 800f5d8:	2b2a      	cmp	r3, #42	; 0x2a
 800f5da:	d135      	bne.n	800f648 <_svfiprintf_r+0x188>
 800f5dc:	9b03      	ldr	r3, [sp, #12]
 800f5de:	3402      	adds	r4, #2
 800f5e0:	1d1a      	adds	r2, r3, #4
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	9203      	str	r2, [sp, #12]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	bfb8      	it	lt
 800f5ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800f5ee:	9305      	str	r3, [sp, #20]
 800f5f0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800f6b0 <_svfiprintf_r+0x1f0>
 800f5f4:	2203      	movs	r2, #3
 800f5f6:	4650      	mov	r0, sl
 800f5f8:	7821      	ldrb	r1, [r4, #0]
 800f5fa:	f7ff f94f 	bl	800e89c <memchr>
 800f5fe:	b140      	cbz	r0, 800f612 <_svfiprintf_r+0x152>
 800f600:	2340      	movs	r3, #64	; 0x40
 800f602:	eba0 000a 	sub.w	r0, r0, sl
 800f606:	fa03 f000 	lsl.w	r0, r3, r0
 800f60a:	9b04      	ldr	r3, [sp, #16]
 800f60c:	3401      	adds	r4, #1
 800f60e:	4303      	orrs	r3, r0
 800f610:	9304      	str	r3, [sp, #16]
 800f612:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f616:	2206      	movs	r2, #6
 800f618:	4826      	ldr	r0, [pc, #152]	; (800f6b4 <_svfiprintf_r+0x1f4>)
 800f61a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f61e:	f7ff f93d 	bl	800e89c <memchr>
 800f622:	2800      	cmp	r0, #0
 800f624:	d038      	beq.n	800f698 <_svfiprintf_r+0x1d8>
 800f626:	4b24      	ldr	r3, [pc, #144]	; (800f6b8 <_svfiprintf_r+0x1f8>)
 800f628:	bb1b      	cbnz	r3, 800f672 <_svfiprintf_r+0x1b2>
 800f62a:	9b03      	ldr	r3, [sp, #12]
 800f62c:	3307      	adds	r3, #7
 800f62e:	f023 0307 	bic.w	r3, r3, #7
 800f632:	3308      	adds	r3, #8
 800f634:	9303      	str	r3, [sp, #12]
 800f636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f638:	4433      	add	r3, r6
 800f63a:	9309      	str	r3, [sp, #36]	; 0x24
 800f63c:	e767      	b.n	800f50e <_svfiprintf_r+0x4e>
 800f63e:	460c      	mov	r4, r1
 800f640:	2001      	movs	r0, #1
 800f642:	fb0c 3202 	mla	r2, ip, r2, r3
 800f646:	e7a5      	b.n	800f594 <_svfiprintf_r+0xd4>
 800f648:	2300      	movs	r3, #0
 800f64a:	f04f 0c0a 	mov.w	ip, #10
 800f64e:	4619      	mov	r1, r3
 800f650:	3401      	adds	r4, #1
 800f652:	9305      	str	r3, [sp, #20]
 800f654:	4620      	mov	r0, r4
 800f656:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f65a:	3a30      	subs	r2, #48	; 0x30
 800f65c:	2a09      	cmp	r2, #9
 800f65e:	d903      	bls.n	800f668 <_svfiprintf_r+0x1a8>
 800f660:	2b00      	cmp	r3, #0
 800f662:	d0c5      	beq.n	800f5f0 <_svfiprintf_r+0x130>
 800f664:	9105      	str	r1, [sp, #20]
 800f666:	e7c3      	b.n	800f5f0 <_svfiprintf_r+0x130>
 800f668:	4604      	mov	r4, r0
 800f66a:	2301      	movs	r3, #1
 800f66c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f670:	e7f0      	b.n	800f654 <_svfiprintf_r+0x194>
 800f672:	ab03      	add	r3, sp, #12
 800f674:	9300      	str	r3, [sp, #0]
 800f676:	462a      	mov	r2, r5
 800f678:	4638      	mov	r0, r7
 800f67a:	4b10      	ldr	r3, [pc, #64]	; (800f6bc <_svfiprintf_r+0x1fc>)
 800f67c:	a904      	add	r1, sp, #16
 800f67e:	f7fc fa8b 	bl	800bb98 <_printf_float>
 800f682:	1c42      	adds	r2, r0, #1
 800f684:	4606      	mov	r6, r0
 800f686:	d1d6      	bne.n	800f636 <_svfiprintf_r+0x176>
 800f688:	89ab      	ldrh	r3, [r5, #12]
 800f68a:	065b      	lsls	r3, r3, #25
 800f68c:	f53f af2c 	bmi.w	800f4e8 <_svfiprintf_r+0x28>
 800f690:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f692:	b01d      	add	sp, #116	; 0x74
 800f694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f698:	ab03      	add	r3, sp, #12
 800f69a:	9300      	str	r3, [sp, #0]
 800f69c:	462a      	mov	r2, r5
 800f69e:	4638      	mov	r0, r7
 800f6a0:	4b06      	ldr	r3, [pc, #24]	; (800f6bc <_svfiprintf_r+0x1fc>)
 800f6a2:	a904      	add	r1, sp, #16
 800f6a4:	f7fc fd14 	bl	800c0d0 <_printf_i>
 800f6a8:	e7eb      	b.n	800f682 <_svfiprintf_r+0x1c2>
 800f6aa:	bf00      	nop
 800f6ac:	08011fac 	.word	0x08011fac
 800f6b0:	08011fb2 	.word	0x08011fb2
 800f6b4:	08011fb6 	.word	0x08011fb6
 800f6b8:	0800bb99 	.word	0x0800bb99
 800f6bc:	0800f409 	.word	0x0800f409

0800f6c0 <nan>:
 800f6c0:	2000      	movs	r0, #0
 800f6c2:	4901      	ldr	r1, [pc, #4]	; (800f6c8 <nan+0x8>)
 800f6c4:	4770      	bx	lr
 800f6c6:	bf00      	nop
 800f6c8:	7ff80000 	.word	0x7ff80000

0800f6cc <_sbrk_r>:
 800f6cc:	b538      	push	{r3, r4, r5, lr}
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	4d05      	ldr	r5, [pc, #20]	; (800f6e8 <_sbrk_r+0x1c>)
 800f6d2:	4604      	mov	r4, r0
 800f6d4:	4608      	mov	r0, r1
 800f6d6:	602b      	str	r3, [r5, #0]
 800f6d8:	f7f5 fbdc 	bl	8004e94 <_sbrk>
 800f6dc:	1c43      	adds	r3, r0, #1
 800f6de:	d102      	bne.n	800f6e6 <_sbrk_r+0x1a>
 800f6e0:	682b      	ldr	r3, [r5, #0]
 800f6e2:	b103      	cbz	r3, 800f6e6 <_sbrk_r+0x1a>
 800f6e4:	6023      	str	r3, [r4, #0]
 800f6e6:	bd38      	pop	{r3, r4, r5, pc}
 800f6e8:	20001d54 	.word	0x20001d54

0800f6ec <strncmp>:
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	b510      	push	{r4, lr}
 800f6f0:	b172      	cbz	r2, 800f710 <strncmp+0x24>
 800f6f2:	3901      	subs	r1, #1
 800f6f4:	1884      	adds	r4, r0, r2
 800f6f6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f6fa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f6fe:	4290      	cmp	r0, r2
 800f700:	d101      	bne.n	800f706 <strncmp+0x1a>
 800f702:	42a3      	cmp	r3, r4
 800f704:	d101      	bne.n	800f70a <strncmp+0x1e>
 800f706:	1a80      	subs	r0, r0, r2
 800f708:	bd10      	pop	{r4, pc}
 800f70a:	2800      	cmp	r0, #0
 800f70c:	d1f3      	bne.n	800f6f6 <strncmp+0xa>
 800f70e:	e7fa      	b.n	800f706 <strncmp+0x1a>
 800f710:	4610      	mov	r0, r2
 800f712:	e7f9      	b.n	800f708 <strncmp+0x1c>

0800f714 <__ascii_wctomb>:
 800f714:	4603      	mov	r3, r0
 800f716:	4608      	mov	r0, r1
 800f718:	b141      	cbz	r1, 800f72c <__ascii_wctomb+0x18>
 800f71a:	2aff      	cmp	r2, #255	; 0xff
 800f71c:	d904      	bls.n	800f728 <__ascii_wctomb+0x14>
 800f71e:	228a      	movs	r2, #138	; 0x8a
 800f720:	f04f 30ff 	mov.w	r0, #4294967295
 800f724:	601a      	str	r2, [r3, #0]
 800f726:	4770      	bx	lr
 800f728:	2001      	movs	r0, #1
 800f72a:	700a      	strb	r2, [r1, #0]
 800f72c:	4770      	bx	lr
	...

0800f730 <__assert_func>:
 800f730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f732:	4614      	mov	r4, r2
 800f734:	461a      	mov	r2, r3
 800f736:	4b09      	ldr	r3, [pc, #36]	; (800f75c <__assert_func+0x2c>)
 800f738:	4605      	mov	r5, r0
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	68d8      	ldr	r0, [r3, #12]
 800f73e:	b14c      	cbz	r4, 800f754 <__assert_func+0x24>
 800f740:	4b07      	ldr	r3, [pc, #28]	; (800f760 <__assert_func+0x30>)
 800f742:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f746:	9100      	str	r1, [sp, #0]
 800f748:	462b      	mov	r3, r5
 800f74a:	4906      	ldr	r1, [pc, #24]	; (800f764 <__assert_func+0x34>)
 800f74c:	f000 f80e 	bl	800f76c <fiprintf>
 800f750:	f000 fa8a 	bl	800fc68 <abort>
 800f754:	4b04      	ldr	r3, [pc, #16]	; (800f768 <__assert_func+0x38>)
 800f756:	461c      	mov	r4, r3
 800f758:	e7f3      	b.n	800f742 <__assert_func+0x12>
 800f75a:	bf00      	nop
 800f75c:	20000018 	.word	0x20000018
 800f760:	08011fbd 	.word	0x08011fbd
 800f764:	08011fca 	.word	0x08011fca
 800f768:	08011ff8 	.word	0x08011ff8

0800f76c <fiprintf>:
 800f76c:	b40e      	push	{r1, r2, r3}
 800f76e:	b503      	push	{r0, r1, lr}
 800f770:	4601      	mov	r1, r0
 800f772:	ab03      	add	r3, sp, #12
 800f774:	4805      	ldr	r0, [pc, #20]	; (800f78c <fiprintf+0x20>)
 800f776:	f853 2b04 	ldr.w	r2, [r3], #4
 800f77a:	6800      	ldr	r0, [r0, #0]
 800f77c:	9301      	str	r3, [sp, #4]
 800f77e:	f000 f883 	bl	800f888 <_vfiprintf_r>
 800f782:	b002      	add	sp, #8
 800f784:	f85d eb04 	ldr.w	lr, [sp], #4
 800f788:	b003      	add	sp, #12
 800f78a:	4770      	bx	lr
 800f78c:	20000018 	.word	0x20000018

0800f790 <memmove>:
 800f790:	4288      	cmp	r0, r1
 800f792:	b510      	push	{r4, lr}
 800f794:	eb01 0402 	add.w	r4, r1, r2
 800f798:	d902      	bls.n	800f7a0 <memmove+0x10>
 800f79a:	4284      	cmp	r4, r0
 800f79c:	4623      	mov	r3, r4
 800f79e:	d807      	bhi.n	800f7b0 <memmove+0x20>
 800f7a0:	1e43      	subs	r3, r0, #1
 800f7a2:	42a1      	cmp	r1, r4
 800f7a4:	d008      	beq.n	800f7b8 <memmove+0x28>
 800f7a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f7ae:	e7f8      	b.n	800f7a2 <memmove+0x12>
 800f7b0:	4601      	mov	r1, r0
 800f7b2:	4402      	add	r2, r0
 800f7b4:	428a      	cmp	r2, r1
 800f7b6:	d100      	bne.n	800f7ba <memmove+0x2a>
 800f7b8:	bd10      	pop	{r4, pc}
 800f7ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f7be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f7c2:	e7f7      	b.n	800f7b4 <memmove+0x24>

0800f7c4 <__malloc_lock>:
 800f7c4:	4801      	ldr	r0, [pc, #4]	; (800f7cc <__malloc_lock+0x8>)
 800f7c6:	f000 bc0b 	b.w	800ffe0 <__retarget_lock_acquire_recursive>
 800f7ca:	bf00      	nop
 800f7cc:	20001d58 	.word	0x20001d58

0800f7d0 <__malloc_unlock>:
 800f7d0:	4801      	ldr	r0, [pc, #4]	; (800f7d8 <__malloc_unlock+0x8>)
 800f7d2:	f000 bc06 	b.w	800ffe2 <__retarget_lock_release_recursive>
 800f7d6:	bf00      	nop
 800f7d8:	20001d58 	.word	0x20001d58

0800f7dc <_realloc_r>:
 800f7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e0:	4680      	mov	r8, r0
 800f7e2:	4614      	mov	r4, r2
 800f7e4:	460e      	mov	r6, r1
 800f7e6:	b921      	cbnz	r1, 800f7f2 <_realloc_r+0x16>
 800f7e8:	4611      	mov	r1, r2
 800f7ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7ee:	f7ff bd97 	b.w	800f320 <_malloc_r>
 800f7f2:	b92a      	cbnz	r2, 800f800 <_realloc_r+0x24>
 800f7f4:	f7ff fd2c 	bl	800f250 <_free_r>
 800f7f8:	4625      	mov	r5, r4
 800f7fa:	4628      	mov	r0, r5
 800f7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f800:	f000 fc56 	bl	80100b0 <_malloc_usable_size_r>
 800f804:	4284      	cmp	r4, r0
 800f806:	4607      	mov	r7, r0
 800f808:	d802      	bhi.n	800f810 <_realloc_r+0x34>
 800f80a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f80e:	d812      	bhi.n	800f836 <_realloc_r+0x5a>
 800f810:	4621      	mov	r1, r4
 800f812:	4640      	mov	r0, r8
 800f814:	f7ff fd84 	bl	800f320 <_malloc_r>
 800f818:	4605      	mov	r5, r0
 800f81a:	2800      	cmp	r0, #0
 800f81c:	d0ed      	beq.n	800f7fa <_realloc_r+0x1e>
 800f81e:	42bc      	cmp	r4, r7
 800f820:	4622      	mov	r2, r4
 800f822:	4631      	mov	r1, r6
 800f824:	bf28      	it	cs
 800f826:	463a      	movcs	r2, r7
 800f828:	f7fc f902 	bl	800ba30 <memcpy>
 800f82c:	4631      	mov	r1, r6
 800f82e:	4640      	mov	r0, r8
 800f830:	f7ff fd0e 	bl	800f250 <_free_r>
 800f834:	e7e1      	b.n	800f7fa <_realloc_r+0x1e>
 800f836:	4635      	mov	r5, r6
 800f838:	e7df      	b.n	800f7fa <_realloc_r+0x1e>

0800f83a <__sfputc_r>:
 800f83a:	6893      	ldr	r3, [r2, #8]
 800f83c:	b410      	push	{r4}
 800f83e:	3b01      	subs	r3, #1
 800f840:	2b00      	cmp	r3, #0
 800f842:	6093      	str	r3, [r2, #8]
 800f844:	da07      	bge.n	800f856 <__sfputc_r+0x1c>
 800f846:	6994      	ldr	r4, [r2, #24]
 800f848:	42a3      	cmp	r3, r4
 800f84a:	db01      	blt.n	800f850 <__sfputc_r+0x16>
 800f84c:	290a      	cmp	r1, #10
 800f84e:	d102      	bne.n	800f856 <__sfputc_r+0x1c>
 800f850:	bc10      	pop	{r4}
 800f852:	f000 b949 	b.w	800fae8 <__swbuf_r>
 800f856:	6813      	ldr	r3, [r2, #0]
 800f858:	1c58      	adds	r0, r3, #1
 800f85a:	6010      	str	r0, [r2, #0]
 800f85c:	7019      	strb	r1, [r3, #0]
 800f85e:	4608      	mov	r0, r1
 800f860:	bc10      	pop	{r4}
 800f862:	4770      	bx	lr

0800f864 <__sfputs_r>:
 800f864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f866:	4606      	mov	r6, r0
 800f868:	460f      	mov	r7, r1
 800f86a:	4614      	mov	r4, r2
 800f86c:	18d5      	adds	r5, r2, r3
 800f86e:	42ac      	cmp	r4, r5
 800f870:	d101      	bne.n	800f876 <__sfputs_r+0x12>
 800f872:	2000      	movs	r0, #0
 800f874:	e007      	b.n	800f886 <__sfputs_r+0x22>
 800f876:	463a      	mov	r2, r7
 800f878:	4630      	mov	r0, r6
 800f87a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f87e:	f7ff ffdc 	bl	800f83a <__sfputc_r>
 800f882:	1c43      	adds	r3, r0, #1
 800f884:	d1f3      	bne.n	800f86e <__sfputs_r+0xa>
 800f886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f888 <_vfiprintf_r>:
 800f888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f88c:	460d      	mov	r5, r1
 800f88e:	4614      	mov	r4, r2
 800f890:	4698      	mov	r8, r3
 800f892:	4606      	mov	r6, r0
 800f894:	b09d      	sub	sp, #116	; 0x74
 800f896:	b118      	cbz	r0, 800f8a0 <_vfiprintf_r+0x18>
 800f898:	6983      	ldr	r3, [r0, #24]
 800f89a:	b90b      	cbnz	r3, 800f8a0 <_vfiprintf_r+0x18>
 800f89c:	f000 fb02 	bl	800fea4 <__sinit>
 800f8a0:	4b89      	ldr	r3, [pc, #548]	; (800fac8 <_vfiprintf_r+0x240>)
 800f8a2:	429d      	cmp	r5, r3
 800f8a4:	d11b      	bne.n	800f8de <_vfiprintf_r+0x56>
 800f8a6:	6875      	ldr	r5, [r6, #4]
 800f8a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f8aa:	07d9      	lsls	r1, r3, #31
 800f8ac:	d405      	bmi.n	800f8ba <_vfiprintf_r+0x32>
 800f8ae:	89ab      	ldrh	r3, [r5, #12]
 800f8b0:	059a      	lsls	r2, r3, #22
 800f8b2:	d402      	bmi.n	800f8ba <_vfiprintf_r+0x32>
 800f8b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f8b6:	f000 fb93 	bl	800ffe0 <__retarget_lock_acquire_recursive>
 800f8ba:	89ab      	ldrh	r3, [r5, #12]
 800f8bc:	071b      	lsls	r3, r3, #28
 800f8be:	d501      	bpl.n	800f8c4 <_vfiprintf_r+0x3c>
 800f8c0:	692b      	ldr	r3, [r5, #16]
 800f8c2:	b9eb      	cbnz	r3, 800f900 <_vfiprintf_r+0x78>
 800f8c4:	4629      	mov	r1, r5
 800f8c6:	4630      	mov	r0, r6
 800f8c8:	f000 f960 	bl	800fb8c <__swsetup_r>
 800f8cc:	b1c0      	cbz	r0, 800f900 <_vfiprintf_r+0x78>
 800f8ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f8d0:	07dc      	lsls	r4, r3, #31
 800f8d2:	d50e      	bpl.n	800f8f2 <_vfiprintf_r+0x6a>
 800f8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8d8:	b01d      	add	sp, #116	; 0x74
 800f8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8de:	4b7b      	ldr	r3, [pc, #492]	; (800facc <_vfiprintf_r+0x244>)
 800f8e0:	429d      	cmp	r5, r3
 800f8e2:	d101      	bne.n	800f8e8 <_vfiprintf_r+0x60>
 800f8e4:	68b5      	ldr	r5, [r6, #8]
 800f8e6:	e7df      	b.n	800f8a8 <_vfiprintf_r+0x20>
 800f8e8:	4b79      	ldr	r3, [pc, #484]	; (800fad0 <_vfiprintf_r+0x248>)
 800f8ea:	429d      	cmp	r5, r3
 800f8ec:	bf08      	it	eq
 800f8ee:	68f5      	ldreq	r5, [r6, #12]
 800f8f0:	e7da      	b.n	800f8a8 <_vfiprintf_r+0x20>
 800f8f2:	89ab      	ldrh	r3, [r5, #12]
 800f8f4:	0598      	lsls	r0, r3, #22
 800f8f6:	d4ed      	bmi.n	800f8d4 <_vfiprintf_r+0x4c>
 800f8f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f8fa:	f000 fb72 	bl	800ffe2 <__retarget_lock_release_recursive>
 800f8fe:	e7e9      	b.n	800f8d4 <_vfiprintf_r+0x4c>
 800f900:	2300      	movs	r3, #0
 800f902:	9309      	str	r3, [sp, #36]	; 0x24
 800f904:	2320      	movs	r3, #32
 800f906:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f90a:	2330      	movs	r3, #48	; 0x30
 800f90c:	f04f 0901 	mov.w	r9, #1
 800f910:	f8cd 800c 	str.w	r8, [sp, #12]
 800f914:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800fad4 <_vfiprintf_r+0x24c>
 800f918:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f91c:	4623      	mov	r3, r4
 800f91e:	469a      	mov	sl, r3
 800f920:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f924:	b10a      	cbz	r2, 800f92a <_vfiprintf_r+0xa2>
 800f926:	2a25      	cmp	r2, #37	; 0x25
 800f928:	d1f9      	bne.n	800f91e <_vfiprintf_r+0x96>
 800f92a:	ebba 0b04 	subs.w	fp, sl, r4
 800f92e:	d00b      	beq.n	800f948 <_vfiprintf_r+0xc0>
 800f930:	465b      	mov	r3, fp
 800f932:	4622      	mov	r2, r4
 800f934:	4629      	mov	r1, r5
 800f936:	4630      	mov	r0, r6
 800f938:	f7ff ff94 	bl	800f864 <__sfputs_r>
 800f93c:	3001      	adds	r0, #1
 800f93e:	f000 80aa 	beq.w	800fa96 <_vfiprintf_r+0x20e>
 800f942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f944:	445a      	add	r2, fp
 800f946:	9209      	str	r2, [sp, #36]	; 0x24
 800f948:	f89a 3000 	ldrb.w	r3, [sl]
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	f000 80a2 	beq.w	800fa96 <_vfiprintf_r+0x20e>
 800f952:	2300      	movs	r3, #0
 800f954:	f04f 32ff 	mov.w	r2, #4294967295
 800f958:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f95c:	f10a 0a01 	add.w	sl, sl, #1
 800f960:	9304      	str	r3, [sp, #16]
 800f962:	9307      	str	r3, [sp, #28]
 800f964:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f968:	931a      	str	r3, [sp, #104]	; 0x68
 800f96a:	4654      	mov	r4, sl
 800f96c:	2205      	movs	r2, #5
 800f96e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f972:	4858      	ldr	r0, [pc, #352]	; (800fad4 <_vfiprintf_r+0x24c>)
 800f974:	f7fe ff92 	bl	800e89c <memchr>
 800f978:	9a04      	ldr	r2, [sp, #16]
 800f97a:	b9d8      	cbnz	r0, 800f9b4 <_vfiprintf_r+0x12c>
 800f97c:	06d1      	lsls	r1, r2, #27
 800f97e:	bf44      	itt	mi
 800f980:	2320      	movmi	r3, #32
 800f982:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f986:	0713      	lsls	r3, r2, #28
 800f988:	bf44      	itt	mi
 800f98a:	232b      	movmi	r3, #43	; 0x2b
 800f98c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f990:	f89a 3000 	ldrb.w	r3, [sl]
 800f994:	2b2a      	cmp	r3, #42	; 0x2a
 800f996:	d015      	beq.n	800f9c4 <_vfiprintf_r+0x13c>
 800f998:	4654      	mov	r4, sl
 800f99a:	2000      	movs	r0, #0
 800f99c:	f04f 0c0a 	mov.w	ip, #10
 800f9a0:	9a07      	ldr	r2, [sp, #28]
 800f9a2:	4621      	mov	r1, r4
 800f9a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9a8:	3b30      	subs	r3, #48	; 0x30
 800f9aa:	2b09      	cmp	r3, #9
 800f9ac:	d94e      	bls.n	800fa4c <_vfiprintf_r+0x1c4>
 800f9ae:	b1b0      	cbz	r0, 800f9de <_vfiprintf_r+0x156>
 800f9b0:	9207      	str	r2, [sp, #28]
 800f9b2:	e014      	b.n	800f9de <_vfiprintf_r+0x156>
 800f9b4:	eba0 0308 	sub.w	r3, r0, r8
 800f9b8:	fa09 f303 	lsl.w	r3, r9, r3
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	46a2      	mov	sl, r4
 800f9c0:	9304      	str	r3, [sp, #16]
 800f9c2:	e7d2      	b.n	800f96a <_vfiprintf_r+0xe2>
 800f9c4:	9b03      	ldr	r3, [sp, #12]
 800f9c6:	1d19      	adds	r1, r3, #4
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	9103      	str	r1, [sp, #12]
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	bfbb      	ittet	lt
 800f9d0:	425b      	neglt	r3, r3
 800f9d2:	f042 0202 	orrlt.w	r2, r2, #2
 800f9d6:	9307      	strge	r3, [sp, #28]
 800f9d8:	9307      	strlt	r3, [sp, #28]
 800f9da:	bfb8      	it	lt
 800f9dc:	9204      	strlt	r2, [sp, #16]
 800f9de:	7823      	ldrb	r3, [r4, #0]
 800f9e0:	2b2e      	cmp	r3, #46	; 0x2e
 800f9e2:	d10c      	bne.n	800f9fe <_vfiprintf_r+0x176>
 800f9e4:	7863      	ldrb	r3, [r4, #1]
 800f9e6:	2b2a      	cmp	r3, #42	; 0x2a
 800f9e8:	d135      	bne.n	800fa56 <_vfiprintf_r+0x1ce>
 800f9ea:	9b03      	ldr	r3, [sp, #12]
 800f9ec:	3402      	adds	r4, #2
 800f9ee:	1d1a      	adds	r2, r3, #4
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	9203      	str	r2, [sp, #12]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	bfb8      	it	lt
 800f9f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800f9fc:	9305      	str	r3, [sp, #20]
 800f9fe:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800fad8 <_vfiprintf_r+0x250>
 800fa02:	2203      	movs	r2, #3
 800fa04:	4650      	mov	r0, sl
 800fa06:	7821      	ldrb	r1, [r4, #0]
 800fa08:	f7fe ff48 	bl	800e89c <memchr>
 800fa0c:	b140      	cbz	r0, 800fa20 <_vfiprintf_r+0x198>
 800fa0e:	2340      	movs	r3, #64	; 0x40
 800fa10:	eba0 000a 	sub.w	r0, r0, sl
 800fa14:	fa03 f000 	lsl.w	r0, r3, r0
 800fa18:	9b04      	ldr	r3, [sp, #16]
 800fa1a:	3401      	adds	r4, #1
 800fa1c:	4303      	orrs	r3, r0
 800fa1e:	9304      	str	r3, [sp, #16]
 800fa20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa24:	2206      	movs	r2, #6
 800fa26:	482d      	ldr	r0, [pc, #180]	; (800fadc <_vfiprintf_r+0x254>)
 800fa28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fa2c:	f7fe ff36 	bl	800e89c <memchr>
 800fa30:	2800      	cmp	r0, #0
 800fa32:	d03f      	beq.n	800fab4 <_vfiprintf_r+0x22c>
 800fa34:	4b2a      	ldr	r3, [pc, #168]	; (800fae0 <_vfiprintf_r+0x258>)
 800fa36:	bb1b      	cbnz	r3, 800fa80 <_vfiprintf_r+0x1f8>
 800fa38:	9b03      	ldr	r3, [sp, #12]
 800fa3a:	3307      	adds	r3, #7
 800fa3c:	f023 0307 	bic.w	r3, r3, #7
 800fa40:	3308      	adds	r3, #8
 800fa42:	9303      	str	r3, [sp, #12]
 800fa44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa46:	443b      	add	r3, r7
 800fa48:	9309      	str	r3, [sp, #36]	; 0x24
 800fa4a:	e767      	b.n	800f91c <_vfiprintf_r+0x94>
 800fa4c:	460c      	mov	r4, r1
 800fa4e:	2001      	movs	r0, #1
 800fa50:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa54:	e7a5      	b.n	800f9a2 <_vfiprintf_r+0x11a>
 800fa56:	2300      	movs	r3, #0
 800fa58:	f04f 0c0a 	mov.w	ip, #10
 800fa5c:	4619      	mov	r1, r3
 800fa5e:	3401      	adds	r4, #1
 800fa60:	9305      	str	r3, [sp, #20]
 800fa62:	4620      	mov	r0, r4
 800fa64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa68:	3a30      	subs	r2, #48	; 0x30
 800fa6a:	2a09      	cmp	r2, #9
 800fa6c:	d903      	bls.n	800fa76 <_vfiprintf_r+0x1ee>
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d0c5      	beq.n	800f9fe <_vfiprintf_r+0x176>
 800fa72:	9105      	str	r1, [sp, #20]
 800fa74:	e7c3      	b.n	800f9fe <_vfiprintf_r+0x176>
 800fa76:	4604      	mov	r4, r0
 800fa78:	2301      	movs	r3, #1
 800fa7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa7e:	e7f0      	b.n	800fa62 <_vfiprintf_r+0x1da>
 800fa80:	ab03      	add	r3, sp, #12
 800fa82:	9300      	str	r3, [sp, #0]
 800fa84:	462a      	mov	r2, r5
 800fa86:	4630      	mov	r0, r6
 800fa88:	4b16      	ldr	r3, [pc, #88]	; (800fae4 <_vfiprintf_r+0x25c>)
 800fa8a:	a904      	add	r1, sp, #16
 800fa8c:	f7fc f884 	bl	800bb98 <_printf_float>
 800fa90:	4607      	mov	r7, r0
 800fa92:	1c78      	adds	r0, r7, #1
 800fa94:	d1d6      	bne.n	800fa44 <_vfiprintf_r+0x1bc>
 800fa96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa98:	07d9      	lsls	r1, r3, #31
 800fa9a:	d405      	bmi.n	800faa8 <_vfiprintf_r+0x220>
 800fa9c:	89ab      	ldrh	r3, [r5, #12]
 800fa9e:	059a      	lsls	r2, r3, #22
 800faa0:	d402      	bmi.n	800faa8 <_vfiprintf_r+0x220>
 800faa2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800faa4:	f000 fa9d 	bl	800ffe2 <__retarget_lock_release_recursive>
 800faa8:	89ab      	ldrh	r3, [r5, #12]
 800faaa:	065b      	lsls	r3, r3, #25
 800faac:	f53f af12 	bmi.w	800f8d4 <_vfiprintf_r+0x4c>
 800fab0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fab2:	e711      	b.n	800f8d8 <_vfiprintf_r+0x50>
 800fab4:	ab03      	add	r3, sp, #12
 800fab6:	9300      	str	r3, [sp, #0]
 800fab8:	462a      	mov	r2, r5
 800faba:	4630      	mov	r0, r6
 800fabc:	4b09      	ldr	r3, [pc, #36]	; (800fae4 <_vfiprintf_r+0x25c>)
 800fabe:	a904      	add	r1, sp, #16
 800fac0:	f7fc fb06 	bl	800c0d0 <_printf_i>
 800fac4:	e7e4      	b.n	800fa90 <_vfiprintf_r+0x208>
 800fac6:	bf00      	nop
 800fac8:	0801201c 	.word	0x0801201c
 800facc:	0801203c 	.word	0x0801203c
 800fad0:	08011ffc 	.word	0x08011ffc
 800fad4:	08011fac 	.word	0x08011fac
 800fad8:	08011fb2 	.word	0x08011fb2
 800fadc:	08011fb6 	.word	0x08011fb6
 800fae0:	0800bb99 	.word	0x0800bb99
 800fae4:	0800f865 	.word	0x0800f865

0800fae8 <__swbuf_r>:
 800fae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faea:	460e      	mov	r6, r1
 800faec:	4614      	mov	r4, r2
 800faee:	4605      	mov	r5, r0
 800faf0:	b118      	cbz	r0, 800fafa <__swbuf_r+0x12>
 800faf2:	6983      	ldr	r3, [r0, #24]
 800faf4:	b90b      	cbnz	r3, 800fafa <__swbuf_r+0x12>
 800faf6:	f000 f9d5 	bl	800fea4 <__sinit>
 800fafa:	4b21      	ldr	r3, [pc, #132]	; (800fb80 <__swbuf_r+0x98>)
 800fafc:	429c      	cmp	r4, r3
 800fafe:	d12b      	bne.n	800fb58 <__swbuf_r+0x70>
 800fb00:	686c      	ldr	r4, [r5, #4]
 800fb02:	69a3      	ldr	r3, [r4, #24]
 800fb04:	60a3      	str	r3, [r4, #8]
 800fb06:	89a3      	ldrh	r3, [r4, #12]
 800fb08:	071a      	lsls	r2, r3, #28
 800fb0a:	d52f      	bpl.n	800fb6c <__swbuf_r+0x84>
 800fb0c:	6923      	ldr	r3, [r4, #16]
 800fb0e:	b36b      	cbz	r3, 800fb6c <__swbuf_r+0x84>
 800fb10:	6923      	ldr	r3, [r4, #16]
 800fb12:	6820      	ldr	r0, [r4, #0]
 800fb14:	b2f6      	uxtb	r6, r6
 800fb16:	1ac0      	subs	r0, r0, r3
 800fb18:	6963      	ldr	r3, [r4, #20]
 800fb1a:	4637      	mov	r7, r6
 800fb1c:	4283      	cmp	r3, r0
 800fb1e:	dc04      	bgt.n	800fb2a <__swbuf_r+0x42>
 800fb20:	4621      	mov	r1, r4
 800fb22:	4628      	mov	r0, r5
 800fb24:	f000 f92a 	bl	800fd7c <_fflush_r>
 800fb28:	bb30      	cbnz	r0, 800fb78 <__swbuf_r+0x90>
 800fb2a:	68a3      	ldr	r3, [r4, #8]
 800fb2c:	3001      	adds	r0, #1
 800fb2e:	3b01      	subs	r3, #1
 800fb30:	60a3      	str	r3, [r4, #8]
 800fb32:	6823      	ldr	r3, [r4, #0]
 800fb34:	1c5a      	adds	r2, r3, #1
 800fb36:	6022      	str	r2, [r4, #0]
 800fb38:	701e      	strb	r6, [r3, #0]
 800fb3a:	6963      	ldr	r3, [r4, #20]
 800fb3c:	4283      	cmp	r3, r0
 800fb3e:	d004      	beq.n	800fb4a <__swbuf_r+0x62>
 800fb40:	89a3      	ldrh	r3, [r4, #12]
 800fb42:	07db      	lsls	r3, r3, #31
 800fb44:	d506      	bpl.n	800fb54 <__swbuf_r+0x6c>
 800fb46:	2e0a      	cmp	r6, #10
 800fb48:	d104      	bne.n	800fb54 <__swbuf_r+0x6c>
 800fb4a:	4621      	mov	r1, r4
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	f000 f915 	bl	800fd7c <_fflush_r>
 800fb52:	b988      	cbnz	r0, 800fb78 <__swbuf_r+0x90>
 800fb54:	4638      	mov	r0, r7
 800fb56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb58:	4b0a      	ldr	r3, [pc, #40]	; (800fb84 <__swbuf_r+0x9c>)
 800fb5a:	429c      	cmp	r4, r3
 800fb5c:	d101      	bne.n	800fb62 <__swbuf_r+0x7a>
 800fb5e:	68ac      	ldr	r4, [r5, #8]
 800fb60:	e7cf      	b.n	800fb02 <__swbuf_r+0x1a>
 800fb62:	4b09      	ldr	r3, [pc, #36]	; (800fb88 <__swbuf_r+0xa0>)
 800fb64:	429c      	cmp	r4, r3
 800fb66:	bf08      	it	eq
 800fb68:	68ec      	ldreq	r4, [r5, #12]
 800fb6a:	e7ca      	b.n	800fb02 <__swbuf_r+0x1a>
 800fb6c:	4621      	mov	r1, r4
 800fb6e:	4628      	mov	r0, r5
 800fb70:	f000 f80c 	bl	800fb8c <__swsetup_r>
 800fb74:	2800      	cmp	r0, #0
 800fb76:	d0cb      	beq.n	800fb10 <__swbuf_r+0x28>
 800fb78:	f04f 37ff 	mov.w	r7, #4294967295
 800fb7c:	e7ea      	b.n	800fb54 <__swbuf_r+0x6c>
 800fb7e:	bf00      	nop
 800fb80:	0801201c 	.word	0x0801201c
 800fb84:	0801203c 	.word	0x0801203c
 800fb88:	08011ffc 	.word	0x08011ffc

0800fb8c <__swsetup_r>:
 800fb8c:	4b32      	ldr	r3, [pc, #200]	; (800fc58 <__swsetup_r+0xcc>)
 800fb8e:	b570      	push	{r4, r5, r6, lr}
 800fb90:	681d      	ldr	r5, [r3, #0]
 800fb92:	4606      	mov	r6, r0
 800fb94:	460c      	mov	r4, r1
 800fb96:	b125      	cbz	r5, 800fba2 <__swsetup_r+0x16>
 800fb98:	69ab      	ldr	r3, [r5, #24]
 800fb9a:	b913      	cbnz	r3, 800fba2 <__swsetup_r+0x16>
 800fb9c:	4628      	mov	r0, r5
 800fb9e:	f000 f981 	bl	800fea4 <__sinit>
 800fba2:	4b2e      	ldr	r3, [pc, #184]	; (800fc5c <__swsetup_r+0xd0>)
 800fba4:	429c      	cmp	r4, r3
 800fba6:	d10f      	bne.n	800fbc8 <__swsetup_r+0x3c>
 800fba8:	686c      	ldr	r4, [r5, #4]
 800fbaa:	89a3      	ldrh	r3, [r4, #12]
 800fbac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fbb0:	0719      	lsls	r1, r3, #28
 800fbb2:	d42c      	bmi.n	800fc0e <__swsetup_r+0x82>
 800fbb4:	06dd      	lsls	r5, r3, #27
 800fbb6:	d411      	bmi.n	800fbdc <__swsetup_r+0x50>
 800fbb8:	2309      	movs	r3, #9
 800fbba:	6033      	str	r3, [r6, #0]
 800fbbc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800fbc4:	81a3      	strh	r3, [r4, #12]
 800fbc6:	e03e      	b.n	800fc46 <__swsetup_r+0xba>
 800fbc8:	4b25      	ldr	r3, [pc, #148]	; (800fc60 <__swsetup_r+0xd4>)
 800fbca:	429c      	cmp	r4, r3
 800fbcc:	d101      	bne.n	800fbd2 <__swsetup_r+0x46>
 800fbce:	68ac      	ldr	r4, [r5, #8]
 800fbd0:	e7eb      	b.n	800fbaa <__swsetup_r+0x1e>
 800fbd2:	4b24      	ldr	r3, [pc, #144]	; (800fc64 <__swsetup_r+0xd8>)
 800fbd4:	429c      	cmp	r4, r3
 800fbd6:	bf08      	it	eq
 800fbd8:	68ec      	ldreq	r4, [r5, #12]
 800fbda:	e7e6      	b.n	800fbaa <__swsetup_r+0x1e>
 800fbdc:	0758      	lsls	r0, r3, #29
 800fbde:	d512      	bpl.n	800fc06 <__swsetup_r+0x7a>
 800fbe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fbe2:	b141      	cbz	r1, 800fbf6 <__swsetup_r+0x6a>
 800fbe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fbe8:	4299      	cmp	r1, r3
 800fbea:	d002      	beq.n	800fbf2 <__swsetup_r+0x66>
 800fbec:	4630      	mov	r0, r6
 800fbee:	f7ff fb2f 	bl	800f250 <_free_r>
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	6363      	str	r3, [r4, #52]	; 0x34
 800fbf6:	89a3      	ldrh	r3, [r4, #12]
 800fbf8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fbfc:	81a3      	strh	r3, [r4, #12]
 800fbfe:	2300      	movs	r3, #0
 800fc00:	6063      	str	r3, [r4, #4]
 800fc02:	6923      	ldr	r3, [r4, #16]
 800fc04:	6023      	str	r3, [r4, #0]
 800fc06:	89a3      	ldrh	r3, [r4, #12]
 800fc08:	f043 0308 	orr.w	r3, r3, #8
 800fc0c:	81a3      	strh	r3, [r4, #12]
 800fc0e:	6923      	ldr	r3, [r4, #16]
 800fc10:	b94b      	cbnz	r3, 800fc26 <__swsetup_r+0x9a>
 800fc12:	89a3      	ldrh	r3, [r4, #12]
 800fc14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fc18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc1c:	d003      	beq.n	800fc26 <__swsetup_r+0x9a>
 800fc1e:	4621      	mov	r1, r4
 800fc20:	4630      	mov	r0, r6
 800fc22:	f000 fa05 	bl	8010030 <__smakebuf_r>
 800fc26:	89a0      	ldrh	r0, [r4, #12]
 800fc28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fc2c:	f010 0301 	ands.w	r3, r0, #1
 800fc30:	d00a      	beq.n	800fc48 <__swsetup_r+0xbc>
 800fc32:	2300      	movs	r3, #0
 800fc34:	60a3      	str	r3, [r4, #8]
 800fc36:	6963      	ldr	r3, [r4, #20]
 800fc38:	425b      	negs	r3, r3
 800fc3a:	61a3      	str	r3, [r4, #24]
 800fc3c:	6923      	ldr	r3, [r4, #16]
 800fc3e:	b943      	cbnz	r3, 800fc52 <__swsetup_r+0xc6>
 800fc40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fc44:	d1ba      	bne.n	800fbbc <__swsetup_r+0x30>
 800fc46:	bd70      	pop	{r4, r5, r6, pc}
 800fc48:	0781      	lsls	r1, r0, #30
 800fc4a:	bf58      	it	pl
 800fc4c:	6963      	ldrpl	r3, [r4, #20]
 800fc4e:	60a3      	str	r3, [r4, #8]
 800fc50:	e7f4      	b.n	800fc3c <__swsetup_r+0xb0>
 800fc52:	2000      	movs	r0, #0
 800fc54:	e7f7      	b.n	800fc46 <__swsetup_r+0xba>
 800fc56:	bf00      	nop
 800fc58:	20000018 	.word	0x20000018
 800fc5c:	0801201c 	.word	0x0801201c
 800fc60:	0801203c 	.word	0x0801203c
 800fc64:	08011ffc 	.word	0x08011ffc

0800fc68 <abort>:
 800fc68:	2006      	movs	r0, #6
 800fc6a:	b508      	push	{r3, lr}
 800fc6c:	f000 fa50 	bl	8010110 <raise>
 800fc70:	2001      	movs	r0, #1
 800fc72:	f7f5 f89c 	bl	8004dae <_exit>
	...

0800fc78 <__sflush_r>:
 800fc78:	898a      	ldrh	r2, [r1, #12]
 800fc7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc7c:	4605      	mov	r5, r0
 800fc7e:	0710      	lsls	r0, r2, #28
 800fc80:	460c      	mov	r4, r1
 800fc82:	d457      	bmi.n	800fd34 <__sflush_r+0xbc>
 800fc84:	684b      	ldr	r3, [r1, #4]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	dc04      	bgt.n	800fc94 <__sflush_r+0x1c>
 800fc8a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	dc01      	bgt.n	800fc94 <__sflush_r+0x1c>
 800fc90:	2000      	movs	r0, #0
 800fc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fc96:	2e00      	cmp	r6, #0
 800fc98:	d0fa      	beq.n	800fc90 <__sflush_r+0x18>
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fca0:	682f      	ldr	r7, [r5, #0]
 800fca2:	602b      	str	r3, [r5, #0]
 800fca4:	d032      	beq.n	800fd0c <__sflush_r+0x94>
 800fca6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fca8:	89a3      	ldrh	r3, [r4, #12]
 800fcaa:	075a      	lsls	r2, r3, #29
 800fcac:	d505      	bpl.n	800fcba <__sflush_r+0x42>
 800fcae:	6863      	ldr	r3, [r4, #4]
 800fcb0:	1ac0      	subs	r0, r0, r3
 800fcb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fcb4:	b10b      	cbz	r3, 800fcba <__sflush_r+0x42>
 800fcb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fcb8:	1ac0      	subs	r0, r0, r3
 800fcba:	2300      	movs	r3, #0
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fcc0:	4628      	mov	r0, r5
 800fcc2:	6a21      	ldr	r1, [r4, #32]
 800fcc4:	47b0      	blx	r6
 800fcc6:	1c43      	adds	r3, r0, #1
 800fcc8:	89a3      	ldrh	r3, [r4, #12]
 800fcca:	d106      	bne.n	800fcda <__sflush_r+0x62>
 800fccc:	6829      	ldr	r1, [r5, #0]
 800fcce:	291d      	cmp	r1, #29
 800fcd0:	d82c      	bhi.n	800fd2c <__sflush_r+0xb4>
 800fcd2:	4a29      	ldr	r2, [pc, #164]	; (800fd78 <__sflush_r+0x100>)
 800fcd4:	40ca      	lsrs	r2, r1
 800fcd6:	07d6      	lsls	r6, r2, #31
 800fcd8:	d528      	bpl.n	800fd2c <__sflush_r+0xb4>
 800fcda:	2200      	movs	r2, #0
 800fcdc:	6062      	str	r2, [r4, #4]
 800fcde:	6922      	ldr	r2, [r4, #16]
 800fce0:	04d9      	lsls	r1, r3, #19
 800fce2:	6022      	str	r2, [r4, #0]
 800fce4:	d504      	bpl.n	800fcf0 <__sflush_r+0x78>
 800fce6:	1c42      	adds	r2, r0, #1
 800fce8:	d101      	bne.n	800fcee <__sflush_r+0x76>
 800fcea:	682b      	ldr	r3, [r5, #0]
 800fcec:	b903      	cbnz	r3, 800fcf0 <__sflush_r+0x78>
 800fcee:	6560      	str	r0, [r4, #84]	; 0x54
 800fcf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fcf2:	602f      	str	r7, [r5, #0]
 800fcf4:	2900      	cmp	r1, #0
 800fcf6:	d0cb      	beq.n	800fc90 <__sflush_r+0x18>
 800fcf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fcfc:	4299      	cmp	r1, r3
 800fcfe:	d002      	beq.n	800fd06 <__sflush_r+0x8e>
 800fd00:	4628      	mov	r0, r5
 800fd02:	f7ff faa5 	bl	800f250 <_free_r>
 800fd06:	2000      	movs	r0, #0
 800fd08:	6360      	str	r0, [r4, #52]	; 0x34
 800fd0a:	e7c2      	b.n	800fc92 <__sflush_r+0x1a>
 800fd0c:	6a21      	ldr	r1, [r4, #32]
 800fd0e:	2301      	movs	r3, #1
 800fd10:	4628      	mov	r0, r5
 800fd12:	47b0      	blx	r6
 800fd14:	1c41      	adds	r1, r0, #1
 800fd16:	d1c7      	bne.n	800fca8 <__sflush_r+0x30>
 800fd18:	682b      	ldr	r3, [r5, #0]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d0c4      	beq.n	800fca8 <__sflush_r+0x30>
 800fd1e:	2b1d      	cmp	r3, #29
 800fd20:	d001      	beq.n	800fd26 <__sflush_r+0xae>
 800fd22:	2b16      	cmp	r3, #22
 800fd24:	d101      	bne.n	800fd2a <__sflush_r+0xb2>
 800fd26:	602f      	str	r7, [r5, #0]
 800fd28:	e7b2      	b.n	800fc90 <__sflush_r+0x18>
 800fd2a:	89a3      	ldrh	r3, [r4, #12]
 800fd2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd30:	81a3      	strh	r3, [r4, #12]
 800fd32:	e7ae      	b.n	800fc92 <__sflush_r+0x1a>
 800fd34:	690f      	ldr	r7, [r1, #16]
 800fd36:	2f00      	cmp	r7, #0
 800fd38:	d0aa      	beq.n	800fc90 <__sflush_r+0x18>
 800fd3a:	0793      	lsls	r3, r2, #30
 800fd3c:	bf18      	it	ne
 800fd3e:	2300      	movne	r3, #0
 800fd40:	680e      	ldr	r6, [r1, #0]
 800fd42:	bf08      	it	eq
 800fd44:	694b      	ldreq	r3, [r1, #20]
 800fd46:	1bf6      	subs	r6, r6, r7
 800fd48:	600f      	str	r7, [r1, #0]
 800fd4a:	608b      	str	r3, [r1, #8]
 800fd4c:	2e00      	cmp	r6, #0
 800fd4e:	dd9f      	ble.n	800fc90 <__sflush_r+0x18>
 800fd50:	4633      	mov	r3, r6
 800fd52:	463a      	mov	r2, r7
 800fd54:	4628      	mov	r0, r5
 800fd56:	6a21      	ldr	r1, [r4, #32]
 800fd58:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800fd5c:	47e0      	blx	ip
 800fd5e:	2800      	cmp	r0, #0
 800fd60:	dc06      	bgt.n	800fd70 <__sflush_r+0xf8>
 800fd62:	89a3      	ldrh	r3, [r4, #12]
 800fd64:	f04f 30ff 	mov.w	r0, #4294967295
 800fd68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd6c:	81a3      	strh	r3, [r4, #12]
 800fd6e:	e790      	b.n	800fc92 <__sflush_r+0x1a>
 800fd70:	4407      	add	r7, r0
 800fd72:	1a36      	subs	r6, r6, r0
 800fd74:	e7ea      	b.n	800fd4c <__sflush_r+0xd4>
 800fd76:	bf00      	nop
 800fd78:	20400001 	.word	0x20400001

0800fd7c <_fflush_r>:
 800fd7c:	b538      	push	{r3, r4, r5, lr}
 800fd7e:	690b      	ldr	r3, [r1, #16]
 800fd80:	4605      	mov	r5, r0
 800fd82:	460c      	mov	r4, r1
 800fd84:	b913      	cbnz	r3, 800fd8c <_fflush_r+0x10>
 800fd86:	2500      	movs	r5, #0
 800fd88:	4628      	mov	r0, r5
 800fd8a:	bd38      	pop	{r3, r4, r5, pc}
 800fd8c:	b118      	cbz	r0, 800fd96 <_fflush_r+0x1a>
 800fd8e:	6983      	ldr	r3, [r0, #24]
 800fd90:	b90b      	cbnz	r3, 800fd96 <_fflush_r+0x1a>
 800fd92:	f000 f887 	bl	800fea4 <__sinit>
 800fd96:	4b14      	ldr	r3, [pc, #80]	; (800fde8 <_fflush_r+0x6c>)
 800fd98:	429c      	cmp	r4, r3
 800fd9a:	d11b      	bne.n	800fdd4 <_fflush_r+0x58>
 800fd9c:	686c      	ldr	r4, [r5, #4]
 800fd9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d0ef      	beq.n	800fd86 <_fflush_r+0xa>
 800fda6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fda8:	07d0      	lsls	r0, r2, #31
 800fdaa:	d404      	bmi.n	800fdb6 <_fflush_r+0x3a>
 800fdac:	0599      	lsls	r1, r3, #22
 800fdae:	d402      	bmi.n	800fdb6 <_fflush_r+0x3a>
 800fdb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fdb2:	f000 f915 	bl	800ffe0 <__retarget_lock_acquire_recursive>
 800fdb6:	4628      	mov	r0, r5
 800fdb8:	4621      	mov	r1, r4
 800fdba:	f7ff ff5d 	bl	800fc78 <__sflush_r>
 800fdbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fdc0:	4605      	mov	r5, r0
 800fdc2:	07da      	lsls	r2, r3, #31
 800fdc4:	d4e0      	bmi.n	800fd88 <_fflush_r+0xc>
 800fdc6:	89a3      	ldrh	r3, [r4, #12]
 800fdc8:	059b      	lsls	r3, r3, #22
 800fdca:	d4dd      	bmi.n	800fd88 <_fflush_r+0xc>
 800fdcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fdce:	f000 f908 	bl	800ffe2 <__retarget_lock_release_recursive>
 800fdd2:	e7d9      	b.n	800fd88 <_fflush_r+0xc>
 800fdd4:	4b05      	ldr	r3, [pc, #20]	; (800fdec <_fflush_r+0x70>)
 800fdd6:	429c      	cmp	r4, r3
 800fdd8:	d101      	bne.n	800fdde <_fflush_r+0x62>
 800fdda:	68ac      	ldr	r4, [r5, #8]
 800fddc:	e7df      	b.n	800fd9e <_fflush_r+0x22>
 800fdde:	4b04      	ldr	r3, [pc, #16]	; (800fdf0 <_fflush_r+0x74>)
 800fde0:	429c      	cmp	r4, r3
 800fde2:	bf08      	it	eq
 800fde4:	68ec      	ldreq	r4, [r5, #12]
 800fde6:	e7da      	b.n	800fd9e <_fflush_r+0x22>
 800fde8:	0801201c 	.word	0x0801201c
 800fdec:	0801203c 	.word	0x0801203c
 800fdf0:	08011ffc 	.word	0x08011ffc

0800fdf4 <std>:
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	b510      	push	{r4, lr}
 800fdf8:	4604      	mov	r4, r0
 800fdfa:	e9c0 3300 	strd	r3, r3, [r0]
 800fdfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fe02:	6083      	str	r3, [r0, #8]
 800fe04:	8181      	strh	r1, [r0, #12]
 800fe06:	6643      	str	r3, [r0, #100]	; 0x64
 800fe08:	81c2      	strh	r2, [r0, #14]
 800fe0a:	6183      	str	r3, [r0, #24]
 800fe0c:	4619      	mov	r1, r3
 800fe0e:	2208      	movs	r2, #8
 800fe10:	305c      	adds	r0, #92	; 0x5c
 800fe12:	f7fb fe1b 	bl	800ba4c <memset>
 800fe16:	4b05      	ldr	r3, [pc, #20]	; (800fe2c <std+0x38>)
 800fe18:	6224      	str	r4, [r4, #32]
 800fe1a:	6263      	str	r3, [r4, #36]	; 0x24
 800fe1c:	4b04      	ldr	r3, [pc, #16]	; (800fe30 <std+0x3c>)
 800fe1e:	62a3      	str	r3, [r4, #40]	; 0x28
 800fe20:	4b04      	ldr	r3, [pc, #16]	; (800fe34 <std+0x40>)
 800fe22:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fe24:	4b04      	ldr	r3, [pc, #16]	; (800fe38 <std+0x44>)
 800fe26:	6323      	str	r3, [r4, #48]	; 0x30
 800fe28:	bd10      	pop	{r4, pc}
 800fe2a:	bf00      	nop
 800fe2c:	08010149 	.word	0x08010149
 800fe30:	0801016b 	.word	0x0801016b
 800fe34:	080101a3 	.word	0x080101a3
 800fe38:	080101c7 	.word	0x080101c7

0800fe3c <_cleanup_r>:
 800fe3c:	4901      	ldr	r1, [pc, #4]	; (800fe44 <_cleanup_r+0x8>)
 800fe3e:	f000 b8af 	b.w	800ffa0 <_fwalk_reent>
 800fe42:	bf00      	nop
 800fe44:	0800fd7d 	.word	0x0800fd7d

0800fe48 <__sfmoreglue>:
 800fe48:	2268      	movs	r2, #104	; 0x68
 800fe4a:	b570      	push	{r4, r5, r6, lr}
 800fe4c:	1e4d      	subs	r5, r1, #1
 800fe4e:	4355      	muls	r5, r2
 800fe50:	460e      	mov	r6, r1
 800fe52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fe56:	f7ff fa63 	bl	800f320 <_malloc_r>
 800fe5a:	4604      	mov	r4, r0
 800fe5c:	b140      	cbz	r0, 800fe70 <__sfmoreglue+0x28>
 800fe5e:	2100      	movs	r1, #0
 800fe60:	e9c0 1600 	strd	r1, r6, [r0]
 800fe64:	300c      	adds	r0, #12
 800fe66:	60a0      	str	r0, [r4, #8]
 800fe68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fe6c:	f7fb fdee 	bl	800ba4c <memset>
 800fe70:	4620      	mov	r0, r4
 800fe72:	bd70      	pop	{r4, r5, r6, pc}

0800fe74 <__sfp_lock_acquire>:
 800fe74:	4801      	ldr	r0, [pc, #4]	; (800fe7c <__sfp_lock_acquire+0x8>)
 800fe76:	f000 b8b3 	b.w	800ffe0 <__retarget_lock_acquire_recursive>
 800fe7a:	bf00      	nop
 800fe7c:	20001d59 	.word	0x20001d59

0800fe80 <__sfp_lock_release>:
 800fe80:	4801      	ldr	r0, [pc, #4]	; (800fe88 <__sfp_lock_release+0x8>)
 800fe82:	f000 b8ae 	b.w	800ffe2 <__retarget_lock_release_recursive>
 800fe86:	bf00      	nop
 800fe88:	20001d59 	.word	0x20001d59

0800fe8c <__sinit_lock_acquire>:
 800fe8c:	4801      	ldr	r0, [pc, #4]	; (800fe94 <__sinit_lock_acquire+0x8>)
 800fe8e:	f000 b8a7 	b.w	800ffe0 <__retarget_lock_acquire_recursive>
 800fe92:	bf00      	nop
 800fe94:	20001d5a 	.word	0x20001d5a

0800fe98 <__sinit_lock_release>:
 800fe98:	4801      	ldr	r0, [pc, #4]	; (800fea0 <__sinit_lock_release+0x8>)
 800fe9a:	f000 b8a2 	b.w	800ffe2 <__retarget_lock_release_recursive>
 800fe9e:	bf00      	nop
 800fea0:	20001d5a 	.word	0x20001d5a

0800fea4 <__sinit>:
 800fea4:	b510      	push	{r4, lr}
 800fea6:	4604      	mov	r4, r0
 800fea8:	f7ff fff0 	bl	800fe8c <__sinit_lock_acquire>
 800feac:	69a3      	ldr	r3, [r4, #24]
 800feae:	b11b      	cbz	r3, 800feb8 <__sinit+0x14>
 800feb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800feb4:	f7ff bff0 	b.w	800fe98 <__sinit_lock_release>
 800feb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800febc:	6523      	str	r3, [r4, #80]	; 0x50
 800febe:	4b13      	ldr	r3, [pc, #76]	; (800ff0c <__sinit+0x68>)
 800fec0:	4a13      	ldr	r2, [pc, #76]	; (800ff10 <__sinit+0x6c>)
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	62a2      	str	r2, [r4, #40]	; 0x28
 800fec6:	42a3      	cmp	r3, r4
 800fec8:	bf08      	it	eq
 800feca:	2301      	moveq	r3, #1
 800fecc:	4620      	mov	r0, r4
 800fece:	bf08      	it	eq
 800fed0:	61a3      	streq	r3, [r4, #24]
 800fed2:	f000 f81f 	bl	800ff14 <__sfp>
 800fed6:	6060      	str	r0, [r4, #4]
 800fed8:	4620      	mov	r0, r4
 800feda:	f000 f81b 	bl	800ff14 <__sfp>
 800fede:	60a0      	str	r0, [r4, #8]
 800fee0:	4620      	mov	r0, r4
 800fee2:	f000 f817 	bl	800ff14 <__sfp>
 800fee6:	2200      	movs	r2, #0
 800fee8:	2104      	movs	r1, #4
 800feea:	60e0      	str	r0, [r4, #12]
 800feec:	6860      	ldr	r0, [r4, #4]
 800feee:	f7ff ff81 	bl	800fdf4 <std>
 800fef2:	2201      	movs	r2, #1
 800fef4:	2109      	movs	r1, #9
 800fef6:	68a0      	ldr	r0, [r4, #8]
 800fef8:	f7ff ff7c 	bl	800fdf4 <std>
 800fefc:	2202      	movs	r2, #2
 800fefe:	2112      	movs	r1, #18
 800ff00:	68e0      	ldr	r0, [r4, #12]
 800ff02:	f7ff ff77 	bl	800fdf4 <std>
 800ff06:	2301      	movs	r3, #1
 800ff08:	61a3      	str	r3, [r4, #24]
 800ff0a:	e7d1      	b.n	800feb0 <__sinit+0xc>
 800ff0c:	08011bb4 	.word	0x08011bb4
 800ff10:	0800fe3d 	.word	0x0800fe3d

0800ff14 <__sfp>:
 800ff14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff16:	4607      	mov	r7, r0
 800ff18:	f7ff ffac 	bl	800fe74 <__sfp_lock_acquire>
 800ff1c:	4b1e      	ldr	r3, [pc, #120]	; (800ff98 <__sfp+0x84>)
 800ff1e:	681e      	ldr	r6, [r3, #0]
 800ff20:	69b3      	ldr	r3, [r6, #24]
 800ff22:	b913      	cbnz	r3, 800ff2a <__sfp+0x16>
 800ff24:	4630      	mov	r0, r6
 800ff26:	f7ff ffbd 	bl	800fea4 <__sinit>
 800ff2a:	3648      	adds	r6, #72	; 0x48
 800ff2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ff30:	3b01      	subs	r3, #1
 800ff32:	d503      	bpl.n	800ff3c <__sfp+0x28>
 800ff34:	6833      	ldr	r3, [r6, #0]
 800ff36:	b30b      	cbz	r3, 800ff7c <__sfp+0x68>
 800ff38:	6836      	ldr	r6, [r6, #0]
 800ff3a:	e7f7      	b.n	800ff2c <__sfp+0x18>
 800ff3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ff40:	b9d5      	cbnz	r5, 800ff78 <__sfp+0x64>
 800ff42:	4b16      	ldr	r3, [pc, #88]	; (800ff9c <__sfp+0x88>)
 800ff44:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ff48:	60e3      	str	r3, [r4, #12]
 800ff4a:	6665      	str	r5, [r4, #100]	; 0x64
 800ff4c:	f000 f847 	bl	800ffde <__retarget_lock_init_recursive>
 800ff50:	f7ff ff96 	bl	800fe80 <__sfp_lock_release>
 800ff54:	2208      	movs	r2, #8
 800ff56:	4629      	mov	r1, r5
 800ff58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ff5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ff60:	6025      	str	r5, [r4, #0]
 800ff62:	61a5      	str	r5, [r4, #24]
 800ff64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ff68:	f7fb fd70 	bl	800ba4c <memset>
 800ff6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ff70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ff74:	4620      	mov	r0, r4
 800ff76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff78:	3468      	adds	r4, #104	; 0x68
 800ff7a:	e7d9      	b.n	800ff30 <__sfp+0x1c>
 800ff7c:	2104      	movs	r1, #4
 800ff7e:	4638      	mov	r0, r7
 800ff80:	f7ff ff62 	bl	800fe48 <__sfmoreglue>
 800ff84:	4604      	mov	r4, r0
 800ff86:	6030      	str	r0, [r6, #0]
 800ff88:	2800      	cmp	r0, #0
 800ff8a:	d1d5      	bne.n	800ff38 <__sfp+0x24>
 800ff8c:	f7ff ff78 	bl	800fe80 <__sfp_lock_release>
 800ff90:	230c      	movs	r3, #12
 800ff92:	603b      	str	r3, [r7, #0]
 800ff94:	e7ee      	b.n	800ff74 <__sfp+0x60>
 800ff96:	bf00      	nop
 800ff98:	08011bb4 	.word	0x08011bb4
 800ff9c:	ffff0001 	.word	0xffff0001

0800ffa0 <_fwalk_reent>:
 800ffa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffa4:	4606      	mov	r6, r0
 800ffa6:	4688      	mov	r8, r1
 800ffa8:	2700      	movs	r7, #0
 800ffaa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ffae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ffb2:	f1b9 0901 	subs.w	r9, r9, #1
 800ffb6:	d505      	bpl.n	800ffc4 <_fwalk_reent+0x24>
 800ffb8:	6824      	ldr	r4, [r4, #0]
 800ffba:	2c00      	cmp	r4, #0
 800ffbc:	d1f7      	bne.n	800ffae <_fwalk_reent+0xe>
 800ffbe:	4638      	mov	r0, r7
 800ffc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffc4:	89ab      	ldrh	r3, [r5, #12]
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d907      	bls.n	800ffda <_fwalk_reent+0x3a>
 800ffca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ffce:	3301      	adds	r3, #1
 800ffd0:	d003      	beq.n	800ffda <_fwalk_reent+0x3a>
 800ffd2:	4629      	mov	r1, r5
 800ffd4:	4630      	mov	r0, r6
 800ffd6:	47c0      	blx	r8
 800ffd8:	4307      	orrs	r7, r0
 800ffda:	3568      	adds	r5, #104	; 0x68
 800ffdc:	e7e9      	b.n	800ffb2 <_fwalk_reent+0x12>

0800ffde <__retarget_lock_init_recursive>:
 800ffde:	4770      	bx	lr

0800ffe0 <__retarget_lock_acquire_recursive>:
 800ffe0:	4770      	bx	lr

0800ffe2 <__retarget_lock_release_recursive>:
 800ffe2:	4770      	bx	lr

0800ffe4 <__swhatbuf_r>:
 800ffe4:	b570      	push	{r4, r5, r6, lr}
 800ffe6:	460e      	mov	r6, r1
 800ffe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffec:	4614      	mov	r4, r2
 800ffee:	2900      	cmp	r1, #0
 800fff0:	461d      	mov	r5, r3
 800fff2:	b096      	sub	sp, #88	; 0x58
 800fff4:	da08      	bge.n	8010008 <__swhatbuf_r+0x24>
 800fff6:	2200      	movs	r2, #0
 800fff8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fffc:	602a      	str	r2, [r5, #0]
 800fffe:	061a      	lsls	r2, r3, #24
 8010000:	d410      	bmi.n	8010024 <__swhatbuf_r+0x40>
 8010002:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010006:	e00e      	b.n	8010026 <__swhatbuf_r+0x42>
 8010008:	466a      	mov	r2, sp
 801000a:	f000 f903 	bl	8010214 <_fstat_r>
 801000e:	2800      	cmp	r0, #0
 8010010:	dbf1      	blt.n	800fff6 <__swhatbuf_r+0x12>
 8010012:	9a01      	ldr	r2, [sp, #4]
 8010014:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010018:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801001c:	425a      	negs	r2, r3
 801001e:	415a      	adcs	r2, r3
 8010020:	602a      	str	r2, [r5, #0]
 8010022:	e7ee      	b.n	8010002 <__swhatbuf_r+0x1e>
 8010024:	2340      	movs	r3, #64	; 0x40
 8010026:	2000      	movs	r0, #0
 8010028:	6023      	str	r3, [r4, #0]
 801002a:	b016      	add	sp, #88	; 0x58
 801002c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010030 <__smakebuf_r>:
 8010030:	898b      	ldrh	r3, [r1, #12]
 8010032:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010034:	079d      	lsls	r5, r3, #30
 8010036:	4606      	mov	r6, r0
 8010038:	460c      	mov	r4, r1
 801003a:	d507      	bpl.n	801004c <__smakebuf_r+0x1c>
 801003c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010040:	6023      	str	r3, [r4, #0]
 8010042:	6123      	str	r3, [r4, #16]
 8010044:	2301      	movs	r3, #1
 8010046:	6163      	str	r3, [r4, #20]
 8010048:	b002      	add	sp, #8
 801004a:	bd70      	pop	{r4, r5, r6, pc}
 801004c:	466a      	mov	r2, sp
 801004e:	ab01      	add	r3, sp, #4
 8010050:	f7ff ffc8 	bl	800ffe4 <__swhatbuf_r>
 8010054:	9900      	ldr	r1, [sp, #0]
 8010056:	4605      	mov	r5, r0
 8010058:	4630      	mov	r0, r6
 801005a:	f7ff f961 	bl	800f320 <_malloc_r>
 801005e:	b948      	cbnz	r0, 8010074 <__smakebuf_r+0x44>
 8010060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010064:	059a      	lsls	r2, r3, #22
 8010066:	d4ef      	bmi.n	8010048 <__smakebuf_r+0x18>
 8010068:	f023 0303 	bic.w	r3, r3, #3
 801006c:	f043 0302 	orr.w	r3, r3, #2
 8010070:	81a3      	strh	r3, [r4, #12]
 8010072:	e7e3      	b.n	801003c <__smakebuf_r+0xc>
 8010074:	4b0d      	ldr	r3, [pc, #52]	; (80100ac <__smakebuf_r+0x7c>)
 8010076:	62b3      	str	r3, [r6, #40]	; 0x28
 8010078:	89a3      	ldrh	r3, [r4, #12]
 801007a:	6020      	str	r0, [r4, #0]
 801007c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010080:	81a3      	strh	r3, [r4, #12]
 8010082:	9b00      	ldr	r3, [sp, #0]
 8010084:	6120      	str	r0, [r4, #16]
 8010086:	6163      	str	r3, [r4, #20]
 8010088:	9b01      	ldr	r3, [sp, #4]
 801008a:	b15b      	cbz	r3, 80100a4 <__smakebuf_r+0x74>
 801008c:	4630      	mov	r0, r6
 801008e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010092:	f000 f8d1 	bl	8010238 <_isatty_r>
 8010096:	b128      	cbz	r0, 80100a4 <__smakebuf_r+0x74>
 8010098:	89a3      	ldrh	r3, [r4, #12]
 801009a:	f023 0303 	bic.w	r3, r3, #3
 801009e:	f043 0301 	orr.w	r3, r3, #1
 80100a2:	81a3      	strh	r3, [r4, #12]
 80100a4:	89a0      	ldrh	r0, [r4, #12]
 80100a6:	4305      	orrs	r5, r0
 80100a8:	81a5      	strh	r5, [r4, #12]
 80100aa:	e7cd      	b.n	8010048 <__smakebuf_r+0x18>
 80100ac:	0800fe3d 	.word	0x0800fe3d

080100b0 <_malloc_usable_size_r>:
 80100b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80100b4:	1f18      	subs	r0, r3, #4
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	bfbc      	itt	lt
 80100ba:	580b      	ldrlt	r3, [r1, r0]
 80100bc:	18c0      	addlt	r0, r0, r3
 80100be:	4770      	bx	lr

080100c0 <_raise_r>:
 80100c0:	291f      	cmp	r1, #31
 80100c2:	b538      	push	{r3, r4, r5, lr}
 80100c4:	4604      	mov	r4, r0
 80100c6:	460d      	mov	r5, r1
 80100c8:	d904      	bls.n	80100d4 <_raise_r+0x14>
 80100ca:	2316      	movs	r3, #22
 80100cc:	6003      	str	r3, [r0, #0]
 80100ce:	f04f 30ff 	mov.w	r0, #4294967295
 80100d2:	bd38      	pop	{r3, r4, r5, pc}
 80100d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80100d6:	b112      	cbz	r2, 80100de <_raise_r+0x1e>
 80100d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80100dc:	b94b      	cbnz	r3, 80100f2 <_raise_r+0x32>
 80100de:	4620      	mov	r0, r4
 80100e0:	f000 f830 	bl	8010144 <_getpid_r>
 80100e4:	462a      	mov	r2, r5
 80100e6:	4601      	mov	r1, r0
 80100e8:	4620      	mov	r0, r4
 80100ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80100ee:	f000 b817 	b.w	8010120 <_kill_r>
 80100f2:	2b01      	cmp	r3, #1
 80100f4:	d00a      	beq.n	801010c <_raise_r+0x4c>
 80100f6:	1c59      	adds	r1, r3, #1
 80100f8:	d103      	bne.n	8010102 <_raise_r+0x42>
 80100fa:	2316      	movs	r3, #22
 80100fc:	6003      	str	r3, [r0, #0]
 80100fe:	2001      	movs	r0, #1
 8010100:	e7e7      	b.n	80100d2 <_raise_r+0x12>
 8010102:	2400      	movs	r4, #0
 8010104:	4628      	mov	r0, r5
 8010106:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801010a:	4798      	blx	r3
 801010c:	2000      	movs	r0, #0
 801010e:	e7e0      	b.n	80100d2 <_raise_r+0x12>

08010110 <raise>:
 8010110:	4b02      	ldr	r3, [pc, #8]	; (801011c <raise+0xc>)
 8010112:	4601      	mov	r1, r0
 8010114:	6818      	ldr	r0, [r3, #0]
 8010116:	f7ff bfd3 	b.w	80100c0 <_raise_r>
 801011a:	bf00      	nop
 801011c:	20000018 	.word	0x20000018

08010120 <_kill_r>:
 8010120:	b538      	push	{r3, r4, r5, lr}
 8010122:	2300      	movs	r3, #0
 8010124:	4d06      	ldr	r5, [pc, #24]	; (8010140 <_kill_r+0x20>)
 8010126:	4604      	mov	r4, r0
 8010128:	4608      	mov	r0, r1
 801012a:	4611      	mov	r1, r2
 801012c:	602b      	str	r3, [r5, #0]
 801012e:	f7f4 fe2e 	bl	8004d8e <_kill>
 8010132:	1c43      	adds	r3, r0, #1
 8010134:	d102      	bne.n	801013c <_kill_r+0x1c>
 8010136:	682b      	ldr	r3, [r5, #0]
 8010138:	b103      	cbz	r3, 801013c <_kill_r+0x1c>
 801013a:	6023      	str	r3, [r4, #0]
 801013c:	bd38      	pop	{r3, r4, r5, pc}
 801013e:	bf00      	nop
 8010140:	20001d54 	.word	0x20001d54

08010144 <_getpid_r>:
 8010144:	f7f4 be1c 	b.w	8004d80 <_getpid>

08010148 <__sread>:
 8010148:	b510      	push	{r4, lr}
 801014a:	460c      	mov	r4, r1
 801014c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010150:	f000 f894 	bl	801027c <_read_r>
 8010154:	2800      	cmp	r0, #0
 8010156:	bfab      	itete	ge
 8010158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801015a:	89a3      	ldrhlt	r3, [r4, #12]
 801015c:	181b      	addge	r3, r3, r0
 801015e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010162:	bfac      	ite	ge
 8010164:	6563      	strge	r3, [r4, #84]	; 0x54
 8010166:	81a3      	strhlt	r3, [r4, #12]
 8010168:	bd10      	pop	{r4, pc}

0801016a <__swrite>:
 801016a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801016e:	461f      	mov	r7, r3
 8010170:	898b      	ldrh	r3, [r1, #12]
 8010172:	4605      	mov	r5, r0
 8010174:	05db      	lsls	r3, r3, #23
 8010176:	460c      	mov	r4, r1
 8010178:	4616      	mov	r6, r2
 801017a:	d505      	bpl.n	8010188 <__swrite+0x1e>
 801017c:	2302      	movs	r3, #2
 801017e:	2200      	movs	r2, #0
 8010180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010184:	f000 f868 	bl	8010258 <_lseek_r>
 8010188:	89a3      	ldrh	r3, [r4, #12]
 801018a:	4632      	mov	r2, r6
 801018c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010190:	81a3      	strh	r3, [r4, #12]
 8010192:	4628      	mov	r0, r5
 8010194:	463b      	mov	r3, r7
 8010196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801019a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801019e:	f000 b817 	b.w	80101d0 <_write_r>

080101a2 <__sseek>:
 80101a2:	b510      	push	{r4, lr}
 80101a4:	460c      	mov	r4, r1
 80101a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101aa:	f000 f855 	bl	8010258 <_lseek_r>
 80101ae:	1c43      	adds	r3, r0, #1
 80101b0:	89a3      	ldrh	r3, [r4, #12]
 80101b2:	bf15      	itete	ne
 80101b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80101b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80101ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80101be:	81a3      	strheq	r3, [r4, #12]
 80101c0:	bf18      	it	ne
 80101c2:	81a3      	strhne	r3, [r4, #12]
 80101c4:	bd10      	pop	{r4, pc}

080101c6 <__sclose>:
 80101c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101ca:	f000 b813 	b.w	80101f4 <_close_r>
	...

080101d0 <_write_r>:
 80101d0:	b538      	push	{r3, r4, r5, lr}
 80101d2:	4604      	mov	r4, r0
 80101d4:	4608      	mov	r0, r1
 80101d6:	4611      	mov	r1, r2
 80101d8:	2200      	movs	r2, #0
 80101da:	4d05      	ldr	r5, [pc, #20]	; (80101f0 <_write_r+0x20>)
 80101dc:	602a      	str	r2, [r5, #0]
 80101de:	461a      	mov	r2, r3
 80101e0:	f7f4 fe0c 	bl	8004dfc <_write>
 80101e4:	1c43      	adds	r3, r0, #1
 80101e6:	d102      	bne.n	80101ee <_write_r+0x1e>
 80101e8:	682b      	ldr	r3, [r5, #0]
 80101ea:	b103      	cbz	r3, 80101ee <_write_r+0x1e>
 80101ec:	6023      	str	r3, [r4, #0]
 80101ee:	bd38      	pop	{r3, r4, r5, pc}
 80101f0:	20001d54 	.word	0x20001d54

080101f4 <_close_r>:
 80101f4:	b538      	push	{r3, r4, r5, lr}
 80101f6:	2300      	movs	r3, #0
 80101f8:	4d05      	ldr	r5, [pc, #20]	; (8010210 <_close_r+0x1c>)
 80101fa:	4604      	mov	r4, r0
 80101fc:	4608      	mov	r0, r1
 80101fe:	602b      	str	r3, [r5, #0]
 8010200:	f7f4 fe18 	bl	8004e34 <_close>
 8010204:	1c43      	adds	r3, r0, #1
 8010206:	d102      	bne.n	801020e <_close_r+0x1a>
 8010208:	682b      	ldr	r3, [r5, #0]
 801020a:	b103      	cbz	r3, 801020e <_close_r+0x1a>
 801020c:	6023      	str	r3, [r4, #0]
 801020e:	bd38      	pop	{r3, r4, r5, pc}
 8010210:	20001d54 	.word	0x20001d54

08010214 <_fstat_r>:
 8010214:	b538      	push	{r3, r4, r5, lr}
 8010216:	2300      	movs	r3, #0
 8010218:	4d06      	ldr	r5, [pc, #24]	; (8010234 <_fstat_r+0x20>)
 801021a:	4604      	mov	r4, r0
 801021c:	4608      	mov	r0, r1
 801021e:	4611      	mov	r1, r2
 8010220:	602b      	str	r3, [r5, #0]
 8010222:	f7f4 fe12 	bl	8004e4a <_fstat>
 8010226:	1c43      	adds	r3, r0, #1
 8010228:	d102      	bne.n	8010230 <_fstat_r+0x1c>
 801022a:	682b      	ldr	r3, [r5, #0]
 801022c:	b103      	cbz	r3, 8010230 <_fstat_r+0x1c>
 801022e:	6023      	str	r3, [r4, #0]
 8010230:	bd38      	pop	{r3, r4, r5, pc}
 8010232:	bf00      	nop
 8010234:	20001d54 	.word	0x20001d54

08010238 <_isatty_r>:
 8010238:	b538      	push	{r3, r4, r5, lr}
 801023a:	2300      	movs	r3, #0
 801023c:	4d05      	ldr	r5, [pc, #20]	; (8010254 <_isatty_r+0x1c>)
 801023e:	4604      	mov	r4, r0
 8010240:	4608      	mov	r0, r1
 8010242:	602b      	str	r3, [r5, #0]
 8010244:	f7f4 fe10 	bl	8004e68 <_isatty>
 8010248:	1c43      	adds	r3, r0, #1
 801024a:	d102      	bne.n	8010252 <_isatty_r+0x1a>
 801024c:	682b      	ldr	r3, [r5, #0]
 801024e:	b103      	cbz	r3, 8010252 <_isatty_r+0x1a>
 8010250:	6023      	str	r3, [r4, #0]
 8010252:	bd38      	pop	{r3, r4, r5, pc}
 8010254:	20001d54 	.word	0x20001d54

08010258 <_lseek_r>:
 8010258:	b538      	push	{r3, r4, r5, lr}
 801025a:	4604      	mov	r4, r0
 801025c:	4608      	mov	r0, r1
 801025e:	4611      	mov	r1, r2
 8010260:	2200      	movs	r2, #0
 8010262:	4d05      	ldr	r5, [pc, #20]	; (8010278 <_lseek_r+0x20>)
 8010264:	602a      	str	r2, [r5, #0]
 8010266:	461a      	mov	r2, r3
 8010268:	f7f4 fe08 	bl	8004e7c <_lseek>
 801026c:	1c43      	adds	r3, r0, #1
 801026e:	d102      	bne.n	8010276 <_lseek_r+0x1e>
 8010270:	682b      	ldr	r3, [r5, #0]
 8010272:	b103      	cbz	r3, 8010276 <_lseek_r+0x1e>
 8010274:	6023      	str	r3, [r4, #0]
 8010276:	bd38      	pop	{r3, r4, r5, pc}
 8010278:	20001d54 	.word	0x20001d54

0801027c <_read_r>:
 801027c:	b538      	push	{r3, r4, r5, lr}
 801027e:	4604      	mov	r4, r0
 8010280:	4608      	mov	r0, r1
 8010282:	4611      	mov	r1, r2
 8010284:	2200      	movs	r2, #0
 8010286:	4d05      	ldr	r5, [pc, #20]	; (801029c <_read_r+0x20>)
 8010288:	602a      	str	r2, [r5, #0]
 801028a:	461a      	mov	r2, r3
 801028c:	f7f4 fd99 	bl	8004dc2 <_read>
 8010290:	1c43      	adds	r3, r0, #1
 8010292:	d102      	bne.n	801029a <_read_r+0x1e>
 8010294:	682b      	ldr	r3, [r5, #0]
 8010296:	b103      	cbz	r3, 801029a <_read_r+0x1e>
 8010298:	6023      	str	r3, [r4, #0]
 801029a:	bd38      	pop	{r3, r4, r5, pc}
 801029c:	20001d54 	.word	0x20001d54

080102a0 <_init>:
 80102a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102a2:	bf00      	nop
 80102a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102a6:	bc08      	pop	{r3}
 80102a8:	469e      	mov	lr, r3
 80102aa:	4770      	bx	lr

080102ac <_fini>:
 80102ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102ae:	bf00      	nop
 80102b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102b2:	bc08      	pop	{r3}
 80102b4:	469e      	mov	lr, r3
 80102b6:	4770      	bx	lr
