Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date             : Sun Jul  7 14:47:46 2024
| Host             : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
| Design           : apex_control_mgt_top
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.362        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.019        |
| Device Static (W)        | 0.342        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 74.9         |
| Junction Temperature (C) | 35.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.332 |       26 |       --- |             --- |
| CLB Logic                |     0.097 |   176060 |       --- |             --- |
|   LUT as Logic           |     0.067 |    57362 |    117120 |           48.98 |
|   LUT as Distributed RAM |     0.011 |     1150 |     57600 |            2.00 |
|   Register               |     0.009 |    92016 |    234240 |           39.28 |
|   LUT as Shift Register  |     0.008 |     2609 |     57600 |            4.53 |
|   CARRY8                 |     0.002 |     1431 |     14640 |            9.77 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   Others                 |     0.000 |     5786 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1181 |    117120 |            1.01 |
| Signals                  |     0.130 |   133859 |       --- |             --- |
| Block RAM                |     0.136 |    142.5 |       144 |           98.96 |
| URAM                     |     0.014 |        2 |        64 |            3.13 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| I/O                      |     0.022 |       50 |       189 |           26.46 |
| GTH                      |     0.642 |        3 |         4 |           75.00 |
| SYSMON                   |     0.003 |        1 |       --- |             --- |
| PS8                      |     2.545 |        1 |       --- |             --- |
| Static Power             |     0.342 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.342 |          |           |                 |
| Total                    |     4.362 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     1.202 |       1.100 |      0.103 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.038 |       0.001 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.018 |       0.017 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.128 |       0.054 |      0.074 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.036 |       0.005 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.011 |       0.004 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.986 |       0.986 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.232 |       0.232 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.078 |       0.078 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.071 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.017 |       0.017 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.190 |       0.188 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.303 |       0.299 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.012 |       0.012 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                   | Domain                                                                                                                                                                                                                                                                    | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      |             5.1 |
| GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      |             5.1 |
| bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                      |            80.0 |
| bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                             | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                     |            80.0 |
| c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |             5.1 |
| c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |             5.1 |
| clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                           | bdw/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                               |             3.3 |
| clk_pl_0                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                            |            10.0 |
| clk_pl_1                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                            |             5.0 |
| clk_pl_2                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]                                                                                                                                                                                                            |             8.0 |
| gth_refclk0_c2m_p                                                                                                                                                                                                                                                                       | som240_2_c3                                                                                                                                                                                                                                                               |             6.4 |
| mdio0_mdc_clock                                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/emio_enet0_mdio_mdc                                                                                                                                                                                                             |           480.0 |
| qpll0clk_in[0]                                                                                                                                                                                                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_common_wrapper/design_1_xxv_ethernet_0_0_gt_gthe4_common_wrapper_i/common_inst/qpll0clk_in[0]                                                                                                              |             0.2 |
| qpll0refclk_in[0]                                                                                                                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_common_wrapper/design_1_xxv_ethernet_0_0_gt_gthe4_common_wrapper_i/common_inst/qpll0refclk_in[0]                                                                                                           |             6.4 |
| rxoutclk_out[0]                                                                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]    |             3.2 |
| rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |             3.1 |
| txoutclk0                                                                                                                                                                                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                         |             5.1 |
| txoutclk1                                                                                                                                                                                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[1]                                                         |             5.1 |
| txoutclk_out[0]                                                                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]    |             3.2 |
| xxv_ethernet_0_rx_clk_out_0                                                                                                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |             6.4 |
| xxv_ethernet_0_tx_clk_out_0                                                                                                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |             6.4 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| apex_control_mgt_top     |     4.019 |
|   bdw                    |     3.654 |
|     design_1_i           |     3.653 |
|       C2C                |     0.026 |
|       IPMC               |     0.017 |
|       JTAG               |     0.007 |
|       axi_dma_0          |     0.012 |
|       axi_interconnect_0 |     0.004 |
|       clk_wiz_0          |     0.098 |
|       cpu                |     2.668 |
|       dbg                |     0.003 |
|       hier_0             |     0.339 |
|       i2c                |     0.006 |
|       ila_0              |     0.017 |
|       registers          |     0.001 |
|       system_ila_0       |     0.031 |
|       system_ila_1       |     0.012 |
|       xxv_ethernet_0     |     0.410 |
|   c2c_mgt                |     0.351 |
|     c2c_gth              |     0.347 |
|       inst               |     0.347 |
+--------------------------+-----------+


