# Copyright (C) 2023 - 2024 Advanced Micro Devices, Inc.  All rights reserved.
# SPDX-License-Identifier: MIT

option(XILSECURE_secure_environment "Enables trusted execution environment to allow device key usage(post boot) in ZynqMP for IPI response/Linux/U-boot calls valid only for PMUFW BSP" OFF)
if(XILSECURE_secure_environment)
  set(XSECURE_TRUSTED_ENVIRONMENT " ")
endif()

option(XILSECURE_tpm_support "Enables decryption of bitstream to memory and then writes it to PCAP, allows calculation of sha on decrypted bitstream in chunks valid only for ZynqMP FSBL BSP" OFF)
if(XILSECURE_tpm_support)
  set(XSECURE_TPM_ENABLE " ")
endif()

option(XILSECURE_elliptic_p256_support "Enables/Disables P-256 curve support" OFF)
if(XILSECURE_elliptic_p256_support)
  set(XSECURE_ECC_SUPPORT_NIST_P256 " ")
endif()

option(XILSECURE_elliptic_p521_support "Enables/Disables P-521 curve support" ON)
if(XILSECURE_elliptic_p521_support)
  set(XSECURE_ECC_SUPPORT_NIST_P521 " ")
endif()

if("${CMAKE_SYSTEM_PROCESSOR}" STREQUAL "plm_microblaze")
  set(XILSECURE_mode "server")
  set(XILSECURE_INCLUDE_XPLMI_BSP_CONFIG_H "")
elseif(("${CMAKE_SYSTEM_PROCESSOR}" STREQUAL "microblaze") OR ("${CMAKE_MACHINE}" STREQUAL "VersalNet"))
  # For soft microblaze and Versal_net APU/RPU cores, mode is client.
  set(XILSECURE_mode "client")
elseif("${CMAKE_MACHINE}" STREQUAL "Versal")
  set(XILSECURE_mode "client" CACHE STRING "Enables A72/R5 server and client mode support for XilSecure library for Versal")
  set_property(CACHE XILSECURE_mode PROPERTY STRINGS "client" "server")
endif()

option(XILSECURE_cache_disable "Enables/Disables Cache for XilSecure client library." ON)
if(XILSECURE_mode STREQUAL "client")
  if(XILSECURE_cache_disable)
    set(XSECURE_CACHE_DISABLE " ")
  endif()
endif()

# Supported only in versal and versal_net platforms
if(("${CMAKE_MACHINE}" STREQUAL "Versal") OR ("${CMAKE_MACHINE}" STREQUAL "VersalNet"))
  set(XILSECURE_elliptic_endianness "littleendian" CACHE STRING "Data endianness selection for elliptic curve APIs of Versal and Versal Net this selection is applicable only for server mode")
  set_property(CACHE XILSECURE_elliptic_endianness PROPERTY STRINGS "littleendian" "bigendian")
  if("${XILSECURE_elliptic_endianness}" STREQUAL "littleendian")
    set(XSECURE_ENDIANNESS "0")
  else()
    set(XSECURE_ENDIANNESS "1")
  endif()
endif()

if("${CMAKE_MACHINE}" STREQUAL "VersalNet")
  set(XILSECURE_seedlife "256" CACHE STRING "Number of generates required before reseeding and the value ranging from 1 - 2^19 bits")
  set(XILSECURE_dlen "7" CACHE STRING "Seed length in multiples of TRNG block size i.e 16 bytes and the value ranging from 7 - 31")
  set(XILSECURE_adaptproptestcutoff "645" CACHE STRING "Cutoff value to run adaptive health tests")
  set(XILSECURE_repcounttestcutoff "66" CACHE STRING "Cutoff value to run repetitive health tests")

  set(XSECURE_TRNG_USER_CFG_SEED_LIFE_VAL "${XILSECURE_seedlife}")
  set(XSECURE_TRNG_USER_CFG_DF_LENGTH_VAL "${XILSECURE_dlen}")
  set(XSECURE_TRNG_USER_CFG_ADAPT_TEST_CUTOFF_VAL "${XILSECURE_adaptproptestcutoff}")
  set(XSECURE_TRNG_USER_CFG_REP_TEST_CUTOFF_VAL "${XILSECURE_repcounttestcutoff}")

  set(XILSECURE_rsa_key_size_keywrap "RSA_3072_KEY_SIZE" CACHE STRING "RSA key size for key wrap operation")
  set_property(CACHE XILSECURE_rsa_key_size_keywrap PROPERTY STRINGS "RSA_2048_KEY_SIZE" "RSA_3072_KEY_SIZE" "RSA_4096_KEY_SIZE")
  if("${XILSECURE_rsa_key_size_keywrap}" STREQUAL "RSA_2048_KEY_SIZE")
    set(XILSECURE_RSA_KEY_SIZE_KEYWRAP_VAL "256")
  elseif("${XILSECURE_rsa_key_size_keywrap}" STREQUAL "RSA_3072_KEY_SIZE")
    set(XILSECURE_RSA_KEY_SIZE_KEYWRAP_VAL "384")
  elseif("${XILSECURE_rsa_key_size_keywrap}" STREQUAL "RSA_4096_KEY_SIZE")
    set(XILSECURE_RSA_KEY_SIZE_KEYWRAP_VAL "512")
  endif()
endif()

configure_file(${CMAKE_CURRENT_SOURCE_DIR}/xsecure_config.h.in ${CMAKE_BINARY_DIR}/include/xsecure_config.h)
