#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Feb  5 12:33:13 2024
# Process ID: 14897
# Current directory: /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new
# Command line: vivado
# Log file: /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/vivado.log
# Journal file: /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/vivado.jou
# Running On: toke.fransg.eit.lth.se, OS: Linux, CPU Frequency: 3388.366 MHz, CPU Physical cores: 6, Host memory: 16611 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_nmultiplier_work.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_nmultiplier_work.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sim_1/new/ROM_simulation.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local-eit/cad2/xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7807.621 ; gain = 117.086 ; free physical = 2627 ; free virtual = 27086
update_compile_order -fileset sources_1
close_project
open_project /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.xpr
INFO: [Project 1-313] Project file moved from 'D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.gen/sources_1', nor could it be found using path '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier/Matrix_multiplier.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2023) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2023) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'Matrix_multiplier.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local-eit/cad2/xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as {Matrix_multiplier_work 3} {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3} -force
add_files -norecurse {{/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/SPHD110420.v} {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/sram_wrapper.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: ST_SPHDL_1216x32m16_bL
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/SPHD110420.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close [ open {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/RAM_controller.vhd} w ]
add_files {{/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/RAM_controller.vhd}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/Controller.vhd} {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/Multiplier_unit.vhd} {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/RAM_controller.vhd} {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/ROM.vhd}}]
close_project
open_project {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local-eit/cad2/xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8196.680 ; gain = 0.000 ; free physical = 156 ; free virtual = 24468
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work 3/Matrix_multiplier_work 3.srcs/sources_1/new/RAM_controller.vhd}}]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 15:09:50 2024...
