$date
	Wed Jun 24 15:00:35 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! bus [15:0] $end
$var reg 1 " clock $end
$var reg 16 # iin [15:0] $end
$var reg 1 $ resetn $end
$scope module p $end
$var wire 16 % a [15:0] $end
$var wire 1 & a_enable $end
$var wire 16 ' bus [15:0] $end
$var wire 16 ( bus1 [15:0] $end
$var wire 1 ) clear $end
$var wire 1 * clk $end
$var wire 2 + cont [1:0] $end
$var wire 16 , iin [15:0] $end
$var wire 16 - imediat [15:0] $end
$var wire 1 . immediate_select $end
$var wire 1 / negativo $end
$var wire 1 0 opSelect $end
$var wire 16 1 out [15:0] $end
$var wire 16 2 r [15:0] $end
$var wire 16 3 r0 [15:0] $end
$var wire 1 4 r0_enable $end
$var wire 1 5 r0_select $end
$var wire 16 6 r1 [15:0] $end
$var wire 1 7 r1_enable $end
$var wire 1 8 r1_select $end
$var wire 16 9 r2 [15:0] $end
$var wire 1 : r2_enable $end
$var wire 1 ; r2_select $end
$var wire 16 < r3 [15:0] $end
$var wire 1 = r3_enable $end
$var wire 1 > r3_select $end
$var wire 16 ? r4 [15:0] $end
$var wire 1 @ r4_enable $end
$var wire 1 A r4_select $end
$var wire 16 B r5 [15:0] $end
$var wire 1 C r5_enable $end
$var wire 1 D r5_select $end
$var wire 16 E r6 [15:0] $end
$var wire 1 F r6_enable $end
$var wire 1 G r6_select $end
$var wire 16 H r7 [15:0] $end
$var wire 1 I r7_enable $end
$var wire 1 J r7_select $end
$var wire 1 K r_enable $end
$var wire 1 L r_select $end
$var wire 1 M resetn $end
$var reg 9 N iin9 [8:0] $end
$var reg 16 O outProcessador [15:0] $end
$scope module c2 $end
$var wire 1 / controle $end
$var wire 16 P in [15:0] $end
$var reg 16 Q out [15:0] $end
$upscope $end
$scope module ext $end
$var wire 16 R inn [15:0] $end
$var reg 10 S imediat [9:0] $end
$var reg 3 T in [2:0] $end
$var reg 16 U out [15:0] $end
$upscope $end
$scope module contad $end
$var wire 1 ) clear $end
$var wire 1 * clk $end
$var reg 2 V out [1:0] $end
$upscope $end
$scope module uc $end
$var wire 2 W cont [1:0] $end
$var wire 9 X in [8:0] $end
$var wire 8 Y outEnableRegister [7:0] $end
$var wire 8 Z outRegister1 [7:0] $end
$var wire 8 [ outRegister2 [7:0] $end
$var wire 1 M resetn $end
$var reg 1 \ a_enable $end
$var reg 1 ] clear $end
$var reg 1 ^ immediate_select $end
$var reg 1 _ negar $end
$var reg 1 ` negativo $end
$var reg 1 a opSelect $end
$var reg 3 b opcode [2:0] $end
$var reg 1 c r0_enable $end
$var reg 1 d r0_select $end
$var reg 1 e r1_enable $end
$var reg 1 f r1_select $end
$var reg 1 g r2_enable $end
$var reg 1 h r2_select $end
$var reg 1 i r3_enable $end
$var reg 1 j r3_select $end
$var reg 1 k r4_enable $end
$var reg 1 l r4_select $end
$var reg 1 m r5_enable $end
$var reg 1 n r5_select $end
$var reg 1 o r6_enable $end
$var reg 1 p r6_select $end
$var reg 1 q r7_enable $end
$var reg 1 r r7_select $end
$var reg 1 s r_enable $end
$var reg 1 t r_select $end
$var reg 3 u register1 [2:0] $end
$var reg 3 v register2 [2:0] $end
$var reg 1 w saida $end
$var reg 2 x status [1:0] $end
$scope module d1 $end
$var wire 3 y in [2:0] $end
$var reg 8 z out [7:0] $end
$upscope $end
$scope module d2 $end
$var wire 3 { in [2:0] $end
$var reg 8 | out [7:0] $end
$upscope $end
$scope module d3 $end
$var wire 3 } in [2:0] $end
$var reg 8 ~ out [7:0] $end
$upscope $end
$upscope $end
$scope module m $end
$var wire 16 !" imediat [15:0] $end
$var wire 1 . imediat_select $end
$var wire 16 "" r [15:0] $end
$var wire 16 #" r0 [15:0] $end
$var wire 1 5 r0_select $end
$var wire 16 $" r1 [15:0] $end
$var wire 1 8 r1_select $end
$var wire 16 %" r2 [15:0] $end
$var wire 1 ; r2_select $end
$var wire 16 &" r3 [15:0] $end
$var wire 1 > r3_select $end
$var wire 16 '" r4 [15:0] $end
$var wire 1 A r4_select $end
$var wire 16 (" r5 [15:0] $end
$var wire 1 D r5_select $end
$var wire 16 )" r6 [15:0] $end
$var wire 1 G r6_select $end
$var wire 16 *" r7 [15:0] $end
$var wire 1 J r7_select $end
$var wire 1 L r_select $end
$var reg 16 +" bus [15:0] $end
$upscope $end
$scope module u $end
$var wire 16 ," f1 [15:0] $end
$var wire 16 -" f2 [15:0] $end
$var wire 1 0 opSelect $end
$var reg 16 ." out [15:0] $end
$upscope $end
$scope module Rr0 $end
$var wire 1 * clk $end
$var wire 1 4 enable $end
$var wire 16 /" in [15:0] $end
$var reg 16 0" out [15:0] $end
$upscope $end
$scope module Rr1 $end
$var wire 1 * clk $end
$var wire 1 7 enable $end
$var wire 16 1" in [15:0] $end
$var reg 16 2" out [15:0] $end
$upscope $end
$scope module Rr2 $end
$var wire 1 * clk $end
$var wire 1 : enable $end
$var wire 16 3" in [15:0] $end
$var reg 16 4" out [15:0] $end
$upscope $end
$scope module Rr3 $end
$var wire 1 * clk $end
$var wire 1 = enable $end
$var wire 16 5" in [15:0] $end
$var reg 16 6" out [15:0] $end
$upscope $end
$scope module Rr4 $end
$var wire 1 * clk $end
$var wire 1 @ enable $end
$var wire 16 7" in [15:0] $end
$var reg 16 8" out [15:0] $end
$upscope $end
$scope module Rr5 $end
$var wire 1 * clk $end
$var wire 1 C enable $end
$var wire 16 9" in [15:0] $end
$var reg 16 :" out [15:0] $end
$upscope $end
$scope module Rr6 $end
$var wire 1 * clk $end
$var wire 1 F enable $end
$var wire 16 ;" in [15:0] $end
$var reg 16 <" out [15:0] $end
$upscope $end
$scope module Rr7 $end
$var wire 1 * clk $end
$var wire 1 I enable $end
$var wire 16 =" in [15:0] $end
$var reg 16 >" out [15:0] $end
$upscope $end
$scope module Rr $end
$var wire 1 * clk $end
$var wire 1 K enable $end
$var wire 16 ?" in [15:0] $end
$var reg 16 @" out [15:0] $end
$upscope $end
$scope module Ra $end
$var wire 1 * clk $end
$var wire 1 & enable $end
$var wire 16 A" in [15:0] $end
$var reg 16 B" out [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx B"
b0 A"
bx @"
bx ?"
bx >"
b0 ="
bx <"
b0 ;"
bx :"
b0 9"
bx 8"
b0 7"
bx 6"
b0 5"
bx 4"
b0 3"
bx 2"
b0 1"
bx 0"
b0 /"
bx ."
b0 -"
bx ,"
b0 +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
xw
bx v
bx u
0t
xs
xr
0q
xp
0o
xn
0m
xl
0k
xj
0i
xh
0g
xf
0e
xd
0c
bx b
xa
x`
x_
x^
1]
x\
bx [
bx Z
bx Y
bx X
b0 W
b0 V
bx U
bx T
bx S
bx R
b0 Q
b0 P
b0 O
bx N
0M
0L
xK
xJ
0I
bx H
xG
0F
bx E
xD
0C
bx B
xA
0@
bx ?
x>
0=
bx <
x;
0:
bx 9
x8
07
bx 6
x5
04
bx 3
bx 2
bx 1
x0
x/
x.
bx -
bx ,
b0 +
0*
1)
b0 (
b0 '
x&
bx %
0$
bx #
0"
b0 !
$end
#1
1"
1*
#2
0"
0*
#3
1"
1*
#4
0"
0*
#5
1"
1*
#6
0"
0*
#7
1"
1*
#8
b10000000 |
b10000000 [
b10000000 ~
b10000000 Y
b10000000 z
b10000000 Z
0w
0_
b11 x
1a
10
0]
0)
b0 v
b0 {
b0 u
b0 y
b0 }
b101 b
b101000000 N
b101000000 X
b11100 U
b11100 -
b11100 !"
b11100 S
b101 T
0"
0*
b1010000000011100 #
b1010000000011100 ,
b1010000000011100 R
#9
1"
1*
#10
0r
0J
0p
0G
0n
0D
0l
0A
0j
0>
0h
0;
0f
08
0d
05
0^
0.
1\
1&
b1 V
b1 +
b1 W
0"
0*
#11
1"
1*
#12
b11100 O
b11100 !
b11100 Q
b11100 '
b11100 -"
b11100 /"
b11100 1"
b11100 3"
b11100 5"
b11100 7"
b11100 9"
b11100 ;"
b11100 ="
b11100 A"
b11100 +"
b11100 (
b11100 P
b11100 ."
b11100 1
b11100 ?"
1^
1.
1s
1K
0\
0&
b0 B"
b0 %
b0 ,"
b10 V
b10 +
b10 W
0"
0*
#13
1"
1*
#14
1t
1L
0^
0.
0s
0K
0`
0/
b11100 @"
b11100 2
b11100 ""
1c
14
bx x
b11 V
b11 +
b11 W
0"
0*
#15
1"
1*
#16
b0 O
b0 !
b0 ."
b0 1
b0 ?"
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
b1000000 z
b1000000 Z
b1000000 ~
b1000000 Y
b0 +"
b0 (
b0 P
b1 u
b1 y
b1 }
b11 x
0c
04
0t
0L
b11100 0"
b11100 3
b11100 #"
b1010 U
b1010 -
b1010 !"
b101001000 N
b101001000 X
b0 V
b0 +
b0 W
b1010 S
0"
0*
b1010010000001010 #
b1010010000001010 ,
b1010010000001010 R
#17
1"
1*
#18
1\
1&
b1 V
b1 +
b1 W
0"
0*
#19
1"
1*
#20
b1010 O
b1010 !
b1010 ."
b1010 1
b1010 ?"
b1010 Q
b1010 '
b1010 -"
b1010 /"
b1010 1"
b1010 3"
b1010 5"
b1010 7"
b1010 9"
b1010 ;"
b1010 ="
b1010 A"
b1010 +"
b1010 (
b1010 P
1^
1.
1s
1K
0\
0&
b10 V
b10 +
b10 W
0"
0*
#21
1"
1*
#22
1t
1L
0^
0.
0s
0K
b1010 @"
b1010 2
b1010 ""
1e
17
bx x
b11 V
b11 +
b11 W
0"
0*
#23
1"
1*
#24
b0 O
b0 !
b0 ."
b0 1
b0 ?"
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
b1000000 |
b1000000 [
b10000000 ~
b10000000 Y
b10000000 z
b10000000 Z
b0 +"
b0 (
b0 P
1_
b1 v
b1 {
b0 u
b0 y
b0 }
b1 b
b0 x
0e
07
0t
0L
b1010 2"
b1010 6
b1010 $"
b1000001 N
b1000001 X
b10000000 U
b10000000 -
b10000000 !"
b0 V
b0 +
b0 W
b10000000 S
b1 T
0"
0*
b10000010000000 #
b10000010000000 ,
b10000010000000 R
#25
1"
1*
#26
b11100 O
b11100 !
b11100 ."
b11100 1
b11100 ?"
b11100 Q
b11100 '
b11100 -"
b11100 /"
b11100 1"
b11100 3"
b11100 5"
b11100 7"
b11100 9"
b11100 ;"
b11100 ="
b11100 A"
b11100 +"
b11100 (
b11100 P
1d
15
1\
1&
b1 V
b1 +
b1 W
0"
0*
#27
1"
1*
#28
b1111111111110110 O
b1111111111110110 !
b1111111111110110 Q
b1111111111110110 '
b1111111111110110 -"
b1111111111110110 /"
b1111111111110110 1"
b1111111111110110 3"
b1111111111110110 5"
b1111111111110110 7"
b1111111111110110 9"
b1111111111110110 ;"
b1111111111110110 ="
b1111111111110110 A"
b1010 +"
b1010 (
b1010 P
b10010 ."
b10010 1
b10010 ?"
1`
1/
1f
18
0d
05
1s
1K
0\
0&
b11100 B"
b11100 %
b11100 ,"
b10 V
b10 +
b10 W
0"
0*
#29
1"
1*
#30
b10010 O
b10010 !
b101110 ."
b101110 1
b101110 ?"
b10010 +"
b10010 (
b10010 P
b10010 Q
b10010 '
b10010 -"
b10010 /"
b10010 1"
b10010 3"
b10010 5"
b10010 7"
b10010 9"
b10010 ;"
b10010 ="
b10010 A"
1t
1L
0s
0K
0`
0/
b10010 @"
b10010 2
b10010 ""
1c
14
bx x
b11 V
b11 +
b11 W
0"
0*
#31
1"
1*
#32
b1010 O
b1010 !
b100110 ."
b100110 1
b100110 ?"
b1010 Q
b1010 '
b1010 -"
b1010 /"
b1010 1"
b1010 3"
b1010 5"
b1010 7"
b1010 9"
b1010 ;"
b1010 ="
b1010 A"
b10000000 |
b10000000 [
b100000 z
b100000 Z
b100000 ~
b100000 Y
b1010 +"
b1010 (
b1010 P
0_
b0 v
b0 {
b10 u
b10 y
b10 }
b111 b
b1 x
0c
04
0t
0L
b10010 0"
b10010 3
b10010 #"
b0 U
b0 -
b0 !"
b111010000 N
b111010000 X
b0 V
b0 +
b0 W
b0 S
b111 T
0"
0*
b1110100000000000 #
b1110100000000000 ,
b1110100000000000 R
#33
1"
1*
#34
b0 O
b0 !
b11100 ."
b11100 1
b11100 ?"
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
b0 +"
b0 (
b0 P
0f
08
1\
1&
b1 V
b1 +
b1 W
0"
0*
#35
1"
1*
#36
b10010 O
b10010 !
b10010 Q
b10010 '
b10010 -"
b10010 /"
b10010 1"
b10010 3"
b10010 5"
b10010 7"
b10010 9"
b10010 ;"
b10010 ="
b10010 A"
b10010 +"
b10010 (
b10010 P
b10010 ."
b10010 1
b10010 ?"
1d
15
1s
1K
0\
0&
b0 B"
b0 %
b0 ,"
b10 V
b10 +
b10 W
0"
0*
#37
1"
1*
#38
1t
1L
0s
0K
1g
1:
bx x
b11 V
b11 +
b11 W
0"
0*
#39
1"
1*
#40
b100000 |
b100000 [
b10000 ~
b10000 Y
b10000 z
b10000 Z
b10 v
b10 {
b11 u
b11 y
b11 }
b1 x
0g
0:
0t
0L
b10010 4"
b10010 9
b10010 %"
b111011010 N
b111011010 X
b100000000 U
b100000000 -
b100000000 !"
b0 V
b0 +
b0 W
b100000000 S
0"
0*
b1110110100000000 #
b1110110100000000 ,
b1110110100000000 R
#41
1"
1*
#42
b0 O
b0 !
b0 ."
b0 1
b0 ?"
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
b0 +"
b0 (
b0 P
0d
05
1\
1&
b1 V
b1 +
b1 W
0"
0*
#43
1"
1*
#44
b10010 O
b10010 !
b10010 ."
b10010 1
b10010 ?"
b10010 Q
b10010 '
b10010 -"
b10010 /"
b10010 1"
b10010 3"
b10010 5"
b10010 7"
b10010 9"
b10010 ;"
b10010 ="
b10010 A"
b10010 +"
b10010 (
b10010 P
1h
1;
1s
1K
0\
0&
b10 V
b10 +
b10 W
0"
0*
#45
1"
1*
#46
1t
1L
0s
0K
1i
1=
bx x
b11 V
b11 +
b11 W
0"
0*
#47
1"
1*
#48
b10000 |
b10000 [
b11 v
b11 {
b0 b
b0 x
0i
0=
0t
0L
b10010 6"
b10010 <
b10010 &"
b110000000 U
b110000000 -
b110000000 !"
b11011 N
b11011 X
b0 V
b0 +
b0 W
b110000000 S
b0 T
0"
0*
b110110000000 #
b110110000000 ,
b110110000000 R
#49
1"
1*
#50
1j
1>
0h
0;
1\
1&
b1 V
b1 +
b1 W
0"
0*
#51
1"
1*
#52
b100100 ."
b100100 1
b100100 ?"
1s
1K
0\
0&
b10010 B"
b10010 %
b10010 ,"
b10 V
b10 +
b10 W
0"
0*
#53
1"
1*
#54
b100100 O
b100100 !
b110110 ."
b110110 1
b110110 ?"
b100100 Q
b100100 '
b100100 -"
b100100 /"
b100100 1"
b100100 3"
b100100 5"
b100100 7"
b100100 9"
b100100 ;"
b100100 ="
b100100 A"
b100100 +"
b100100 (
b100100 P
1t
1L
0s
0K
b100100 @"
b100100 2
b100100 ""
1i
1=
bx x
b11 V
b11 +
b11 W
0"
0*
#55
1"
1*
#56
b100000 |
b100000 [
b100000 z
b100000 Z
b100000 ~
b100000 Y
1_
b10 v
b10 {
b10 u
b10 y
b10 }
b1 b
b0 x
0i
0=
0t
0L
b100100 6"
b100100 <
b100100 &"
b1010010 N
b1010010 X
b100000000 U
b100000000 -
b100000000 !"
b0 V
b0 +
b0 W
b100000000 S
b1 T
0"
0*
b10100100000000 #
b10100100000000 ,
b10100100000000 R
#57
1"
1*
#58
b10010 O
b10010 !
b100100 ."
b100100 1
b100100 ?"
b10010 Q
b10010 '
b10010 -"
b10010 /"
b10010 1"
b10010 3"
b10010 5"
b10010 7"
b10010 9"
b10010 ;"
b10010 ="
b10010 A"
b10010 +"
b10010 (
b10010 P
0j
0>
1h
1;
1\
1&
b1 V
b1 +
b1 W
0"
0*
#59
1"
1*
#60
b1111111111101110 O
b1111111111101110 !
b0 ."
b0 1
b0 ?"
b1111111111101110 Q
b1111111111101110 '
b1111111111101110 -"
b1111111111101110 /"
b1111111111101110 1"
b1111111111101110 3"
b1111111111101110 5"
b1111111111101110 7"
b1111111111101110 9"
b1111111111101110 ;"
b1111111111101110 ="
b1111111111101110 A"
1`
1/
1s
1K
0\
0&
b10 V
b10 +
b10 W
0"
0*
#61
1"
1*
#62
b0 O
b0 !
b10010 ."
b10010 1
b10010 ?"
b0 +"
b0 (
b0 P
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
1t
1L
0s
0K
0`
0/
b0 @"
b0 2
b0 ""
1g
1:
bx x
b11 V
b11 +
b11 W
0"
0*
#63
1"
1*
#64
b1111111111111111 ."
b1111111111111111 1
b1111111111111111 ?"
b1000000 ~
b1000000 Y
b1000000 z
b1000000 Z
0_
0a
00
b1 u
b1 y
b1 }
b10 b
b0 x
0g
0:
0t
0L
b0 4"
b0 9
b0 %"
b10001010 N
b10001010 X
b0 V
b0 +
b0 W
b10 T
0"
0*
b100010100000000 #
b100010100000000 ,
b100010100000000 R
#65
1"
1*
#66
b1010 O
b1010 !
b1111111111111101 ."
b1111111111111101 1
b1111111111111101 ?"
b1010 Q
b1010 '
b1010 -"
b1010 /"
b1010 1"
b1010 3"
b1010 5"
b1010 7"
b1010 9"
b1010 ;"
b1010 ="
b1010 A"
b1010 +"
b1010 (
b1010 P
0h
0;
1f
18
1\
1&
b1 V
b1 +
b1 W
0"
0*
#67
1"
1*
#68
b0 O
b0 !
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
b0 +"
b0 (
b0 P
b1111111111111111 ."
b1111111111111111 1
b1111111111111111 ?"
1h
1;
0f
08
1s
1K
0\
0&
b1010 B"
b1010 %
b1010 ,"
b10 V
b10 +
b10 W
0"
0*
#69
1"
1*
#70
b1111111111111111 O
b1111111111111111 !
b1111111111110101 ."
b1111111111110101 1
b1111111111110101 ?"
b1111111111111111 Q
b1111111111111111 '
b1111111111111111 -"
b1111111111111111 /"
b1111111111111111 1"
b1111111111111111 3"
b1111111111111111 5"
b1111111111111111 7"
b1111111111111111 9"
b1111111111111111 ;"
b1111111111111111 ="
b1111111111111111 A"
b1111111111111111 +"
b1111111111111111 (
b1111111111111111 P
1t
1L
0s
0K
b1111111111111111 @"
b1111111111111111 2
b1111111111111111 ""
1e
17
bx x
b11 V
b11 +
b11 W
0"
0*
#71
1"
1*
#72
b0 O
b0 !
b0 Q
b0 '
b0 -"
b0 /"
b0 1"
b0 3"
b0 5"
b0 7"
b0 9"
b0 ;"
b0 ="
b0 A"
b1010 ."
b1010 1
b1010 ?"
b10000000 |
b10000000 [
b10000000 z
b10000000 Z
b10000000 ~
b10000000 Y
b0 +"
b0 (
b0 P
1w
1a
10
b0 v
b0 {
b0 u
b0 y
b0 }
b100 b
b1 x
0e
07
0t
0L
b1111111111111111 2"
b1111111111111111 6
b1111111111111111 $"
b100000000 N
b100000000 X
b0 U
b0 -
b0 !"
b0 V
b0 +
b0 W
b0 S
b100 T
0"
0*
b1000000000000000 #
b1000000000000000 ,
b1000000000000000 R
#73
1"
1*
#74
0h
0;
1\
1&
b1 V
b1 +
b1 W
0"
0*
#75
1"
1*
#76
b10010 O
b10010 !
b10010 Q
b10010 '
b10010 -"
b10010 /"
b10010 1"
b10010 3"
b10010 5"
b10010 7"
b10010 9"
b10010 ;"
b10010 ="
b10010 A"
b10010 +"
b10010 (
b10010 P
b10010 ."
b10010 1
b10010 ?"
1d
15
1s
1K
0\
0&
b0 B"
b0 %
b0 ,"
b10 V
b10 +
b10 W
0"
0*
#77
1"
1*
#78
1t
1L
0s
0K
b10010 @"
b10010 2
b10010 ""
1c
14
bx x
b11 V
b11 +
b11 W
0"
0*
#79
1"
1*
#80
b1 x
0c
04
0t
0L
b0 V
b0 +
b0 W
0"
0*
