$date
	Sat Oct 11 00:50:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1#
#10
0#
1"
#15
1!
1#
#20
0#
0"
1$
#25
0!
1#
#30
0#
1"
#35
1#
#40
0#
