Info: Starting: Create testbench Qsys system
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256.ipx
Info: qsys-generate C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256.qsys --testbench=STANDARD --output-directory=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design --family="Stratix V" --part=Unknown
Progress: Loading DUT_example_design/pcie_de_gen3_x8_ast256.qsys
Progress: Reading input file
Progress: Adding APPS [altera_pcie_hip_ast_ed 15.1]
Progress: Parameterizing module APPS
Progress: Adding DUT [altera_pcie_sv_hip_ast 15.1]
Progress: Parameterizing module DUT
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 15.1]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 15.1]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pcie_de_gen3_x8_ast256.APPS.rx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256.APPS.rx_st: Interface must have an associated reset
Warning: pcie_de_gen3_x8_ast256.APPS.tx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256.APPS.tx_st: Interface must have an associated reset
Info: pcie_de_gen3_x8_ast256.DUT: Family: Stratix V
Info: pcie_de_gen3_x8_ast256.DUT: Stratix V Hard IP for PCI Express v15.1
Info: pcie_de_gen3_x8_ast256.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie_de_gen3_x8_ast256.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie_de_gen3_x8_ast256.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie_de_gen3_x8_ast256.DUT: Posted    : header=16  data=16
Info: pcie_de_gen3_x8_ast256.DUT: Non posted: header=16  data=0
Info: pcie_de_gen3_x8_ast256.DUT: Completion: header=195 data=781
Info: pcie_de_gen3_x8_ast256.DUT: When using VendorID:0x1172 and DeviceID:0xE001 the generated testbench driver will run a simulation which includes link training, configuration and target
Warning: pcie_de_gen3_x8_ast256.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256.DUT.rx_st: Interface must have an associated reset
Warning: pcie_de_gen3_x8_ast256.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256.DUT.tx_st: Interface must have an associated reset
Info: pcie_de_gen3_x8_ast256.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie_de_gen3_x8_ast256.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie_de_gen3_x8_ast256.APPS.pld_clk_hip/DUT.pld_clk: DUT.pld_clk requires 250000000Hz, but source has frequency of 125000000Hz
Warning: pcie_de_gen3_x8_ast256.APPS.rx_st: APPS.rx_st does not have an associated reset
Warning: pcie_de_gen3_x8_ast256.APPS.tx_st: APPS.tx_st does not have an associated reset
Warning: pcie_de_gen3_x8_ast256.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie_de_gen3_x8_ast256.DUT.tx_st: DUT.tx_st does not have an associated reset
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/altera/15.1.1.189/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\15.1.1.189\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\15.1.1.189\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\15.1.1.189\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\15.1.1.189\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/altera/15.1.1.189/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256\testbench\pcie_de_gen3_x8_ast256.ipx
Progress: Loading DUT_example_design/pcie_de_gen3_x8_ast256.qsys
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/* matched 5 files in 0.00 seconds
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/ip/**/* matched 0 files in 0.00 seconds
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/*/* matched 17 files in 0.00 seconds
Info: C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256\testbench\pcie_de_gen3_x8_ast256.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/* matched 4 files in 0.01 seconds
Info: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/a-jathon/.altera.quartus/ip/15.1/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\altera\15.1.1.189\ip\altera\altera_components.ipx
Info: C:\altera\15.1.1.189\ip\altera\altera_components.ipx described 1699 plugins, 0 paths, in 0.16 seconds
Info: C:/altera/15.1.1.189/ip/**/* matched 134 files in 0.17 seconds
Info: Reading index C:\altera\15.1.1.189\quartus\sopc_builder\builtin.ipx
Info: C:\altera\15.1.1.189\quartus\sopc_builder\builtin.ipx described 82 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/15.1.1.189/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\altera\15.1.1.189\quartus\common\librarian\factories\index.ipx
Info: C:\altera\15.1.1.189\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/15.1.1.189/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/15.1.1.189/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\altera\15.1.1.189\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0.21 seconds
Info: C:/altera/15.1.1.189/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.21 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/altera/15.1.1.189/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: pcie_de_gen3_x8_ast256
Info: TB_Gen: System design is: pcie_de_gen3_x8_ast256
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_ctrl
Info: get_instance_assignment DUT testbench.partner.map.hip_ctrl
Info: get_instance_assignment DUT testbench.partner.map.hip_ctrl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.class
Info: get_instance_assignment DUT testbench.partner.pcie_tb.version
Info: get_instance_assignments DUT
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.apps_type_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.deemphasis_enable_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.ecrc_check_capable_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.ecrc_gen_capable_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.enable_pipe32_sim_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.enable_tl_only_sim_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.lane_mask_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.millisecond_cycle_count_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.pld_clk_MHz
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.port_type_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.serial_sim_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.use_crc_forwarding_hwtcl
Info: send_message Info TB_Gen: Interface 'hip_ctrl' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'hip_ctrl' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' hip_ctrl.partner_intf: 'hip_ctrl'
Info: TB_Gen: Interface 'DUT_pcie_tb' hip_ctrl.partner_intf: 'hip_ctrl'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_class: 'altera_pcie_tbed'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_class: 'altera_pcie_tbed'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_version: '15.1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_version: '15.1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.apps_type_hwtcl: '3'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.apps_type_hwtcl: '3'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.deemphasis_enable_hwtcl: 'false'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.deemphasis_enable_hwtcl: 'false'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_check_capable_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_check_capable_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_gen_capable_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_gen_capable_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_phyip_ser_driver_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_phyip_ser_driver_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_sim_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_sim_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_tl_only_sim_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_tl_only_sim_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen3 (8.0 Gbps)'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen3 (8.0 Gbps)'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.lane_mask_hwtcl: 'x8'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.lane_mask_hwtcl: 'x8'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.millisecond_cycle_count_hwtcl: '248500'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.millisecond_cycle_count_hwtcl: '248500'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.pld_clk_MHz: '2500'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.pld_clk_MHz: '2500'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.port_type_hwtcl: 'Native endpoint'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.port_type_hwtcl: 'Native endpoint'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.use_crc_forwarding_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.use_crc_forwarding_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_params: 'apps_type_hwtcl deemphasis_enable_hwtcl ecrc_check_capable_hwtcl ecrc_gen_capable_hwtcl enable_pipe32_phyip_ser_driver_hwtcl enable_pipe32_sim_hwtcl enable_tl_only_sim_hwtcl gen123_lane_rate_mode_hwtcl lane_mask_hwtcl millisecond_cycle_count_hwtcl pld_clk_MHz pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl use_crc_forwarding_hwtcl'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_params: 'apps_type_hwtcl deemphasis_enable_hwtcl ecrc_check_capable_hwtcl ecrc_gen_capable_hwtcl enable_pipe32_phyip_ser_driver_hwtcl enable_pipe32_sim_hwtcl enable_tl_only_sim_hwtcl gen123_lane_rate_mode_hwtcl lane_mask_hwtcl millisecond_cycle_count_hwtcl pld_clk_MHz pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl use_crc_forwarding_hwtcl'
Info: get_instance_assignments DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_interface_property refclk EXPORT_OF
Info: get_interface_property pcie_rstn EXPORT_OF
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property hip_serial EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_serial
Info: get_instance_assignment DUT testbench.partner.map.hip_serial
Info: get_instance_assignment DUT testbench.partner.map.hip_serial
Info: send_message Info TB_Gen: Interface 'hip_serial' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'hip_serial' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' hip_serial.partner_intf: 'hip_serial'
Info: TB_Gen: Interface 'DUT_pcie_tb' hip_serial.partner_intf: 'hip_serial'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_pipe
Info: get_instance_assignment DUT testbench.partner.map.hip_pipe
Info: get_instance_assignment DUT testbench.partner.map.hip_pipe
Info: send_message Info TB_Gen: Interface 'hip_pipe' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'hip_pipe' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' hip_pipe.partner_intf: 'hip_pipe'
Info: TB_Gen: Interface 'DUT_pcie_tb' hip_pipe.partner_intf: 'hip_pipe'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.refclk
Info: get_instance_assignment DUT testbench.partner.map.refclk
Info: get_instance_assignment DUT testbench.partner.map.refclk
Info: send_message Info TB_Gen: Interface 'refclk' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'refclk' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' refclk.partner_intf: 'refclk'
Info: TB_Gen: Interface 'DUT_pcie_tb' refclk.partner_intf: 'refclk'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property pcie_rstn EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.npor
Info: get_instance_assignment DUT testbench.partner.map.npor
Info: get_instance_assignment DUT testbench.partner.map.npor
Info: send_message Info TB_Gen: Interface 'pcie_rstn' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'pcie_rstn' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' pcie_rstn.partner_intf: 'npor'
Info: TB_Gen: Interface 'DUT_pcie_tb' pcie_rstn.partner_intf: 'npor'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : pcie_de_gen3_x8_ast256_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : pcie_de_gen3_x8_ast256_tb with all standard BFMs
Info: create_system pcie_de_gen3_x8_ast256_tb
Info: add_instance pcie_de_gen3_x8_ast256_inst pcie_de_gen3_x8_ast256 
Info: set_use_testbench_naming_pattern true pcie_de_gen3_x8_ast256
Info: get_instance_interfaces pcie_de_gen3_x8_ast256_inst
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst clk CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_ctrl CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_pipe CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_serial CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst pcie_rstn CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst refclk CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst reset CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst clk CLASS_NAME
Info: add_instance pcie_de_gen3_x8_ast256_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property pcie_de_gen3_x8_ast256_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie_de_gen3_x8_ast256_inst clk clockRate
Info: set_instance_parameter_value pcie_de_gen3_x8_ast256_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value pcie_de_gen3_x8_ast256_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property pcie_de_gen3_x8_ast256_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst clk CLASS_NAME
Info: get_instance_interfaces pcie_de_gen3_x8_ast256_inst_clk_bfm
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst_clk_bfm clk CLASS_NAME
Info: add_connection pcie_de_gen3_x8_ast256_inst_clk_bfm.clk pcie_de_gen3_x8_ast256_inst.clk
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst reset CLASS_NAME
Info: add_instance pcie_de_gen3_x8_ast256_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property pcie_de_gen3_x8_ast256_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports pcie_de_gen3_x8_ast256_inst reset
Info: get_instance_interface_port_property pcie_de_gen3_x8_ast256_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property pcie_de_gen3_x8_ast256_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value pcie_de_gen3_x8_ast256_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value pcie_de_gen3_x8_ast256_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property pcie_de_gen3_x8_ast256_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces pcie_de_gen3_x8_ast256_inst_reset_bfm
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property pcie_de_gen3_x8_ast256_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie_de_gen3_x8_ast256_inst reset associatedClock
Info: get_instance_interfaces pcie_de_gen3_x8_ast256_inst_clk_bfm
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie_de_gen3_x8_ast256_inst_reset_bfm is not associated to any clock; connecting pcie_de_gen3_x8_ast256_inst_reset_bfm to 'pcie_de_gen3_x8_ast256_inst_clk_bfm.clk'
Warning: TB_Gen: pcie_de_gen3_x8_ast256_inst_reset_bfm is not associated to any clock; connecting pcie_de_gen3_x8_ast256_inst_reset_bfm to 'pcie_de_gen3_x8_ast256_inst_clk_bfm.clk'
Info: add_connection pcie_de_gen3_x8_ast256_inst_clk_bfm.clk pcie_de_gen3_x8_ast256_inst_reset_bfm.clk
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst reset CLASS_NAME
Info: get_instance_interfaces pcie_de_gen3_x8_ast256_inst_reset_bfm
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst_reset_bfm clk CLASS_NAME
Info: add_connection pcie_de_gen3_x8_ast256_inst_reset_bfm.reset pcie_de_gen3_x8_ast256_inst.reset
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst refclk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink (for partner module) found: refclk
Info: TB_Gen: clock_sink (for partner module) found: refclk
Info: add_instance DUT_pcie_tb altera_pcie_tbed 
Info: set_instance_parameter_value DUT_pcie_tb apps_type_hwtcl 3
Info: set_instance_parameter_value DUT_pcie_tb deemphasis_enable_hwtcl false
Info: set_instance_parameter_value DUT_pcie_tb ecrc_check_capable_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb ecrc_gen_capable_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb enable_pipe32_phyip_ser_driver_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb enable_pipe32_sim_hwtcl 1
Info: set_instance_parameter_value DUT_pcie_tb enable_tl_only_sim_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb gen123_lane_rate_mode_hwtcl Gen3 (8.0 Gbps)
Info: set_instance_parameter_value DUT_pcie_tb lane_mask_hwtcl x8
Info: set_instance_parameter_value DUT_pcie_tb millisecond_cycle_count_hwtcl 248500
Info: set_instance_parameter_value DUT_pcie_tb pld_clk_MHz 2500
Info: set_instance_parameter_value DUT_pcie_tb pll_refclk_freq_hwtcl 100 MHz
Info: set_instance_parameter_value DUT_pcie_tb port_type_hwtcl Native endpoint
Info: set_instance_parameter_value DUT_pcie_tb serial_sim_hwtcl 1
Info: set_instance_parameter_value DUT_pcie_tb use_crc_forwarding_hwtcl 0
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst refclk CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb refclk CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst refclk CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb refclk CLASS_NAME
Info: add_connection DUT_pcie_tb.refclk pcie_de_gen3_x8_ast256_inst.refclk
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_ctrl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_ctrl
Info: TB_Gen: conduit_end (for partner module) found: hip_ctrl
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_ctrl CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_ctrl CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_ctrl CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_ctrl CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_ctrl pcie_de_gen3_x8_ast256_inst.hip_ctrl
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_pipe CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_pipe
Info: TB_Gen: conduit_end (for partner module) found: hip_pipe
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_pipe CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_pipe CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_pipe CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_pipe CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_pipe pcie_de_gen3_x8_ast256_inst.hip_pipe
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_serial CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_serial
Info: TB_Gen: conduit_end (for partner module) found: hip_serial
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_serial CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_serial CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst hip_serial CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_serial CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_serial pcie_de_gen3_x8_ast256_inst.hip_serial
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst pcie_rstn CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: pcie_rstn
Info: TB_Gen: conduit_end (for partner module) found: pcie_rstn
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst pcie_rstn CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb npor CLASS_NAME
Info: get_instance_interface_property pcie_de_gen3_x8_ast256_inst pcie_rstn CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb npor CLASS_NAME
Info: add_connection DUT_pcie_tb.npor pcie_de_gen3_x8_ast256_inst.pcie_rstn
Info: send_message Info TB_Gen: Saving testbench system: pcie_de_gen3_x8_ast256_tb.qsys
Info: TB_Gen: Saving testbench system: pcie_de_gen3_x8_ast256_tb.qsys
Info: save_system pcie_de_gen3_x8_ast256_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb.qsys
Info: Done
Info: qsys-generate C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256.qsys --simulation=VERILOG --testbench=STANDARD --testbench-simulation=VERILOG --output-directory=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256\testbench\pcie_de_gen3_x8_ast256_tb\simulation --family="Stratix V" --part=Unknown
Progress: Loading testbench/pcie_de_gen3_x8_ast256_tb.qsys
Progress: Reading input file
Progress: Adding DUT_pcie_tb [altera_pcie_tbed 15.1]
Progress: Parameterizing module DUT_pcie_tb
Progress: Adding pcie_de_gen3_x8_ast256_inst [pcie_de_gen3_x8_ast256 1.0]
Progress: Parameterizing module pcie_de_gen3_x8_ast256_inst
Progress: Adding pcie_de_gen3_x8_ast256_inst_clk_bfm [altera_avalon_clock_source 15.1]
Progress: Parameterizing module pcie_de_gen3_x8_ast256_inst_clk_bfm
Progress: Adding pcie_de_gen3_x8_ast256_inst_reset_bfm [altera_avalon_reset_source 15.1]
Progress: Parameterizing module pcie_de_gen3_x8_ast256_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.rx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.rx_st: Interface must have an associated reset
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.tx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.tx_st: Interface must have an associated reset
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: Family: Stratix V
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: Stratix V Hard IP for PCI Express v15.1
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: Posted    : header=16  data=16
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: Non posted: header=16  data=0
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: Completion: header=195 data=781
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT: When using VendorID:0x1172 and DeviceID:0xE001 the generated testbench driver will run a simulation which includes link training, configuration and target
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT.rx_st: Interface must have an associated reset
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT.tx_st: Interface must have an associated reset
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.pld_clk_hip/DUT.pld_clk: DUT.pld_clk requires 250000000Hz, but source has frequency of 125000000Hz
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.rx_st: APPS.rx_st does not have an associated reset
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.APPS.tx_st: APPS.tx_st does not have an associated reset
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst.DUT.tx_st: DUT.tx_st does not have an associated reset
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_clk_bfm: Elaborate: altera_clock_source
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_clk_bfm:            $Revision: #1 $
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_clk_bfm:            $Date: 2015/08/09 $
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_reset_bfm: Elaborate: altera_reset_source
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_reset_bfm:            $Revision: #1 $
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_reset_bfm:            $Date: 2015/08/09 $
Info: pcie_de_gen3_x8_ast256_tb.pcie_de_gen3_x8_ast256_inst_reset_bfm: Reset is negatively asserted.
Info: pcie_de_gen3_x8_ast256_tb: Generating pcie_de_gen3_x8_ast256_tb "pcie_de_gen3_x8_ast256_tb" for SIM_VERILOG
Info: DUT_pcie_tb: ENABLE_SYSVER_RP_BFM_HWTCL = 1 
Info: DUT_pcie_tb: APPS_TYPE_HWTCL less than 100 
Info: DUT_pcie_tb: "pcie_de_gen3_x8_ast256_tb" instantiated altera_pcie_tbed "DUT_pcie_tb"
Info: pcie_de_gen3_x8_ast256_inst: "pcie_de_gen3_x8_ast256_tb" instantiated pcie_de_gen3_x8_ast256 "pcie_de_gen3_x8_ast256_inst"
Info: pcie_de_gen3_x8_ast256_inst_clk_bfm: "pcie_de_gen3_x8_ast256_tb" instantiated altera_avalon_clock_source "pcie_de_gen3_x8_ast256_inst_clk_bfm"
Info: pcie_de_gen3_x8_ast256_inst_reset_bfm: "pcie_de_gen3_x8_ast256_tb" instantiated altera_avalon_reset_source "pcie_de_gen3_x8_ast256_inst_reset_bfm"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/verbosity_pkg.sv
Info: APPS: "pcie_de_gen3_x8_ast256_inst" instantiated altera_pcie_hip_ast_ed "APPS"
Info: DUT: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: DUT: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv
Info: DUT: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv
Info: DUT: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info: DUT: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv
Info: DUT: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv
Info: DUT: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv
Info: DUT: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv
Info: DUT: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv
Info: DUT: "pcie_de_gen3_x8_ast256_inst" instantiated altera_pcie_sv_hip_ast "DUT"
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv/sv_xcvr_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/sv_xcvr_dfe_cal_sweep_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_cal_seq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_cif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_cif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_uif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_uif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_basic_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_basic_acq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xcvr_reconfig_analog.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xcvr_reconfig_analog_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_datactrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_rmw.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_rmw.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_ctrlsm.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor/alt_xcvr_reconfig_offset_cancellation.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/ber_reader_dcfifo.v VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/ber_reader_dcfifo.v MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/step_to_mon_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/step_to_mon_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/mon_to_step_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/mon_to_step_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_cal.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_control.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_datapath.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_eye_width.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_align_clk.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_get_sum.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/alt_xcvr_reconfig_mif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif_ctrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif_avmm.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/alt_xcvr_reconfig_pll.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/sv_xcvr_reconfig_pll.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/sv_xcvr_reconfig_pll_ctrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_addr.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_ch.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_rom.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_lif_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_lif_csr.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_lif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_lif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xcvr_reconfig_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_arbiter_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/alt_arbiter_acq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/alt_xcvr_reconfig_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_m2s.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_m2s.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_wait_generate.v VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/altera_wait_generate.v MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_csr_selector.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_csr_selector.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv/sv_reconfig_bundle_to_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/alt_xcvr_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_controller.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_synchronizer.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_controller.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_slave_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_slave_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_avalon_sc_fifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_er.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1649031743880172935.dir/0017_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_er.sv
Info: alt_xcvr_reconfig_0: "pcie_de_gen3_x8_ast256_inst" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/altera_xcvr_functions.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/sv_xcvr_h.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/alt_xcvr_resync.sv
Warning: Overwriting different file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/plain_files.txt
Info: pcie_reconfig_driver_0: "pcie_de_gen3_x8_ast256_inst" instantiated altera_pcie_reconfig_driver "pcie_reconfig_driver_0"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/alt_xcvr_reconfig_h.sv
Info: rst_controller: "pcie_de_gen3_x8_ast256_inst" instantiated altera_reset_controller "rst_controller"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/altera_reset_controller.v
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/altera_reset_synchronizer.v
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/pcie_de_gen3_x8_ast256_tb/simulation/submodules/altera_reset_controller.sdc
Info: pcie_de_gen3_x8_ast256_tb: Done "pcie_de_gen3_x8_ast256_tb" with 10 modules, 306 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256_tb.spd --output-directory=C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\DUT_example_design\pcie_de_gen3_x8_ast256_tb.spd --output-directory=C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	10 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/DUT_example_design/pcie_de_gen3_x8_ast256/testbench/.
Info: Finished: Create testbench Qsys system
