# APB_Protocol
In this a top module is designed for  which inputs are given by a procesoror or TB.
Inputs to top module are
        1) clk
        2) reset
        3) write_addr(w_addr)
        4) Write_data(W_data)
        5) read_address (rd_addr)
        6) wr_rd
Outputs are 
        7) read_data
        8) slverr
        
![Untitled](https://github.com/saisreenivasareddy/APB_Protocol/assets/90178831/2da1e450-87ab-49cb-8fcc-a4824aec4a5d)
