<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p342" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_342{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_342{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_342{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_342{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t5_342{left:666px;bottom:1088px;}
#t6_342{left:674px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t7_342{left:786px;bottom:1088px;}
#t8_342{left:789px;bottom:1088px;letter-spacing:-0.06px;word-spacing:-0.32px;}
#t9_342{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#ta_342{left:318px;bottom:1071px;}
#tb_342{left:327px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_342{left:500px;bottom:1071px;}
#td_342{left:508px;bottom:1071px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#te_342{left:69px;bottom:1045px;}
#tf_342{left:95px;bottom:1048px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#tg_342{left:196px;bottom:1048px;}
#th_342{left:200px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#ti_342{left:95px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tj_342{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tk_342{left:217px;bottom:1008px;}
#tl_342{left:226px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_342{left:630px;bottom:1008px;}
#tn_342{left:634px;bottom:1008px;letter-spacing:-0.27px;word-spacing:-0.18px;}
#to_342{left:790px;bottom:1008px;}
#tp_342{left:793px;bottom:1008px;letter-spacing:-0.17px;word-spacing:-0.25px;}
#tq_342{left:95px;bottom:991px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tr_342{left:244px;bottom:991px;}
#ts_342{left:249px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.27px;}
#tt_342{left:287px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tu_342{left:486px;bottom:991px;}
#tv_342{left:489px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_342{left:69px;bottom:965px;}
#tx_342{left:95px;bottom:969px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#ty_342{left:196px;bottom:969px;}
#tz_342{left:200px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_342{left:673px;bottom:975px;}
#t11_342{left:685px;bottom:969px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_342{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t13_342{left:95px;bottom:935px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#t14_342{left:95px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_342{left:95px;bottom:901px;letter-spacing:-0.14px;}
#t16_342{left:95px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_342{left:95px;bottom:862px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t18_342{left:95px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_342{left:95px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1a_342{left:95px;bottom:805px;letter-spacing:-0.16px;}
#t1b_342{left:176px;bottom:805px;}
#t1c_342{left:180px;bottom:805px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t1d_342{left:203px;bottom:805px;}
#t1e_342{left:215px;bottom:805px;}
#t1f_342{left:223px;bottom:805px;}
#t1g_342{left:235px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_342{left:95px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1i_342{left:95px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_342{left:95px;bottom:749px;letter-spacing:-0.34px;}
#t1k_342{left:181px;bottom:749px;}
#t1l_342{left:185px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1m_342{left:95px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1n_342{left:69px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1o_342{left:69px;bottom:690px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_342{left:69px;bottom:674px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t1q_342{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1r_342{left:69px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1s_342{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1t_342{left:69px;bottom:589px;}
#t1u_342{left:95px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_342{left:95px;bottom:568px;}
#t1w_342{left:121px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1x_342{left:180px;bottom:568px;}
#t1y_342{left:184px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.3px;}
#t1z_342{left:289px;bottom:568px;}
#t20_342{left:293px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t21_342{left:95px;bottom:544px;}
#t22_342{left:121px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t23_342{left:180px;bottom:544px;}
#t24_342{left:184px;bottom:544px;letter-spacing:-0.27px;word-spacing:-0.18px;}
#t25_342{left:340px;bottom:544px;}
#t26_342{left:344px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.3px;}
#t27_342{left:508px;bottom:544px;}
#t28_342{left:516px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t29_342{left:739px;bottom:544px;}
#t2a_342{left:742px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2b_342{left:121px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2c_342{left:95px;bottom:503px;}
#t2d_342{left:121px;bottom:503px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t2e_342{left:180px;bottom:503px;}
#t2f_342{left:184px;bottom:503px;letter-spacing:-0.27px;word-spacing:-0.18px;}
#t2g_342{left:340px;bottom:503px;}
#t2h_342{left:344px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.3px;}
#t2i_342{left:508px;bottom:503px;}
#t2j_342{left:516px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t2k_342{left:725px;bottom:503px;}
#t2l_342{left:729px;bottom:503px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t2m_342{left:812px;bottom:509px;}
#t2n_342{left:69px;bottom:476px;}
#t2o_342{left:95px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2p_342{left:95px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t2q_342{left:95px;bottom:438px;}
#t2r_342{left:121px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t2s_342{left:180px;bottom:438px;}
#t2t_342{left:184px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t2u_342{left:349px;bottom:438px;}
#t2v_342{left:357px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t2w_342{left:605px;bottom:438px;}
#t2x_342{left:608px;bottom:438px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t2y_342{left:95px;bottom:414px;}
#t2z_342{left:121px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t30_342{left:180px;bottom:414px;}
#t31_342{left:184px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t32_342{left:349px;bottom:414px;}
#t33_342{left:357px;bottom:414px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t34_342{left:662px;bottom:414px;}
#t35_342{left:666px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t36_342{left:95px;bottom:389px;}
#t37_342{left:121px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t38_342{left:364px;bottom:388px;}
#t39_342{left:370px;bottom:389px;}
#t3a_342{left:381px;bottom:389px;}
#t3b_342{left:386px;bottom:389px;}
#t3c_342{left:394px;bottom:389px;}
#t3d_342{left:399px;bottom:389px;}
#t3e_342{left:407px;bottom:389px;}
#t3f_342{left:413px;bottom:389px;}
#t3g_342{left:420px;bottom:388px;}
#t3h_342{left:425px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t3i_342{left:481px;bottom:389px;}
#t3j_342{left:497px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t3k_342{left:575px;bottom:389px;}
#t3l_342{left:587px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t3m_342{left:121px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t3n_342{left:375px;bottom:373px;}
#t3o_342{left:387px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t3p_342{left:695px;bottom:373px;}
#t3q_342{left:707px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t3r_342{left:121px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t3s_342{left:206px;bottom:356px;}
#t3t_342{left:213px;bottom:356px;letter-spacing:-0.16px;word-spacing:-0.16px;}
#t3u_342{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t3v_342{left:69px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t3w_342{left:69px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t3x_342{left:69px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t3y_342{left:69px;bottom:171px;letter-spacing:-0.14px;}
#t3z_342{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t40_342{left:694px;bottom:171px;}
#t41_342{left:698px;bottom:171px;letter-spacing:-0.12px;word-spacing:-0.62px;}
#t42_342{left:830px;bottom:171px;}
#t43_342{left:833px;bottom:171px;letter-spacing:-0.05px;word-spacing:-0.66px;}
#t44_342{left:91px;bottom:154px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t45_342{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t46_342{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t47_342{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_342{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_342{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_342{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_342{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s5_342{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_342{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_342{font-size:14px;font-family:Verdana-BoldItalic_148;color:#000;}
.s8_342{font-size:11px;font-family:Verdana_13-;color:#000;}
.s9_342{font-size:14px;font-family:Symbol_144;color:#000;}
.sa_342{font-size:17px;font-family:Symbol_14c;color:#000;}
.sb_342{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.sc_342{font-size:14px;font-family:NeoSansIntel-Italic_pgz;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts342" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_pgz;
	src: url("fonts/NeoSansIntel-Italic_pgz.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: Symbol_14c;
	src: url("fonts/Symbol_14c.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-BoldItalic_148;
	src: url("fonts/Verdana-BoldItalic_148.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg342" style="-webkit-user-select: none;"><object width="935" height="1210" data="342/342.svg" type="image/svg+xml" id="pdf342" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_342" class="t s1_342">13-26 </span><span id="t2_342" class="t s1_342">Vol. 1 </span>
<span id="t3_342" class="t s2_342">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_342" class="t s3_342">If none of these conditions cause a fault, the processor updates each state component </span><span id="t5_342" class="t s4_342">i </span><span id="t6_342" class="t s3_342">for which RFBM[</span><span id="t7_342" class="t s4_342">i</span><span id="t8_342" class="t s3_342">] = 1. </span>
<span id="t9_342" class="t s3_342">XRSTORS updates state component </span><span id="ta_342" class="t s4_342">i </span><span id="tb_342" class="t s3_342">based on the value of bit </span><span id="tc_342" class="t s4_342">i </span><span id="td_342" class="t s3_342">in the XSTATE_BV field of the XSAVE header: </span>
<span id="te_342" class="t s5_342">• </span><span id="tf_342" class="t s3_342">If XSTATE_BV[</span><span id="tg_342" class="t s4_342">i</span><span id="th_342" class="t s3_342">] = 0, the state component is set to its initial configuration. Section 13.6 specifies the initial </span>
<span id="ti_342" class="t s3_342">configuration of each state component. If XSTATE_BV[1] = 0, XRSTORS initializes MXCSR to 1F80H. </span>
<span id="tj_342" class="t s3_342">State component </span><span id="tk_342" class="t s4_342">i </span><span id="tl_342" class="t s3_342">is set to its initial configuration as indicated above if RFBM[</span><span id="tm_342" class="t s4_342">i</span><span id="tn_342" class="t s3_342">] = 1 and XSTATE_BV[</span><span id="to_342" class="t s4_342">i</span><span id="tp_342" class="t s3_342">] = 0 — </span>
<span id="tq_342" class="t s6_342">even if XCOMP_BV[</span><span id="tr_342" class="t s7_342">i</span><span id="ts_342" class="t s6_342">] = 0</span><span id="tt_342" class="t s3_342">. This is true for all values of </span><span id="tu_342" class="t s4_342">i</span><span id="tv_342" class="t s3_342">, including 0 (x87 state) and 1 (SSE state). </span>
<span id="tw_342" class="t s5_342">• </span><span id="tx_342" class="t s3_342">If XSTATE_BV[</span><span id="ty_342" class="t s4_342">i</span><span id="tz_342" class="t s3_342">] = 1, the state component is loaded with data from the XSAVE area. </span>
<span id="t10_342" class="t s8_342">1 </span>
<span id="t11_342" class="t s3_342">See Section 13.5 for </span>
<span id="t12_342" class="t s3_342">specifics for each state component and for details regarding mode-specific operation and operation determined </span>
<span id="t13_342" class="t s3_342">by instruction prefixes; in particular, see Section 13.5.6 and Section 13.5.12 for special treatment by XRSTORS </span>
<span id="t14_342" class="t s3_342">of PT state and LBR state, respectively. See Section 13.13 for details regarding faults caused by memory </span>
<span id="t15_342" class="t s3_342">accesses. </span>
<span id="t16_342" class="t s3_342">If XRSTORS is restoring a supervisor state component, the instruction causes a general-protection exception </span>
<span id="t17_342" class="t s3_342">(#GP) if it would load any element of that component with an unsupported value (e.g., by setting a reserved bit </span>
<span id="t18_342" class="t s3_342">in an MSR) or if a bit is set in any reserved portion of the state component in the XSAVE area. </span>
<span id="t19_342" class="t s3_342">State components 0 and 1 are located in the legacy region of the XSAVE area (see Section 13.4.1). Each state </span>
<span id="t1a_342" class="t s3_342">component </span><span id="t1b_342" class="t s4_342">i</span><span id="t1c_342" class="t s3_342">, 2 </span><span id="t1d_342" class="t s9_342">≤ </span><span id="t1e_342" class="t s4_342">i </span><span id="t1f_342" class="t s9_342">≤ </span><span id="t1g_342" class="t s3_342">62, is located in the extended region; XRSTORS uses the compacted format for the </span>
<span id="t1h_342" class="t s3_342">extended region (see Section 13.4.3). </span>
<span id="t1i_342" class="t s3_342">The MXCSR register is part of SSE state (see Section 13.5.2) and is thus loaded from memory if RFBM[1] = </span>
<span id="t1j_342" class="t s3_342">XSTATE_BV[</span><span id="t1k_342" class="t s4_342">i</span><span id="t1l_342" class="t s3_342">] = 1. XRSTORS causes a general-protection exception (#GP) if it would load MXCSR with an </span>
<span id="t1m_342" class="t s3_342">illegal value. </span>
<span id="t1n_342" class="t s3_342">If an execution of XRSTORS causes an exception or a VM exit during or after restoring a supervisor state compo- </span>
<span id="t1o_342" class="t s3_342">nent, each element of that state component may have the value it held before the XRSTORS execution, the value </span>
<span id="t1p_342" class="t s3_342">loaded from the XSAVE area, or the element’s initial value (as defined in Section 13.6). See Section 13.5.6 for some </span>
<span id="t1q_342" class="t s3_342">special treatment of PT state for the case in which XRSTORS causes an exception or a VM exit. </span>
<span id="t1r_342" class="t s3_342">Like XRSTOR, execution of XRSTORS causes the processor to update is tracking for the init and modified optimiza- </span>
<span id="t1s_342" class="t s3_342">tions (see Section 13.6 and Section 13.8.3). The following items provide details: </span>
<span id="t1t_342" class="t s5_342">• </span><span id="t1u_342" class="t s3_342">The processor updates its tracking for the init optimization as follows: </span>
<span id="t1v_342" class="t s3_342">— </span><span id="t1w_342" class="t s3_342">If RFBM[</span><span id="t1x_342" class="t s4_342">i</span><span id="t1y_342" class="t s3_342">] = 0, XINUSE[</span><span id="t1z_342" class="t s4_342">i</span><span id="t20_342" class="t s3_342">] is not changed. </span>
<span id="t21_342" class="t s3_342">— </span><span id="t22_342" class="t s3_342">If RFBM[</span><span id="t23_342" class="t s4_342">i</span><span id="t24_342" class="t s3_342">] = 1 and XSTATE_BV[</span><span id="t25_342" class="t s4_342">i</span><span id="t26_342" class="t s3_342">] = 0, state component </span><span id="t27_342" class="t s4_342">i </span><span id="t28_342" class="t s3_342">may be tracked as init; XINUSE[</span><span id="t29_342" class="t s4_342">i</span><span id="t2a_342" class="t s3_342">] may be set to </span>
<span id="t2b_342" class="t s3_342">0 or 1. </span>
<span id="t2c_342" class="t s3_342">— </span><span id="t2d_342" class="t s3_342">If RFBM[</span><span id="t2e_342" class="t s4_342">i</span><span id="t2f_342" class="t s3_342">] = 1 and XSTATE_BV[</span><span id="t2g_342" class="t s4_342">i</span><span id="t2h_342" class="t s3_342">] = 1, state component </span><span id="t2i_342" class="t s4_342">i </span><span id="t2j_342" class="t s3_342">is tracked as not init; XINUSE[</span><span id="t2k_342" class="t s4_342">i</span><span id="t2l_342" class="t s3_342">] is set to 1. </span>
<span id="t2m_342" class="t s8_342">2 </span>
<span id="t2n_342" class="t s5_342">• </span><span id="t2o_342" class="t s3_342">The processor updates its tracking for the modified optimization and records information about the XRSTORS </span>
<span id="t2p_342" class="t s3_342">execution for future interaction with the XSAVEOPT and XSAVES instructions as follows: </span>
<span id="t2q_342" class="t s3_342">— </span><span id="t2r_342" class="t s3_342">If RFBM[</span><span id="t2s_342" class="t s4_342">i</span><span id="t2t_342" class="t s3_342">] = 0, state component </span><span id="t2u_342" class="t s4_342">i </span><span id="t2v_342" class="t s3_342">is tracked as modified; XMODIFIED[</span><span id="t2w_342" class="t s4_342">i</span><span id="t2x_342" class="t s3_342">] is set to 1. </span>
<span id="t2y_342" class="t s3_342">— </span><span id="t2z_342" class="t s3_342">If RFBM[</span><span id="t30_342" class="t s4_342">i</span><span id="t31_342" class="t s3_342">] = 1, state component </span><span id="t32_342" class="t s4_342">i </span><span id="t33_342" class="t s3_342">may be tracked as unmodified; XMODIFIED[</span><span id="t34_342" class="t s4_342">i</span><span id="t35_342" class="t s3_342">] may be set to 0 or 1. </span>
<span id="t36_342" class="t s3_342">— </span><span id="t37_342" class="t s3_342">XRSTOR_INFO is set to the 4-tuple </span><span id="t38_342" class="t sa_342"></span><span id="t39_342" class="t s4_342">w</span><span id="t3a_342" class="t s3_342">, </span><span id="t3b_342" class="t s4_342">x</span><span id="t3c_342" class="t s3_342">,</span><span id="t3d_342" class="t s4_342">y</span><span id="t3e_342" class="t s3_342">,</span><span id="t3f_342" class="t s4_342">z</span><span id="t3g_342" class="t sa_342"></span><span id="t3h_342" class="t s3_342">, where </span><span id="t3i_342" class="t s4_342">w </span><span id="t3j_342" class="t s3_342">is the CPL; </span><span id="t3k_342" class="t s4_342">x </span><span id="t3l_342" class="t s3_342">is 1 if the logical processor is in VMX </span>
<span id="t3m_342" class="t s3_342">non-root operation and 0 otherwise; </span><span id="t3n_342" class="t s4_342">y </span><span id="t3o_342" class="t s3_342">is the linear address of the XSAVE area; and </span><span id="t3p_342" class="t s4_342">z </span><span id="t3q_342" class="t s3_342">is XCOMP_BV (this </span>
<span id="t3r_342" class="t s3_342">implies that </span><span id="t3s_342" class="t s4_342">z</span><span id="t3t_342" class="t s3_342">[63] = 1). </span>
<span id="t3u_342" class="t s3_342">Note that, if RFBM is entirely zero (e.g., because the instruction mask in EDX:EAX is zero), no state components are </span>
<span id="t3v_342" class="t s3_342">modified, the XINUSE bitmap is not modified, and all bits are set in the XMODIFIED bitmap. Thus, if EDX:EAX was </span>
<span id="t3w_342" class="t s3_342">zero for the most recent execution of XRSTORS, an execution of XSAVEOPT or XSAVES will identify all state compo- </span>
<span id="t3x_342" class="t s3_342">nents as modified and will thus not use the modified optimization. </span>
<span id="t3y_342" class="t sb_342">1. </span><span id="t3z_342" class="t sb_342">Earlier fault checking ensured that, if the instruction has reached this point in execution and XSTATE_BV[</span><span id="t40_342" class="t sc_342">i</span><span id="t41_342" class="t sb_342">] is 1, then XCOMP_BV[</span><span id="t42_342" class="t sc_342">i</span><span id="t43_342" class="t sb_342">] is </span>
<span id="t44_342" class="t sb_342">also 1. </span>
<span id="t45_342" class="t sb_342">2. </span><span id="t46_342" class="t sb_342">For LBR state (state component 15), XRSTORS may leave XINIUSE[15] unmodified in certain situations even if RFBM[15] = 1 = </span>
<span id="t47_342" class="t sb_342">XSTATE_BV[15] = 1. See Section 13.5.12. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
