Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Mar 31 13:54:29 2014
| Host         : xploited-W740SU running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 23 register/latch pins with no clock driven by: apb0/sLED_reg[31]_i_1/O and possible clock pin by: apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 32 register/latch pins with no clock driven by: n_0_8399_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 84 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 67 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 7 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.321     -215.962                     93                19793        0.052        0.000                      0                19793        3.000        0.000                       0                  8654  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 5.000}        10.000          100.000         
  CLKFBOUT                     {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                   {0.000 5.000}        10.000          100.000         
  CLKOUT0                      {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                    {0.000 10.000}       20.000          50.000          
  CLKOUT1                      {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                    {5.000 15.000}       20.000          50.000          
  CLKOUT2                      {0.000 2.500}        5.000           200.000         
io0/inst_top/inst_DMC/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DMC                 {0.000 5.536}        11.072          90.316          
  clkfbout_DMC                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                  5.647        0.000                      0                    4        0.184        0.000                      0                    4        3.000        0.000                       0                    16  
  CLKFBOUT                                                                                                                                                                       8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                     8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                       17.845        0.000                       0                     2  
  CLKOUT0_1                          5.034        0.000                      0                15311        0.052        0.000                      0                15311        8.750        0.000                       0                  8254  
  CLKOUT1                           10.675        0.000                      0                  697        0.121        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                     18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                        3.751        0.000                       0                     1  
io0/inst_top/inst_DMC/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  clk_out1_DMC                       6.004        0.000                      0                   32        0.198        0.000                      0                   32        5.036        0.000                       0                    34  
  clkfbout_DMC                                                                                                                                                                  47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 7.818        0.000                      0                    2        0.227        0.000                      0                    2  
clk_out1_DMC  clk                -3.804      -18.955                      6                    6        0.176        0.000                      0                    6  
clk           CLKOUT0_1           2.032        0.000                      0                 2074        0.209        0.000                      0                 2074  
CLKOUT1       CLKOUT0_1           6.388        0.000                      0                  191        4.419        0.000                      0                  191  
CLKOUT0_1     CLKOUT1            -1.110       -9.732                     44                  103       14.771        0.000                      0                  103  
CLKOUT0_1     clk_out1_DMC       -4.466     -118.645                     30                   30        0.091        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1               10.008        0.000                      0                 3583        0.820        0.000                      0                 3583  
**async_default**  CLKOUT0_1          CLKOUT1                  0.505        0.000                      0                    6       15.618        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      3.031        0.000                      0                    4        1.710        0.000                      0                    4  
**async_default**  CLKOUT0_1          clk_out1_DMC            -5.321      -68.630                     13                   13        0.810        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 io0/inst_top/lastsampleEna44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/sampleEna44kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.602ns (14.927%)  route 3.431ns (85.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809     5.168    io0/inst_top/clk_BUFG
    SLICE_X36Y37                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  io0/inst_top/lastsampleEna44kHz_reg/Q
                         net (fo=2, routed)           1.396     7.019    io0/inst_top/Inst_PWM/lastsampleEna44kHz
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.146     7.165 r  io0/inst_top/Inst_PWM/sampleEna44kHzfixed_i_1/O
                         net (fo=1, routed)           2.035     9.201    io0/inst_top/n_6_Inst_PWM
    SLICE_X36Y37         FDCE                                         r  io0/inst_top/sampleEna44kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.681    14.866    io0/inst_top/clk_BUFG
    SLICE_X36Y37                                                      r  io0/inst_top/sampleEna44kHzfixed_reg/C
                         clock pessimism              0.301    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)       -0.285    14.847    io0/inst_top/sampleEna44kHzfixed_reg
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 io0/inst_top/sampleEna705kHzfixed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/sampleEna705kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (64.016%)  route 0.105ns (35.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.638     1.472    io0/inst_top/clk_BUFG
    SLICE_X25Y40                                                      r  io0/inst_top/sampleEna705kHzfixed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  io0/inst_top/sampleEna705kHzfixed_reg/Q
                         net (fo=1, routed)           0.105     1.717    io0/inst_top/sampleEna705kHzfixed
    SLICE_X26Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.762 r  io0/inst_top/sampleEna705kHzout_i_1/O
                         net (fo=1, routed)           0.000     1.762    io0/inst_top/n_2_sampleEna705kHzout_i_1
    SLICE_X26Y40         FDRE                                         r  io0/inst_top/sampleEna705kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.914     1.983    io0/inst_top/clk_BUFG
    SLICE_X26Y40                                                      r  io0/inst_top/sampleEna705kHzout_reg/C
                         clock pessimism             -0.495     1.488    
    SLICE_X26Y40         FDRE (Hold_fdre_C_D)         0.091     1.579    io0/inst_top/sampleEna705kHzout_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][22]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 2.481ns (17.303%)  route 11.858ns (82.697%))
  Logic Levels:           12  (LUT2=2 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 23.645 - 20.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.616     3.724    leon3gen.cpu[0].u0/leon3x0/p0/iu/clkm
    SLICE_X61Y103                                                     r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.456     4.180 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][22]/Q
                         net (fo=8, routed)           1.235     5.415    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r_reg[d][inst][0][22]
    SLICE_X60Y106        LUT3 (Prop_lut3_I2_O)        0.124     5.539 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][inst][22]_i_1/O
                         net (fo=30, routed)          1.236     6.774    leon3gen.cpu[0].u0/leon3x0/p0/iu/O61
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.124     6.898 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rfa1][7]_i_2/O
                         net (fo=5, routed)           0.726     7.625    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rfa1][7]_i_2
    SLICE_X58Y99         MUXF7 (Prop_muxf7_S_O)       0.292     7.917 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[a][rfa1][5]_i_2/O
                         net (fo=5, routed)           1.138     9.054    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r_reg[a][rfa1][5]_i_2
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.297     9.351 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rsel1][1]_i_7/O
                         net (fo=2, routed)           0.990    10.341    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rsel1][1]_i_7
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.124    10.465 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][pv]_i_6/O
                         net (fo=1, routed)           0.495    10.960    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][ctrl][pv]_i_6
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.084 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][pv]_i_3/O
                         net (fo=7, routed)           0.460    11.544    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][ctrl][pv]_i_3
    SLICE_X61Y106        LUT3 (Prop_lut3_I0_O)        0.124    11.668 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][30]_i_3/O
                         net (fo=17, routed)          0.980    12.648    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][30]_i_3
    SLICE_X63Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.772 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][5]_i_4/O
                         net (fo=11, routed)          0.913    13.686    leon3gen.cpu[0].u0/leon3x0/p0/iu/O49
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.116    13.802 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][31]_i_6/O
                         net (fo=27, routed)          1.308    15.110    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][31]_i_6
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.328    15.438 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][11]_i_1/O
                         net (fo=2, routed)           0.479    15.917    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/D[4]
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.041 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_38/O
                         net (fo=1, routed)           0.303    16.345    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_2_a9.x[0].r_i_38
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.124    16.469 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_26/O
                         net (fo=10, routed)          1.594    18.063    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/ADDR[9]
    RAMB18_X2Y38         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.636    23.645    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/clkm
    RAMB18_X2Y38                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/CLKARDCLK
                         clock pessimism              0.099    23.744    
                         clock uncertainty           -0.082    23.663    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    23.097    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r
  -------------------------------------------------------------------
                         required time                         23.097    
                         arrival time                         -18.063    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[efaddr][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[faddr][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.564     1.252    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/clkm
    SLICE_X50Y99                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[efaddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.416 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[efaddr][2]/Q
                         net (fo=1, routed)           0.231     1.647    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[efaddr]__0[2]
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.692 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r[faddr][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.692    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/p_0_in[2]
    SLICE_X50Y100        FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[faddr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.831     1.577    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/clkm
    SLICE_X50Y100                                                     r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[faddr][2]/C
                         clock pessimism             -0.057     1.520    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     1.640    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[faddr][2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X14Y66    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X14Y66    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       10.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.675ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        9.080ns  (logic 1.764ns (19.428%)  route 7.316ns (80.572%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 28.316 - 25.000 ) 
    Source Clock Delay      (SCD):    3.432ns = ( 8.432 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.631     8.432    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I49
    SLICE_X12Y70                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     8.950 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/Q
                         net (fo=34, routed)          3.422    12.372    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/speed
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.496 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_7/O
                         net (fo=22, routed)          1.439    13.934    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_7
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.150    14.084 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[retry_cnt][4]_i_3/O
                         net (fo=6, routed)           0.327    14.411    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[retry_cnt][4]_i_3
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.332    14.743 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_22/O
                         net (fo=1, routed)           0.665    15.408    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_22
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124    15.532 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_16/O
                         net (fo=1, routed)           0.000    15.532    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_16
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217    15.749 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][14]_i_3/O
                         net (fo=1, routed)           0.860    16.609    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][14]_i_3
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.299    16.908 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_1/O
                         net (fo=15, routed)          0.604    17.512    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_1
    SLICE_X4Y95          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000    25.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    26.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.716 r  bufgclk45/O
                         net (fo=343, routed)         1.600    28.316    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I49
    SLICE_X4Y95                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]/C
                         clock pessimism              0.164    28.481    
                         clock uncertainty           -0.089    28.392    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    28.187    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][2]
  -------------------------------------------------------------------
                         required time                         28.187    
                         arrival time                         -17.512    
  -------------------------------------------------------------------
                         slack                                 10.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 6.458 - 5.000 ) 
    Source Clock Delay      (SCD):    1.137ns = ( 6.137 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.601     6.137    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I49
    SLICE_X3Y102                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     6.278 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/Q
                         net (fo=1, routed)           0.056     6.333    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random]__0[0]
    SLICE_X3Y102         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.873     6.458    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I49
    SLICE_X3Y102                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/C
                         clock pessimism             -0.321     6.137    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.076     6.213    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]
  -------------------------------------------------------------------
                         required time                         -6.213    
                         arrival time                           6.333    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X1Y71     eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X0Y67     eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[act]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  io0/inst_top/inst_DMC/clk_in1
  To Clock:  io0/inst_top/inst_DMC/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io0/inst_top/inst_DMC/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { io0/inst_top/inst_DMC/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk_out1_DMC

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (clk_out1_DMC rise@11.072ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.126ns (23.759%)  route 3.613ns (76.241%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 12.756 - 11.072 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809     1.809    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.812     1.814    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.518     2.332 r  io0/inst_top/Inst_PWM/cnt_reg[5]/Q
                         net (fo=5, routed)           1.565     3.898    io0/inst_top/Inst_PWM/n_2_cnt_reg[5]
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.022 f  io0/inst_top/Inst_PWM/cnt[10]_i_2/O
                         net (fo=6, routed)           0.819     4.841    io0/inst_top/Inst_PWM/n_2_cnt[10]_i_2
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.153     4.994 r  io0/inst_top/Inst_PWM/sampleEna44KHz_i_2/O
                         net (fo=3, routed)           0.697     5.690    io0/inst_top/Inst_PWM/n_2_sampleEna44KHz_i_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I2_O)        0.331     6.021 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_1/O
                         net (fo=11, routed)          0.532     6.554    io0/inst_top/Inst_PWM/samplevalue0
    SLICE_X34Y42         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                     11.072    11.072 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.072 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683    12.755    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.061 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.984    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.075 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.681    12.756    io0/inst_top/Inst_PWM/CLK
    SLICE_X34Y42                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.087    12.844    
                         clock uncertainty           -0.117    12.727    
    SLICE_X34Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.558    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  6.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.635     0.637    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDPE (Prop_fdpe_C_Q)         0.148     0.785 r  io0/inst_top/Inst_PWM/cnt_reg[4]/Q
                         net (fo=6, routed)           0.073     0.858    io0/inst_top/Inst_PWM/n_2_cnt_reg[4]
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.098     0.956 r  io0/inst_top/Inst_PWM/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.956    io0/inst_top/Inst_PWM/p_1_in[5]
    SLICE_X30Y41         FDPE                                         r  io0/inst_top/Inst_PWM/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.909     0.911    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[5]/C
                         clock pessimism             -0.273     0.637    
    SLICE_X30Y41         FDPE (Hold_fdpe_C_D)         0.121     0.758    io0/inst_top/Inst_PWM/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DMC
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y3    io0/inst_top/inst_DMC/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X31Y41     io0/inst_top/Inst_PWM/PWMout_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X31Y41     io0/inst_top/Inst_PWM/PWMout_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DMC
  To Clock:  clkfbout_DMC

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DMC
Waveform:           { 0 25 }
Period:             50.000
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y5    io0/inst_top/inst_DMC/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna44kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.580ns (19.483%)  route 2.397ns (80.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.921ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.812     3.921    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     4.377 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         2.397     6.774    io0/inst_top/O3
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.898 r  io0/inst_top/sampleEna44kHzout_i_1/O
                         net (fo=1, routed)           0.000     6.898    io0/inst_top/n_2_sampleEna44kHzout_i_1
    SLICE_X36Y38         FDRE                                         r  io0/inst_top/sampleEna44kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.682    14.867    io0/inst_top/clk_BUFG
    SLICE_X36Y38                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
                         clock pessimism              0.000    14.867    
                         clock uncertainty           -0.180    14.687    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)        0.029    14.716    io0/inst_top/sampleEna44kHzout_reg
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  7.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna44kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.147%)  route 0.966ns (83.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.635     1.324    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.966     2.431    io0/inst_top/O3
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.045     2.476 r  io0/inst_top/sampleEna44kHzout_i_1/O
                         net (fo=1, routed)           0.000     2.476    io0/inst_top/n_2_sampleEna44kHzout_i_1
    SLICE_X36Y38         FDRE                                         r  io0/inst_top/sampleEna44kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.909     1.978    io0/inst_top/clk_BUFG
    SLICE_X36Y38                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.180     2.158    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091     2.249    io0/inst_top/sampleEna44kHzout_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -3.804ns,  Total Violation      -18.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.804ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/sampleEna44kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk rise@4440.000ns - clk_out1_DMC rise@4439.977ns)
  Data Path Delay:        6.182ns  (logic 0.666ns (10.773%)  route 5.516ns (89.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 4444.866 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.813ns = ( 4441.790 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809  4441.786    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  4437.864 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  4439.883    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.811  4441.791    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y40                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518  4442.309 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=4, routed)           3.481  4445.790    io0/inst_top/Inst_PWM/sampleEna44kHz
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.148  4445.938 r  io0/inst_top/Inst_PWM/sampleEna44kHzfixed_i_1/O
                         net (fo=1, routed)           2.035  4447.973    io0/inst_top/n_6_Inst_PWM
    SLICE_X36Y37         FDCE                                         r  io0/inst_top/sampleEna44kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     4440.000  4440.000 r  
    E3                                                0.000  4440.000 r  clk
                         net (fo=0)                   0.000  4440.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4441.411 r  IBUF/O
                         net (fo=1, routed)           1.683  4443.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4443.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.681  4444.866    io0/inst_top/clk_BUFG
    SLICE_X36Y37                                                      r  io0/inst_top/sampleEna44kHzfixed_reg/C
                         clock pessimism              0.000  4444.866    
                         clock uncertainty           -0.413  4444.454    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)       -0.285  4444.168    io0/inst_top/sampleEna44kHzfixed_reg
  -------------------------------------------------------------------
                         required time                       4444.168    
                         arrival time                       -4447.972    
  -------------------------------------------------------------------
                         slack                                 -3.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.018%)  route 1.868ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        1.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.635     0.637    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y41                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     0.778 r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/Q
                         net (fo=3, routed)           1.868     2.646    io0/inst_top/sampleEna705kHz
    SLICE_X25Y40         FDCE                                         r  io0/inst_top/lastsampleEna705kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.914     1.983    io0/inst_top/clk_BUFG
    SLICE_X25Y40                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.413     2.395    
    SLICE_X25Y40         FDCE (Hold_fdce_C_D)         0.075     2.470    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 io0/inst_top/sampleEna44kHzout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[122][25]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        5.971ns  (logic 0.938ns (15.709%)  route 5.033ns (84.291%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 23.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=1, routed)           1.780    13.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.810    15.169    io0/inst_top/clk_BUFG
    SLICE_X36Y38                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456    15.625 r  io0/inst_top/sampleEna44kHzout_reg/Q
                         net (fo=34, routed)          3.023    18.648    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.150    18.798 f  io0/inst_ADC_TOP/inst_Buffer/Memory_array[24][31]_i_2/O
                         net (fo=16, routed)          1.017    19.815    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[24][31]_i_2
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.332    20.147 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[122][31]_i_1__0/O
                         net (fo=16, routed)          0.993    21.140    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[122][31]_i_1__0
    SLICE_X12Y100        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[122][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.512    23.521    io0/inst_ADC_TOP/inst_Buffer/clkm
    SLICE_X12Y100                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[122][25]/C
                         clock pessimism              0.000    23.521    
                         clock uncertainty           -0.180    23.341    
    SLICE_X12Y100        FDCE (Setup_fdce_C_CE)      -0.169    23.172    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[122][25]
  -------------------------------------------------------------------
                         required time                         23.172    
                         arrival time                         -21.140    
  -------------------------------------------------------------------
                         slack                                  2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 io0/inst_top/sampleEna44kHzout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/read_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.443%)  route 0.392ns (73.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.469    io0/inst_top/clk_BUFG
    SLICE_X36Y38                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  io0/inst_top/sampleEna44kHzout_reg/Q
                         net (fo=34, routed)          0.392     2.002    io0/inst_top/inst_DAC_buffer/E[0]
    SLICE_X37Y38         FDCE                                         r  io0/inst_top/inst_DAC_buffer/read_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.907     1.652    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X37Y38                                                      r  io0/inst_top/inst_DAC_buffer/read_index_reg[1]/C
                         clock pessimism              0.000     1.652    
                         clock uncertainty            0.180     1.832    
    SLICE_X37Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.793    io0/inst_top/inst_DAC_buffer/read_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.609ns  (logic 2.284ns (30.019%)  route 5.325ns (69.981%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 23.558 - 20.000 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 8.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.714     8.515    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I49
    SLICE_X4Y66                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.419     8.934 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/Q
                         net (fo=12, routed)          1.889    10.823    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[23]
    SLICE_X9Y57          LUT6 (Prop_lut6_I4_O)        0.299    11.122 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_9/O
                         net (fo=1, routed)           0.000    11.122    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_9
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.672 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.672    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_5
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.943 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          0.674    12.617    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O3[0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.373    12.990 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_82/O
                         net (fo=1, routed)           0.583    13.573    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_82
    SLICE_X12Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.697 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_47/O
                         net (fo=2, routed)           0.616    14.313    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_47
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.437 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_48/O
                         net (fo=1, routed)           0.670    15.107    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_48
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.231 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_15__1/O
                         net (fo=1, routed)           0.892    16.123    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/O91[2]
    RAMB36_X0Y14         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.549    23.558    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/clkm
    RAMB36_X0Y14                                                      r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.000    23.558    
                         clock uncertainty           -0.310    23.248    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    22.511    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                  6.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.419ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.129ns = ( 6.129 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.593     6.128    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I49
    SLICE_X5Y69                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     6.269 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/Q
                         net (fo=3, routed)           0.135     6.405    eth0.e1/m100.u0/ethc0/rxo[done]
    SLICE_X5Y70          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.861     1.606    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X5Y70                                                       r  eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/C
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.310     1.916    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.070     1.986    eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           6.405    
  -------------------------------------------------------------------
                         slack                                  4.419    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           44  Failing Endpoints,  Worst Slack       -1.110ns,  Total Violation       -9.732ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.289ns (45.805%)  route 2.708ns (54.195%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 8.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.633     3.742    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X8Y81                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.478     4.220 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=11, routed)          0.942     5.162    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[3]
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.295     5.457 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     5.457    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_7
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.007 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.727     6.734    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.423     7.157 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.525     7.682    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.326     8.008 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000     8.008    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X5Y96          MUXF7 (Prop_muxf7_I1_O)      0.217     8.225 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.515     8.739    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X3Y95          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.602     8.319    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I49
    SLICE_X3Y95                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][1]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.310     8.009    
    SLICE_X3Y95          FDRE (Setup_fdre_C_CE)      -0.380     7.629    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][1]
  -------------------------------------------------------------------
                         required time                          7.629    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                 -1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.771ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 21.281 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.593    21.281    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X7Y80                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141    21.422 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/Q
                         net (fo=1, routed)           0.177    21.599    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[29]
    SLICE_X7Y82          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.864     6.448    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I49
    SLICE_X7Y82                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/C
                         clock pessimism              0.000     6.448    
                         clock uncertainty            0.310     6.758    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.070     6.828    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]
  -------------------------------------------------------------------
                         required time                         -6.828    
                         arrival time                          21.599    
  -------------------------------------------------------------------
                         slack                                 14.771    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           30  Failing Endpoints,  Worst Slack       -4.466ns,  Total Violation     -118.645ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.466ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        1.547ns  (logic 0.580ns (37.494%)  route 0.967ns (62.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 5061.708 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.921ns = ( 5063.921 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.812  5063.921    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456  5064.377 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.465  5064.842    io0/inst_top/Inst_PWM/I1
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.124  5064.966 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_1/O
                         net (fo=11, routed)          0.502  5065.468    io0/inst_top/Inst_PWM/samplevalue0
    SLICE_X31Y40         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683  5061.707    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.681  5061.708    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y40                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[5]/C
                         clock pessimism              0.000  5061.708    
                         clock uncertainty           -0.500  5061.208    
    SLICE_X31Y40         FDRE (Setup_fdre_C_CE)      -0.205  5061.002    io0/inst_top/Inst_PWM/samplevalue_reg[5]
  -------------------------------------------------------------------
                         required time                       5061.002    
                         arrival time                       -5065.468    
  -------------------------------------------------------------------
                         slack                                 -4.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_DAC_buffer/Buffout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.635     1.324    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X37Y43                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  io0/inst_top/inst_DAC_buffer/Buffout_reg[21]/Q
                         net (fo=1, routed)           0.099     1.564    io0/inst_top/Inst_PWM/Q[0]
    SLICE_X34Y42         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.908     0.910    io0/inst_top/Inst_PWM/CLK
    SLICE_X34Y42                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.500     1.410    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.064     1.474    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.008ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Memory_array_reg[9][27]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.573ns (6.188%)  route 8.687ns (93.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 23.695 - 20.000 ) 
    Source Clock Delay      (SCD):    3.921ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.812     3.921    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     4.377 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.898     5.275    rst0/O3
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.117     5.392 f  rst0/read_index[6]_i_2/O
                         net (fo=4151, routed)        7.789    13.181    io0/inst_top/inst_DAC_buffer/p_0_in
    SLICE_X17Y46         FDCE                                         f  io0/inst_top/inst_DAC_buffer/Memory_array_reg[9][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.686    23.695    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X17Y46                                                      r  io0/inst_top/inst_DAC_buffer/Memory_array_reg[9][27]/C
                         clock pessimism              0.188    23.883    
                         clock uncertainty           -0.082    23.801    
    SLICE_X17Y46         FDCE (Recov_fdce_C_CLR)     -0.613    23.188    io0/inst_top/inst_DAC_buffer/Memory_array_reg[9][27]
  -------------------------------------------------------------------
                         required time                         23.188    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                 10.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Memory_array_reg[5][21]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.190ns (27.263%)  route 0.507ns (72.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.635     1.324    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.357     1.822    rst0/O3
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.049     1.871 f  rst0/read_index[6]_i_2/O
                         net (fo=4151, routed)        0.150     2.021    io0/inst_top/inst_DAC_buffer/p_0_in
    SLICE_X31Y42         FDCE                                         f  io0/inst_top/inst_DAC_buffer/Memory_array_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.909     1.654    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X31Y42                                                      r  io0/inst_top/inst_DAC_buffer/Memory_array_reg[5][21]/C
                         clock pessimism             -0.294     1.360    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.159     1.201    io0/inst_top/inst_DAC_buffer/Memory_array_reg[5][21]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.820    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.795%)  route 2.506ns (81.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 8.227 - 5.000 ) 
    Source Clock Delay      (SCD):    3.921ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.812     3.921    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     4.377 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         1.834     6.211    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I80
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.124     6.335 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.672     7.007    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X9Y69          FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.510     8.227    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I49
    SLICE_X9Y69                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     8.227    
                         clock uncertainty           -0.310     7.917    
    SLICE_X9Y69          FDCE (Recov_fdce_C_CLR)     -0.405     7.512    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.618ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.065%)  route 0.844ns (81.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 6.445 - 5.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 21.251 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.563    21.251    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X29Y68                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    21.392 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.593    21.986    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.045    22.031 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.250    22.281    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X7Y70          FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.861     6.445    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I49
    SLICE_X7Y70                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.000     6.445    
                         clock uncertainty            0.310     6.755    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092     6.663    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.663    
                         arrival time                          22.281    
  -------------------------------------------------------------------
                         slack                                 15.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 0.573ns (8.040%)  route 6.554ns (91.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    3.921ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.812     3.921    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     4.377 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.898     5.275    rst0/O3
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.117     5.392 f  rst0/read_index[6]_i_2/O
                         net (fo=4151, routed)        5.655    11.047    io0/inst_top/p_0_in
    SLICE_X25Y40         FDCE                                         f  io0/inst_top/lastsampleEna705kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.686    14.871    io0/inst_top/clk_BUFG
    SLICE_X25Y40                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.000    14.871    
                         clock uncertainty           -0.180    14.691    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.613    14.078    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                         14.078    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  3.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna44kHz_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.190ns (7.972%)  route 2.193ns (92.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.635     1.324    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.357     1.822    rst0/O3
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.049     1.871 f  rst0/read_index[6]_i_2/O
                         net (fo=4151, routed)        1.836     3.707    io0/inst_top/p_0_in
    SLICE_X36Y37         FDCE                                         f  io0/inst_top/lastsampleEna44kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.907     1.976    io0/inst_top/clk_BUFG
    SLICE_X36Y37                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.180     2.156    
    SLICE_X36Y37         FDCE (Remov_fdce_C_CLR)     -0.159     1.997    io0/inst_top/lastsampleEna44kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  1.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           13  Failing Endpoints,  Worst Slack       -5.321ns,  Total Violation      -68.630ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.321ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/CLR
                            (recovery check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        1.995ns  (logic 0.573ns (28.723%)  route 1.422ns (71.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 5061.708 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.921ns = ( 5063.921 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        1.812  5063.921    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456  5064.377 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.898  5065.275    rst0/O3
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.117  5065.392 f  rst0/read_index[6]_i_2/O
                         net (fo=4151, routed)        0.524  5065.916    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X31Y41         FDCE                                         f  io0/inst_top/Inst_PWM/PWMout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683  5061.707    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.682  5061.708    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y41                                                      r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism              0.000  5061.708    
                         clock uncertainty           -0.500  5061.208    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.613  5060.596    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                       5060.595    
                         arrival time                       -5065.916    
  -------------------------------------------------------------------
                         slack                                 -5.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.190ns (25.035%)  route 0.569ns (74.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8252, routed)        0.635     1.324    rst0/clkm
    SLICE_X29Y41                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  rst0/async.rstoutl_reg/Q
                         net (fo=291, routed)         0.357     1.822    rst0/O3
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.049     1.871 f  rst0/read_index[6]_i_2/O
                         net (fo=4151, routed)        0.212     2.083    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X30Y41         FDPE                                         f  io0/inst_top/Inst_PWM/cnt_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.909     0.911    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[10]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.500     1.411    
    SLICE_X30Y41         FDPE (Remov_fdpe_C_PRE)     -0.138     1.273    io0/inst_top/Inst_PWM/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.810    





