===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.5877 seconds

  ----Wall Time----  ----Name----
    4.0534 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.3561 (  9.4%)    Parse modules
    0.6593 (  1.9%)    Verify circuit
   18.5150 ( 52.0%)  'firrtl.circuit' Pipeline
    1.4273 (  4.0%)    'firrtl.module' Pipeline
    1.3363 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0910 (  0.3%)      LowerCHIRRTLPass
    0.1123 (  0.3%)    InferWidths
    0.8333 (  2.3%)    InferResets
    0.0514 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0815 (  0.2%)    WireDFT
    0.0850 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7539 (  2.1%)    LowerFIRRTLTypes
    7.6314 ( 21.4%)    'firrtl.module' Pipeline
    0.8249 (  2.3%)      ExpandWhens
    0.0216 (  0.1%)      RemoveInvalid
    6.3511 ( 17.8%)      Canonicalizer
    0.4338 (  1.2%)      InferReadWrite
    0.5687 (  1.6%)    Inliner
    1.1656 (  3.3%)    IMConstProp
    0.0691 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0665 (  0.2%)    BlackBoxReader
    0.0665 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.7705 ( 13.4%)    'firrtl.module' Pipeline
    4.7705 ( 13.4%)      Canonicalizer
    0.4536 (  1.3%)    RemoveUnusedPorts
    0.0680 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4200 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.7378 ( 10.5%)  LowerFIRRTLToHW
    0.0680 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.3016 ( 12.1%)  'hw.module' Pipeline
    0.9442 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6758 (  7.5%)    Canonicalizer
    0.6815 (  1.9%)    HWCleanup
    0.8599 (  2.4%)  'hw.module' Pipeline
    0.0814 (  0.2%)    HWLegalizeModules
    0.7785 (  2.2%)    PrettifyVerilog
    3.9079 ( 11.0%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   35.5877 (100.0%)  Total

{
  totalTime: 35.613,
  maxMemory: 718741504
}
