
STM32F103_U8G2_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ef4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b3c  08004000  08004000  00014000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b3c  08004b3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004b3c  08004b3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b3c  08004b3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b3c  08004b3c  00014b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b40  08004b40  00014b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000544  2000000c  08004b50  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  08004b50  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b2f7  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037b6  00000000  00000000  0004b36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001460  00000000  00000000  0004eb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f8e  00000000  00000000  0004ff88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000195c6  00000000  00000000  00050f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b5d  00000000  00000000  0006a4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099a39  00000000  00000000  00083039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000052e0  00000000  00000000  0011ca74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00121d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003fe8 	.word	0x08003fe8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08003fe8 	.word	0x08003fe8

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b0e      	ldr	r3, [pc, #56]	; (800018c <MX_GPIO_Init+0x40>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a0d      	ldr	r2, [pc, #52]	; (800018c <MX_GPIO_Init+0x40>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b0b      	ldr	r3, [pc, #44]	; (800018c <MX_GPIO_Init+0x40>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800016a:	4b08      	ldr	r3, [pc, #32]	; (800018c <MX_GPIO_Init+0x40>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a07      	ldr	r2, [pc, #28]	; (800018c <MX_GPIO_Init+0x40>)
 8000170:	f043 0308 	orr.w	r3, r3, #8
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b05      	ldr	r3, [pc, #20]	; (800018c <MX_GPIO_Init+0x40>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0308 	and.w	r3, r3, #8
 800017e:	603b      	str	r3, [r7, #0]
 8000180:	683b      	ldr	r3, [r7, #0]

}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	40021000 	.word	0x40021000

08000190 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000194:	4b12      	ldr	r3, [pc, #72]	; (80001e0 <MX_I2C2_Init+0x50>)
 8000196:	4a13      	ldr	r2, [pc, #76]	; (80001e4 <MX_I2C2_Init+0x54>)
 8000198:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800019a:	4b11      	ldr	r3, [pc, #68]	; (80001e0 <MX_I2C2_Init+0x50>)
 800019c:	4a12      	ldr	r2, [pc, #72]	; (80001e8 <MX_I2C2_Init+0x58>)
 800019e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80001a0:	4b0f      	ldr	r3, [pc, #60]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80001a6:	4b0e      	ldr	r3, [pc, #56]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001a8:	2200      	movs	r2, #0
 80001aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001ac:	4b0c      	ldr	r3, [pc, #48]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80001b2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80001b4:	4b0a      	ldr	r3, [pc, #40]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001b6:	2200      	movs	r2, #0
 80001b8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80001ba:	4b09      	ldr	r3, [pc, #36]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001bc:	2200      	movs	r2, #0
 80001be:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80001c0:	4b07      	ldr	r3, [pc, #28]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80001c6:	4b06      	ldr	r3, [pc, #24]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001c8:	2200      	movs	r2, #0
 80001ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <MX_I2C2_Init+0x50>)
 80001ce:	f000 fdf1 	bl	8000db4 <HAL_I2C_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d001      	beq.n	80001dc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80001d8:	f000 f8db 	bl	8000392 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80001dc:	bf00      	nop
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	20000028 	.word	0x20000028
 80001e4:	40005800 	.word	0x40005800
 80001e8:	000186a0 	.word	0x000186a0

080001ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b088      	sub	sp, #32
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
 80001fc:	605a      	str	r2, [r3, #4]
 80001fe:	609a      	str	r2, [r3, #8]
 8000200:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a16      	ldr	r2, [pc, #88]	; (8000260 <HAL_I2C_MspInit+0x74>)
 8000208:	4293      	cmp	r3, r2
 800020a:	d124      	bne.n	8000256 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800020c:	4b15      	ldr	r3, [pc, #84]	; (8000264 <HAL_I2C_MspInit+0x78>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	4a14      	ldr	r2, [pc, #80]	; (8000264 <HAL_I2C_MspInit+0x78>)
 8000212:	f043 0308 	orr.w	r3, r3, #8
 8000216:	6193      	str	r3, [r2, #24]
 8000218:	4b12      	ldr	r3, [pc, #72]	; (8000264 <HAL_I2C_MspInit+0x78>)
 800021a:	699b      	ldr	r3, [r3, #24]
 800021c:	f003 0308 	and.w	r3, r3, #8
 8000220:	60fb      	str	r3, [r7, #12]
 8000222:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000224:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000228:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800022a:	2312      	movs	r3, #18
 800022c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800022e:	2303      	movs	r3, #3
 8000230:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000232:	f107 0310 	add.w	r3, r7, #16
 8000236:	4619      	mov	r1, r3
 8000238:	480b      	ldr	r0, [pc, #44]	; (8000268 <HAL_I2C_MspInit+0x7c>)
 800023a:	f000 fc37 	bl	8000aac <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800023e:	4b09      	ldr	r3, [pc, #36]	; (8000264 <HAL_I2C_MspInit+0x78>)
 8000240:	69db      	ldr	r3, [r3, #28]
 8000242:	4a08      	ldr	r2, [pc, #32]	; (8000264 <HAL_I2C_MspInit+0x78>)
 8000244:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000248:	61d3      	str	r3, [r2, #28]
 800024a:	4b06      	ldr	r3, [pc, #24]	; (8000264 <HAL_I2C_MspInit+0x78>)
 800024c:	69db      	ldr	r3, [r3, #28]
 800024e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000252:	60bb      	str	r3, [r7, #8]
 8000254:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000256:	bf00      	nop
 8000258:	3720      	adds	r7, #32
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	40005800 	.word	0x40005800
 8000264:	40021000 	.word	0x40021000
 8000268:	40010c00 	.word	0x40010c00

0800026c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b0a8      	sub	sp, #160	; 0xa0
 8000270:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000272:	f000 fab1 	bl	80007d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000276:	f000 f847 	bl	8000308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027a:	f7ff ff67 	bl	800014c <MX_GPIO_Init>
  MX_I2C2_Init();
 800027e:	f7ff ff87 	bl	8000190 <MX_I2C2_Init>
  MX_TIM1_Init();
 8000282:	f000 fa15 	bl	80006b0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  u8g2_t u8g2; // a structure which will contain all the data for one display
  u8g2Init(&u8g2);
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	4618      	mov	r0, r3
 800028a:	f000 f9a3 	bl	80005d4 <u8g2Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  //u8g2_DrawCircle(&u8g2, 64, 32, 30, U8G2_DRAW_ALL);
	   u8g2_SendBuffer(&u8g2);
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4618      	mov	r0, r3
 8000292:	f002 f999 	bl	80025c8 <u8g2_SendBuffer>
	   u8g2_DrawBox(&u8g2,0,0,20,20);
 8000296:	1d38      	adds	r0, r7, #4
 8000298:	2314      	movs	r3, #20
 800029a:	9300      	str	r3, [sp, #0]
 800029c:	2314      	movs	r3, #20
 800029e:	2200      	movs	r2, #0
 80002a0:	2100      	movs	r1, #0
 80002a2:	f002 f88b 	bl	80023bc <u8g2_DrawBox>
	   u8g2_DrawBox(&u8g2,20,20,20,20);
 80002a6:	1d38      	adds	r0, r7, #4
 80002a8:	2314      	movs	r3, #20
 80002aa:	9300      	str	r3, [sp, #0]
 80002ac:	2314      	movs	r3, #20
 80002ae:	2214      	movs	r2, #20
 80002b0:	2114      	movs	r1, #20
 80002b2:	f002 f883 	bl	80023bc <u8g2_DrawBox>
	   u8g2_SendBuffer(&u8g2);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	4618      	mov	r0, r3
 80002ba:	f002 f985 	bl	80025c8 <u8g2_SendBuffer>
	   u8g2_DrawFrame(&u8g2,10,40,20,20);
 80002be:	1d38      	adds	r0, r7, #4
 80002c0:	2314      	movs	r3, #20
 80002c2:	9300      	str	r3, [sp, #0]
 80002c4:	2314      	movs	r3, #20
 80002c6:	2228      	movs	r2, #40	; 0x28
 80002c8:	210a      	movs	r1, #10
 80002ca:	f002 f8ad 	bl	8002428 <u8g2_DrawFrame>
	   u8g2_SendBuffer(&u8g2);
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	4618      	mov	r0, r3
 80002d2:	f002 f979 	bl	80025c8 <u8g2_SendBuffer>
	   u8g2_SetFont(&u8g2,u8g2_font_DigitalDiscoThin_tf);
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	4909      	ldr	r1, [pc, #36]	; (8000300 <main+0x94>)
 80002da:	4618      	mov	r0, r3
 80002dc:	f002 ff3c 	bl	8003158 <u8g2_SetFont>
	   u8g2_DrawStr(&u8g2,30,10,"freeommmmmmmmma");
 80002e0:	1d38      	adds	r0, r7, #4
 80002e2:	4b08      	ldr	r3, [pc, #32]	; (8000304 <main+0x98>)
 80002e4:	220a      	movs	r2, #10
 80002e6:	211e      	movs	r1, #30
 80002e8:	f002 fe98 	bl	800301c <u8g2_DrawStr>
	   u8g2_SendBuffer(&u8g2);
 80002ec:	1d3b      	adds	r3, r7, #4
 80002ee:	4618      	mov	r0, r3
 80002f0:	f002 f96a 	bl	80025c8 <u8g2_SendBuffer>


	   HAL_Delay(1000);
 80002f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002f8:	f000 fad0 	bl	800089c <HAL_Delay>
	   u8g2_SendBuffer(&u8g2);
 80002fc:	e7c7      	b.n	800028e <main+0x22>
 80002fe:	bf00      	nop
 8000300:	0800403c 	.word	0x0800403c
 8000304:	08004000 	.word	0x08004000

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b090      	sub	sp, #64	; 0x40
 800030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030e:	f107 0318 	add.w	r3, r7, #24
 8000312:	2228      	movs	r2, #40	; 0x28
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f003 fe39 	bl	8003f8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	60da      	str	r2, [r3, #12]
 8000328:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800032a:	2301      	movs	r3, #1
 800032c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800032e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000332:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000338:	2301      	movs	r3, #1
 800033a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033c:	2302      	movs	r3, #2
 800033e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000340:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000344:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000346:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800034a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800034c:	f107 0318 	add.w	r3, r7, #24
 8000350:	4618      	mov	r0, r3
 8000352:	f001 f9cb 	bl	80016ec <HAL_RCC_OscConfig>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800035c:	f000 f819 	bl	8000392 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000360:	230f      	movs	r3, #15
 8000362:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000364:	2302      	movs	r3, #2
 8000366:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000368:	2300      	movs	r3, #0
 800036a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800036c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000370:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000376:	1d3b      	adds	r3, r7, #4
 8000378:	2102      	movs	r1, #2
 800037a:	4618      	mov	r0, r3
 800037c:	f001 fc38 	bl	8001bf0 <HAL_RCC_ClockConfig>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000386:	f000 f804 	bl	8000392 <Error_Handler>
  }
}
 800038a:	bf00      	nop
 800038c:	3740      	adds	r7, #64	; 0x40
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000392:	b480      	push	{r7}
 8000394:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000396:	b672      	cpsid	i
}
 8000398:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800039a:	e7fe      	b.n	800039a <Error_Handler+0x8>

0800039c <u8x8_byte_hw_i2c>:
#include "oled.h"
#include "i2c.h"

uint8_t u8x8_byte_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af02      	add	r7, sp, #8
 80003a2:	60f8      	str	r0, [r7, #12]
 80003a4:	607b      	str	r3, [r7, #4]
 80003a6:	460b      	mov	r3, r1
 80003a8:	72fb      	strb	r3, [r7, #11]
 80003aa:	4613      	mov	r3, r2
 80003ac:	72bb      	strb	r3, [r7, #10]
    /* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
    static uint8_t buffer[128];
    static uint8_t buf_idx;
    uint8_t *data;

    switch (msg)
 80003ae:	7afb      	ldrb	r3, [r7, #11]
 80003b0:	3b14      	subs	r3, #20
 80003b2:	2b0c      	cmp	r3, #12
 80003b4:	d84b      	bhi.n	800044e <u8x8_byte_hw_i2c+0xb2>
 80003b6:	a201      	add	r2, pc, #4	; (adr r2, 80003bc <u8x8_byte_hw_i2c+0x20>)
 80003b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003bc:	080003f1 	.word	0x080003f1
 80003c0:	0800044f 	.word	0x0800044f
 80003c4:	0800044f 	.word	0x0800044f
 80003c8:	080003ff 	.word	0x080003ff
 80003cc:	080003f7 	.word	0x080003f7
 80003d0:	0800042f 	.word	0x0800042f
 80003d4:	0800044f 	.word	0x0800044f
 80003d8:	0800044f 	.word	0x0800044f
 80003dc:	0800044f 	.word	0x0800044f
 80003e0:	0800044f 	.word	0x0800044f
 80003e4:	0800044f 	.word	0x0800044f
 80003e8:	0800044f 	.word	0x0800044f
 80003ec:	08000453 	.word	0x08000453
    {
    case U8X8_MSG_BYTE_INIT:
    {
        /* add your custom code to init i2c subsystem */
        MX_I2C2_Init(); //I2C初始化
 80003f0:	f7ff fece 	bl	8000190 <MX_I2C2_Init>
    }
    break;
 80003f4:	e030      	b.n	8000458 <u8x8_byte_hw_i2c+0xbc>

    case U8X8_MSG_BYTE_START_TRANSFER:
    {
        buf_idx = 0;
 80003f6:	4b1b      	ldr	r3, [pc, #108]	; (8000464 <u8x8_byte_hw_i2c+0xc8>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]
    }
    break;
 80003fc:	e02c      	b.n	8000458 <u8x8_byte_hw_i2c+0xbc>

    case U8X8_MSG_BYTE_SEND:
    {
        data = (uint8_t *)arg_ptr;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	617b      	str	r3, [r7, #20]

        while (arg_int > 0)
 8000402:	e010      	b.n	8000426 <u8x8_byte_hw_i2c+0x8a>
        {
            buffer[buf_idx++] = *data;
 8000404:	4b17      	ldr	r3, [pc, #92]	; (8000464 <u8x8_byte_hw_i2c+0xc8>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	1c5a      	adds	r2, r3, #1
 800040a:	b2d1      	uxtb	r1, r2
 800040c:	4a15      	ldr	r2, [pc, #84]	; (8000464 <u8x8_byte_hw_i2c+0xc8>)
 800040e:	7011      	strb	r1, [r2, #0]
 8000410:	461a      	mov	r2, r3
 8000412:	697b      	ldr	r3, [r7, #20]
 8000414:	7819      	ldrb	r1, [r3, #0]
 8000416:	4b14      	ldr	r3, [pc, #80]	; (8000468 <u8x8_byte_hw_i2c+0xcc>)
 8000418:	5499      	strb	r1, [r3, r2]
            data++;
 800041a:	697b      	ldr	r3, [r7, #20]
 800041c:	3301      	adds	r3, #1
 800041e:	617b      	str	r3, [r7, #20]
            arg_int--;
 8000420:	7abb      	ldrb	r3, [r7, #10]
 8000422:	3b01      	subs	r3, #1
 8000424:	72bb      	strb	r3, [r7, #10]
        while (arg_int > 0)
 8000426:	7abb      	ldrb	r3, [r7, #10]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d1eb      	bne.n	8000404 <u8x8_byte_hw_i2c+0x68>
        }
    }
    break;
 800042c:	e014      	b.n	8000458 <u8x8_byte_hw_i2c+0xbc>

    case U8X8_MSG_BYTE_END_TRANSFER:
    {
        if (HAL_I2C_Master_Transmit(&hi2c2, (OLED_ADDRESS), buffer, buf_idx, 1000) != HAL_OK)
 800042e:	4b0d      	ldr	r3, [pc, #52]	; (8000464 <u8x8_byte_hw_i2c+0xc8>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	b29b      	uxth	r3, r3
 8000434:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000438:	9200      	str	r2, [sp, #0]
 800043a:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <u8x8_byte_hw_i2c+0xcc>)
 800043c:	2178      	movs	r1, #120	; 0x78
 800043e:	480b      	ldr	r0, [pc, #44]	; (800046c <u8x8_byte_hw_i2c+0xd0>)
 8000440:	f000 fdfc 	bl	800103c <HAL_I2C_Master_Transmit>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d005      	beq.n	8000456 <u8x8_byte_hw_i2c+0xba>
            return 0;
 800044a:	2300      	movs	r3, #0
 800044c:	e005      	b.n	800045a <u8x8_byte_hw_i2c+0xbe>

    case U8X8_MSG_BYTE_SET_DC:
        break;

    default:
        return 0;
 800044e:	2300      	movs	r3, #0
 8000450:	e003      	b.n	800045a <u8x8_byte_hw_i2c+0xbe>
        break;
 8000452:	bf00      	nop
 8000454:	e000      	b.n	8000458 <u8x8_byte_hw_i2c+0xbc>
    break;
 8000456:	bf00      	nop
    }

    return 1;
 8000458:	2301      	movs	r3, #1
}
 800045a:	4618      	mov	r0, r3
 800045c:	3718      	adds	r7, #24
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	2000007c 	.word	0x2000007c
 8000468:	20000080 	.word	0x20000080
 800046c:	20000028 	.word	0x20000028

08000470 <delay_us>:

void delay_us(uint32_t time)
{
 8000470:	b480      	push	{r7}
 8000472:	b085      	sub	sp, #20
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
    uint32_t i = 8 * time;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	00db      	lsls	r3, r3, #3
 800047c:	60fb      	str	r3, [r7, #12]
    while (i--)
 800047e:	bf00      	nop
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	1e5a      	subs	r2, r3, #1
 8000484:	60fa      	str	r2, [r7, #12]
 8000486:	2b00      	cmp	r3, #0
 8000488:	d1fa      	bne.n	8000480 <delay_us+0x10>
        ;
}
 800048a:	bf00      	nop
 800048c:	bf00      	nop
 800048e:	3714      	adds	r7, #20
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr
	...

08000498 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b086      	sub	sp, #24
 800049c:	af00      	add	r7, sp, #0
 800049e:	60f8      	str	r0, [r7, #12]
 80004a0:	607b      	str	r3, [r7, #4]
 80004a2:	460b      	mov	r3, r1
 80004a4:	72fb      	strb	r3, [r7, #11]
 80004a6:	4613      	mov	r3, r2
 80004a8:	72bb      	strb	r3, [r7, #10]
    switch (msg)
 80004aa:	7afb      	ldrb	r3, [r7, #11]
 80004ac:	3b29      	subs	r3, #41	; 0x29
 80004ae:	2b2a      	cmp	r3, #42	; 0x2a
 80004b0:	f200 8084 	bhi.w	80005bc <u8x8_gpio_and_delay+0x124>
 80004b4:	a201      	add	r2, pc, #4	; (adr r2, 80004bc <u8x8_gpio_and_delay+0x24>)
 80004b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004ba:	bf00      	nop
 80004bc:	08000585 	.word	0x08000585
 80004c0:	0800056d 	.word	0x0800056d
 80004c4:	08000569 	.word	0x08000569
 80004c8:	080005bd 	.word	0x080005bd
 80004cc:	0800058d 	.word	0x0800058d
 80004d0:	080005bd 	.word	0x080005bd
 80004d4:	080005bd 	.word	0x080005bd
 80004d8:	080005bd 	.word	0x080005bd
 80004dc:	080005bd 	.word	0x080005bd
 80004e0:	080005bd 	.word	0x080005bd
 80004e4:	080005bd 	.word	0x080005bd
 80004e8:	080005bd 	.word	0x080005bd
 80004ec:	080005bd 	.word	0x080005bd
 80004f0:	080005bd 	.word	0x080005bd
 80004f4:	080005bd 	.word	0x080005bd
 80004f8:	080005bd 	.word	0x080005bd
 80004fc:	080005bd 	.word	0x080005bd
 8000500:	080005bd 	.word	0x080005bd
 8000504:	080005bd 	.word	0x080005bd
 8000508:	080005bd 	.word	0x080005bd
 800050c:	080005bd 	.word	0x080005bd
 8000510:	080005bd 	.word	0x080005bd
 8000514:	080005bd 	.word	0x080005bd
 8000518:	080005bd 	.word	0x080005bd
 800051c:	080005bd 	.word	0x080005bd
 8000520:	080005bd 	.word	0x080005bd
 8000524:	080005bd 	.word	0x080005bd
 8000528:	080005bd 	.word	0x080005bd
 800052c:	080005bd 	.word	0x080005bd
 8000530:	080005bd 	.word	0x080005bd
 8000534:	080005bd 	.word	0x080005bd
 8000538:	080005bd 	.word	0x080005bd
 800053c:	080005bd 	.word	0x080005bd
 8000540:	080005bd 	.word	0x080005bd
 8000544:	080005bd 	.word	0x080005bd
 8000548:	080005c7 	.word	0x080005c7
 800054c:	080005c7 	.word	0x080005c7
 8000550:	080005bd 	.word	0x080005bd
 8000554:	080005bd 	.word	0x080005bd
 8000558:	08000595 	.word	0x08000595
 800055c:	0800059f 	.word	0x0800059f
 8000560:	080005a9 	.word	0x080005a9
 8000564:	080005b3 	.word	0x080005b3
    {
    case U8X8_MSG_DELAY_100NANO: // delay arg_int * 100 nano seconds
        __NOP();
 8000568:	bf00      	nop
        break;
 800056a:	e02d      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_DELAY_10MICRO: // delay arg_int * 10 micro seconds
        for (uint16_t n = 0; n < 320; n++)
 800056c:	2300      	movs	r3, #0
 800056e:	82fb      	strh	r3, [r7, #22]
 8000570:	e003      	b.n	800057a <u8x8_gpio_and_delay+0xe2>
        {
            __NOP();
 8000572:	bf00      	nop
        for (uint16_t n = 0; n < 320; n++)
 8000574:	8afb      	ldrh	r3, [r7, #22]
 8000576:	3301      	adds	r3, #1
 8000578:	82fb      	strh	r3, [r7, #22]
 800057a:	8afb      	ldrh	r3, [r7, #22]
 800057c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000580:	d3f7      	bcc.n	8000572 <u8x8_gpio_and_delay+0xda>
        }
        break;
 8000582:	e021      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_DELAY_MILLI: // delay arg_int * 1 milli second
        HAL_Delay(1);
 8000584:	2001      	movs	r0, #1
 8000586:	f000 f989 	bl	800089c <HAL_Delay>
        break;
 800058a:	e01d      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_DELAY_I2C: // arg_int is the I2C speed in 100KHz, e.g. 4 = 400 KHz
        delay_us(5);
 800058c:	2005      	movs	r0, #5
 800058e:	f7ff ff6f 	bl	8000470 <delay_us>
        break;                    // arg_int=1: delay by 5us, arg_int = 4: delay by 1.25us
 8000592:	e019      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_GPIO_I2C_CLOCK: // arg_int=0: Output low at I2C clock pin
        break;                    // arg_int=1: Input dir with pullup high for I2C clock pin
    case U8X8_MSG_GPIO_I2C_DATA:  // arg_int=0: Output low at I2C data pin
        break;                    // arg_int=1: Input dir with pullup high for I2C data pin
    case U8X8_MSG_GPIO_MENU_SELECT:
        u8x8_SetGPIOResult(u8x8, /* get menu select pin state */ 0);
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	2200      	movs	r2, #0
 8000598:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
        break;
 800059c:	e014      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_GPIO_MENU_NEXT:
        u8x8_SetGPIOResult(u8x8, /* get menu next pin state */ 0);
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	2200      	movs	r2, #0
 80005a2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
        break;
 80005a6:	e00f      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_GPIO_MENU_PREV:
        u8x8_SetGPIOResult(u8x8, /* get menu prev pin state */ 0);
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
        break;
 80005b0:	e00a      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    case U8X8_MSG_GPIO_MENU_HOME:
        u8x8_SetGPIOResult(u8x8, /* get menu home pin state */ 0);
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2200      	movs	r2, #0
 80005b6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
        break;
 80005ba:	e005      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
    default:
        u8x8_SetGPIOResult(u8x8, 1); // default return value
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2201      	movs	r2, #1
 80005c0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
        break;
 80005c4:	e000      	b.n	80005c8 <u8x8_gpio_and_delay+0x130>
        break;                    // arg_int=1: Input dir with pullup high for I2C clock pin
 80005c6:	bf00      	nop
    }
    return 1;
 80005c8:	2301      	movs	r3, #1
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3718      	adds	r7, #24
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop

080005d4 <u8g2Init>:
void u8g2Init(u8g2_t *u8g2)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	u8g2_Setup_ssd1306_i2c_128x64_noname_f(u8g2, U8G2_R0, u8x8_byte_hw_i2c, u8x8_gpio_and_delay); // 初始化 u8g2 结构体
 80005dc:	4b09      	ldr	r3, [pc, #36]	; (8000604 <u8g2Init+0x30>)
 80005de:	4a0a      	ldr	r2, [pc, #40]	; (8000608 <u8g2Init+0x34>)
 80005e0:	490a      	ldr	r1, [pc, #40]	; (800060c <u8g2Init+0x38>)
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f002 f80e 	bl	8002604 <u8g2_Setup_ssd1306_i2c_128x64_noname_f>
	u8g2_InitDisplay(u8g2);                                                                       // 根据所选的芯片进行初始化工作，初始化完成后，显示器处于关闭状态
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f003 fc34 	bl	8003e56 <u8x8_InitDisplay>
	u8g2_SetPowerSave(u8g2, 0);                                                                   // 打开显示器
 80005ee:	2100      	movs	r1, #0
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f003 fc3f 	bl	8003e74 <u8x8_SetPowerSave>
	u8g2_ClearBuffer(u8g2);
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f001 ff73 	bl	80024e2 <u8g2_ClearBuffer>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	08000499 	.word	0x08000499
 8000608:	0800039d 	.word	0x0800039d
 800060c:	08004ac0 	.word	0x08004ac0

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <HAL_MspInit+0x40>)
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	4a0d      	ldr	r2, [pc, #52]	; (8000650 <HAL_MspInit+0x40>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6193      	str	r3, [r2, #24]
 8000622:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <HAL_MspInit+0x40>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <HAL_MspInit+0x40>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a07      	ldr	r2, [pc, #28]	; (8000650 <HAL_MspInit+0x40>)
 8000634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000638:	61d3      	str	r3, [r2, #28]
 800063a:	4b05      	ldr	r3, [pc, #20]	; (8000650 <HAL_MspInit+0x40>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr
 8000650:	40021000 	.word	0x40021000

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000658:	e7fe      	b.n	8000658 <NMI_Handler+0x4>

0800065a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065e:	e7fe      	b.n	800065e <HardFault_Handler+0x4>

08000660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000664:	e7fe      	b.n	8000664 <MemManage_Handler+0x4>

08000666 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000666:	b480      	push	{r7}
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800066a:	e7fe      	b.n	800066a <BusFault_Handler+0x4>

0800066c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000670:	e7fe      	b.n	8000670 <UsageFault_Handler+0x4>

08000672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000672:	b480      	push	{r7}
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr

0800067e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068a:	b480      	push	{r7}
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr

08000696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069a:	f000 f8e3 	bl	8000864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006a2:	b480      	push	{r7}
 80006a4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006a6:	bf00      	nop
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
	...

080006b0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006b6:	f107 0308 	add.w	r3, r7, #8
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006c4:	463b      	mov	r3, r7
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	; (8000748 <MX_TIM1_Init+0x98>)
 80006ce:	4a1f      	ldr	r2, [pc, #124]	; (800074c <MX_TIM1_Init+0x9c>)
 80006d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80006d2:	4b1d      	ldr	r3, [pc, #116]	; (8000748 <MX_TIM1_Init+0x98>)
 80006d4:	2247      	movs	r2, #71	; 0x47
 80006d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	; (8000748 <MX_TIM1_Init+0x98>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80006de:	4b1a      	ldr	r3, [pc, #104]	; (8000748 <MX_TIM1_Init+0x98>)
 80006e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006e6:	4b18      	ldr	r3, [pc, #96]	; (8000748 <MX_TIM1_Init+0x98>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006ec:	4b16      	ldr	r3, [pc, #88]	; (8000748 <MX_TIM1_Init+0x98>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006f2:	4b15      	ldr	r3, [pc, #84]	; (8000748 <MX_TIM1_Init+0x98>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006f8:	4813      	ldr	r0, [pc, #76]	; (8000748 <MX_TIM1_Init+0x98>)
 80006fa:	f001 fbf3 	bl	8001ee4 <HAL_TIM_Base_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000704:	f7ff fe45 	bl	8000392 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000708:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800070c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800070e:	f107 0308 	add.w	r3, r7, #8
 8000712:	4619      	mov	r1, r3
 8000714:	480c      	ldr	r0, [pc, #48]	; (8000748 <MX_TIM1_Init+0x98>)
 8000716:	f001 fc34 	bl	8001f82 <HAL_TIM_ConfigClockSource>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000720:	f7ff fe37 	bl	8000392 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000724:	2300      	movs	r3, #0
 8000726:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000728:	2300      	movs	r3, #0
 800072a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800072c:	463b      	mov	r3, r7
 800072e:	4619      	mov	r1, r3
 8000730:	4805      	ldr	r0, [pc, #20]	; (8000748 <MX_TIM1_Init+0x98>)
 8000732:	f001 fde5 	bl	8002300 <HAL_TIMEx_MasterConfigSynchronization>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800073c:	f7ff fe29 	bl	8000392 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	3718      	adds	r7, #24
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000100 	.word	0x20000100
 800074c:	40012c00 	.word	0x40012c00

08000750 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a09      	ldr	r2, [pc, #36]	; (8000784 <HAL_TIM_Base_MspInit+0x34>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d10b      	bne.n	800077a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000762:	4b09      	ldr	r3, [pc, #36]	; (8000788 <HAL_TIM_Base_MspInit+0x38>)
 8000764:	699b      	ldr	r3, [r3, #24]
 8000766:	4a08      	ldr	r2, [pc, #32]	; (8000788 <HAL_TIM_Base_MspInit+0x38>)
 8000768:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800076c:	6193      	str	r3, [r2, #24]
 800076e:	4b06      	ldr	r3, [pc, #24]	; (8000788 <HAL_TIM_Base_MspInit+0x38>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800077a:	bf00      	nop
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	40012c00 	.word	0x40012c00
 8000788:	40021000 	.word	0x40021000

0800078c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800078c:	f7ff ff89 	bl	80006a2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000790:	480b      	ldr	r0, [pc, #44]	; (80007c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000792:	490c      	ldr	r1, [pc, #48]	; (80007c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000794:	4a0c      	ldr	r2, [pc, #48]	; (80007c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000798:	e002      	b.n	80007a0 <LoopCopyDataInit>

0800079a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800079c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079e:	3304      	adds	r3, #4

080007a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a4:	d3f9      	bcc.n	800079a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a6:	4a09      	ldr	r2, [pc, #36]	; (80007cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007a8:	4c09      	ldr	r4, [pc, #36]	; (80007d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ac:	e001      	b.n	80007b2 <LoopFillZerobss>

080007ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b0:	3204      	adds	r2, #4

080007b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b4:	d3fb      	bcc.n	80007ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007b6:	f003 fbf3 	bl	8003fa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ba:	f7ff fd57 	bl	800026c <main>
  bx lr
 80007be:	4770      	bx	lr
  ldr r0, =_sdata
 80007c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007c8:	08004b44 	.word	0x08004b44
  ldr r2, =_sbss
 80007cc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007d0:	20000550 	.word	0x20000550

080007d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d4:	e7fe      	b.n	80007d4 <ADC1_2_IRQHandler>
	...

080007d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007dc:	4b08      	ldr	r3, [pc, #32]	; (8000800 <HAL_Init+0x28>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a07      	ldr	r2, [pc, #28]	; (8000800 <HAL_Init+0x28>)
 80007e2:	f043 0310 	orr.w	r3, r3, #16
 80007e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e8:	2003      	movs	r0, #3
 80007ea:	f000 f92b 	bl	8000a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ee:	200f      	movs	r0, #15
 80007f0:	f000 f808 	bl	8000804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f4:	f7ff ff0c 	bl	8000610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40022000 	.word	0x40022000

08000804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <HAL_InitTick+0x54>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b12      	ldr	r3, [pc, #72]	; (800085c <HAL_InitTick+0x58>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	4619      	mov	r1, r3
 8000816:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800081a:	fbb3 f3f1 	udiv	r3, r3, r1
 800081e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000822:	4618      	mov	r0, r3
 8000824:	f000 f935 	bl	8000a92 <HAL_SYSTICK_Config>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	e00e      	b.n	8000850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b0f      	cmp	r3, #15
 8000836:	d80a      	bhi.n	800084e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000838:	2200      	movs	r2, #0
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	f04f 30ff 	mov.w	r0, #4294967295
 8000840:	f000 f90b 	bl	8000a5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000844:	4a06      	ldr	r2, [pc, #24]	; (8000860 <HAL_InitTick+0x5c>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800084a:	2300      	movs	r3, #0
 800084c:	e000      	b.n	8000850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
}
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000000 	.word	0x20000000
 800085c:	20000008 	.word	0x20000008
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <HAL_IncTick+0x1c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	461a      	mov	r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_IncTick+0x20>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4413      	add	r3, r2
 8000874:	4a03      	ldr	r2, [pc, #12]	; (8000884 <HAL_IncTick+0x20>)
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr
 8000880:	20000008 	.word	0x20000008
 8000884:	20000148 	.word	0x20000148

08000888 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return uwTick;
 800088c:	4b02      	ldr	r3, [pc, #8]	; (8000898 <HAL_GetTick+0x10>)
 800088e:	681b      	ldr	r3, [r3, #0]
}
 8000890:	4618      	mov	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	20000148 	.word	0x20000148

0800089c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008a4:	f7ff fff0 	bl	8000888 <HAL_GetTick>
 80008a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008b4:	d005      	beq.n	80008c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008b6:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <HAL_Delay+0x44>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	4413      	add	r3, r2
 80008c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008c2:	bf00      	nop
 80008c4:	f7ff ffe0 	bl	8000888 <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d8f7      	bhi.n	80008c4 <HAL_Delay+0x28>
  {
  }
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000008 	.word	0x20000008

080008e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f003 0307 	and.w	r3, r3, #7
 80008f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008f4:	4b0c      	ldr	r3, [pc, #48]	; (8000928 <__NVIC_SetPriorityGrouping+0x44>)
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008fa:	68ba      	ldr	r2, [r7, #8]
 80008fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000900:	4013      	ands	r3, r2
 8000902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800090c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000916:	4a04      	ldr	r2, [pc, #16]	; (8000928 <__NVIC_SetPriorityGrouping+0x44>)
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	60d3      	str	r3, [r2, #12]
}
 800091c:	bf00      	nop
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000930:	4b04      	ldr	r3, [pc, #16]	; (8000944 <__NVIC_GetPriorityGrouping+0x18>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	0a1b      	lsrs	r3, r3, #8
 8000936:	f003 0307 	and.w	r3, r3, #7
}
 800093a:	4618      	mov	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	bc80      	pop	{r7}
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	6039      	str	r1, [r7, #0]
 8000952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000958:	2b00      	cmp	r3, #0
 800095a:	db0a      	blt.n	8000972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	b2da      	uxtb	r2, r3
 8000960:	490c      	ldr	r1, [pc, #48]	; (8000994 <__NVIC_SetPriority+0x4c>)
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	0112      	lsls	r2, r2, #4
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	440b      	add	r3, r1
 800096c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000970:	e00a      	b.n	8000988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4908      	ldr	r1, [pc, #32]	; (8000998 <__NVIC_SetPriority+0x50>)
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	f003 030f 	and.w	r3, r3, #15
 800097e:	3b04      	subs	r3, #4
 8000980:	0112      	lsls	r2, r2, #4
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	440b      	add	r3, r1
 8000986:	761a      	strb	r2, [r3, #24]
}
 8000988:	bf00      	nop
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000e100 	.word	0xe000e100
 8000998:	e000ed00 	.word	0xe000ed00

0800099c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800099c:	b480      	push	{r7}
 800099e:	b089      	sub	sp, #36	; 0x24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	f003 0307 	and.w	r3, r3, #7
 80009ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	f1c3 0307 	rsb	r3, r3, #7
 80009b6:	2b04      	cmp	r3, #4
 80009b8:	bf28      	it	cs
 80009ba:	2304      	movcs	r3, #4
 80009bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	3304      	adds	r3, #4
 80009c2:	2b06      	cmp	r3, #6
 80009c4:	d902      	bls.n	80009cc <NVIC_EncodePriority+0x30>
 80009c6:	69fb      	ldr	r3, [r7, #28]
 80009c8:	3b03      	subs	r3, #3
 80009ca:	e000      	b.n	80009ce <NVIC_EncodePriority+0x32>
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d0:	f04f 32ff 	mov.w	r2, #4294967295
 80009d4:	69bb      	ldr	r3, [r7, #24]
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	43da      	mvns	r2, r3
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	401a      	ands	r2, r3
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009e4:	f04f 31ff 	mov.w	r1, #4294967295
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	fa01 f303 	lsl.w	r3, r1, r3
 80009ee:	43d9      	mvns	r1, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f4:	4313      	orrs	r3, r2
         );
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3724      	adds	r7, #36	; 0x24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr

08000a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a10:	d301      	bcc.n	8000a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a12:	2301      	movs	r3, #1
 8000a14:	e00f      	b.n	8000a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a16:	4a0a      	ldr	r2, [pc, #40]	; (8000a40 <SysTick_Config+0x40>)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a1e:	210f      	movs	r1, #15
 8000a20:	f04f 30ff 	mov.w	r0, #4294967295
 8000a24:	f7ff ff90 	bl	8000948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a28:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <SysTick_Config+0x40>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a2e:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <SysTick_Config+0x40>)
 8000a30:	2207      	movs	r2, #7
 8000a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a34:	2300      	movs	r3, #0
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	e000e010 	.word	0xe000e010

08000a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff ff49 	bl	80008e4 <__NVIC_SetPriorityGrouping>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	4603      	mov	r3, r0
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
 8000a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a6c:	f7ff ff5e 	bl	800092c <__NVIC_GetPriorityGrouping>
 8000a70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	68b9      	ldr	r1, [r7, #8]
 8000a76:	6978      	ldr	r0, [r7, #20]
 8000a78:	f7ff ff90 	bl	800099c <NVIC_EncodePriority>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a82:	4611      	mov	r1, r2
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff ff5f 	bl	8000948 <__NVIC_SetPriority>
}
 8000a8a:	bf00      	nop
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff ffb0 	bl	8000a00 <SysTick_Config>
 8000aa0:	4603      	mov	r3, r0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b08b      	sub	sp, #44	; 0x2c
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000aba:	2300      	movs	r3, #0
 8000abc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000abe:	e169      	b.n	8000d94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	69fa      	ldr	r2, [r7, #28]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ad4:	69ba      	ldr	r2, [r7, #24]
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	f040 8158 	bne.w	8000d8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	4a9a      	ldr	r2, [pc, #616]	; (8000d4c <HAL_GPIO_Init+0x2a0>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d05e      	beq.n	8000ba6 <HAL_GPIO_Init+0xfa>
 8000ae8:	4a98      	ldr	r2, [pc, #608]	; (8000d4c <HAL_GPIO_Init+0x2a0>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d875      	bhi.n	8000bda <HAL_GPIO_Init+0x12e>
 8000aee:	4a98      	ldr	r2, [pc, #608]	; (8000d50 <HAL_GPIO_Init+0x2a4>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d058      	beq.n	8000ba6 <HAL_GPIO_Init+0xfa>
 8000af4:	4a96      	ldr	r2, [pc, #600]	; (8000d50 <HAL_GPIO_Init+0x2a4>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d86f      	bhi.n	8000bda <HAL_GPIO_Init+0x12e>
 8000afa:	4a96      	ldr	r2, [pc, #600]	; (8000d54 <HAL_GPIO_Init+0x2a8>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d052      	beq.n	8000ba6 <HAL_GPIO_Init+0xfa>
 8000b00:	4a94      	ldr	r2, [pc, #592]	; (8000d54 <HAL_GPIO_Init+0x2a8>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d869      	bhi.n	8000bda <HAL_GPIO_Init+0x12e>
 8000b06:	4a94      	ldr	r2, [pc, #592]	; (8000d58 <HAL_GPIO_Init+0x2ac>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d04c      	beq.n	8000ba6 <HAL_GPIO_Init+0xfa>
 8000b0c:	4a92      	ldr	r2, [pc, #584]	; (8000d58 <HAL_GPIO_Init+0x2ac>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d863      	bhi.n	8000bda <HAL_GPIO_Init+0x12e>
 8000b12:	4a92      	ldr	r2, [pc, #584]	; (8000d5c <HAL_GPIO_Init+0x2b0>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d046      	beq.n	8000ba6 <HAL_GPIO_Init+0xfa>
 8000b18:	4a90      	ldr	r2, [pc, #576]	; (8000d5c <HAL_GPIO_Init+0x2b0>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d85d      	bhi.n	8000bda <HAL_GPIO_Init+0x12e>
 8000b1e:	2b12      	cmp	r3, #18
 8000b20:	d82a      	bhi.n	8000b78 <HAL_GPIO_Init+0xcc>
 8000b22:	2b12      	cmp	r3, #18
 8000b24:	d859      	bhi.n	8000bda <HAL_GPIO_Init+0x12e>
 8000b26:	a201      	add	r2, pc, #4	; (adr r2, 8000b2c <HAL_GPIO_Init+0x80>)
 8000b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b2c:	08000ba7 	.word	0x08000ba7
 8000b30:	08000b81 	.word	0x08000b81
 8000b34:	08000b93 	.word	0x08000b93
 8000b38:	08000bd5 	.word	0x08000bd5
 8000b3c:	08000bdb 	.word	0x08000bdb
 8000b40:	08000bdb 	.word	0x08000bdb
 8000b44:	08000bdb 	.word	0x08000bdb
 8000b48:	08000bdb 	.word	0x08000bdb
 8000b4c:	08000bdb 	.word	0x08000bdb
 8000b50:	08000bdb 	.word	0x08000bdb
 8000b54:	08000bdb 	.word	0x08000bdb
 8000b58:	08000bdb 	.word	0x08000bdb
 8000b5c:	08000bdb 	.word	0x08000bdb
 8000b60:	08000bdb 	.word	0x08000bdb
 8000b64:	08000bdb 	.word	0x08000bdb
 8000b68:	08000bdb 	.word	0x08000bdb
 8000b6c:	08000bdb 	.word	0x08000bdb
 8000b70:	08000b89 	.word	0x08000b89
 8000b74:	08000b9d 	.word	0x08000b9d
 8000b78:	4a79      	ldr	r2, [pc, #484]	; (8000d60 <HAL_GPIO_Init+0x2b4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d013      	beq.n	8000ba6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b7e:	e02c      	b.n	8000bda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	623b      	str	r3, [r7, #32]
          break;
 8000b86:	e029      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	3304      	adds	r3, #4
 8000b8e:	623b      	str	r3, [r7, #32]
          break;
 8000b90:	e024      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	3308      	adds	r3, #8
 8000b98:	623b      	str	r3, [r7, #32]
          break;
 8000b9a:	e01f      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	330c      	adds	r3, #12
 8000ba2:	623b      	str	r3, [r7, #32]
          break;
 8000ba4:	e01a      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	689b      	ldr	r3, [r3, #8]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bae:	2304      	movs	r3, #4
 8000bb0:	623b      	str	r3, [r7, #32]
          break;
 8000bb2:	e013      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d105      	bne.n	8000bc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bbc:	2308      	movs	r3, #8
 8000bbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	69fa      	ldr	r2, [r7, #28]
 8000bc4:	611a      	str	r2, [r3, #16]
          break;
 8000bc6:	e009      	b.n	8000bdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bc8:	2308      	movs	r3, #8
 8000bca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	69fa      	ldr	r2, [r7, #28]
 8000bd0:	615a      	str	r2, [r3, #20]
          break;
 8000bd2:	e003      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	623b      	str	r3, [r7, #32]
          break;
 8000bd8:	e000      	b.n	8000bdc <HAL_GPIO_Init+0x130>
          break;
 8000bda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	2bff      	cmp	r3, #255	; 0xff
 8000be0:	d801      	bhi.n	8000be6 <HAL_GPIO_Init+0x13a>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	e001      	b.n	8000bea <HAL_GPIO_Init+0x13e>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3304      	adds	r3, #4
 8000bea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	2bff      	cmp	r3, #255	; 0xff
 8000bf0:	d802      	bhi.n	8000bf8 <HAL_GPIO_Init+0x14c>
 8000bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	e002      	b.n	8000bfe <HAL_GPIO_Init+0x152>
 8000bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfa:	3b08      	subs	r3, #8
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	210f      	movs	r1, #15
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	401a      	ands	r2, r3
 8000c10:	6a39      	ldr	r1, [r7, #32]
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	fa01 f303 	lsl.w	r3, r1, r3
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f000 80b1 	beq.w	8000d8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c2c:	4b4d      	ldr	r3, [pc, #308]	; (8000d64 <HAL_GPIO_Init+0x2b8>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a4c      	ldr	r2, [pc, #304]	; (8000d64 <HAL_GPIO_Init+0x2b8>)
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b4a      	ldr	r3, [pc, #296]	; (8000d64 <HAL_GPIO_Init+0x2b8>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c44:	4a48      	ldr	r2, [pc, #288]	; (8000d68 <HAL_GPIO_Init+0x2bc>)
 8000c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c48:	089b      	lsrs	r3, r3, #2
 8000c4a:	3302      	adds	r3, #2
 8000c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c54:	f003 0303 	and.w	r3, r3, #3
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	220f      	movs	r2, #15
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	43db      	mvns	r3, r3
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4a40      	ldr	r2, [pc, #256]	; (8000d6c <HAL_GPIO_Init+0x2c0>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d013      	beq.n	8000c98 <HAL_GPIO_Init+0x1ec>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a3f      	ldr	r2, [pc, #252]	; (8000d70 <HAL_GPIO_Init+0x2c4>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d00d      	beq.n	8000c94 <HAL_GPIO_Init+0x1e8>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a3e      	ldr	r2, [pc, #248]	; (8000d74 <HAL_GPIO_Init+0x2c8>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d007      	beq.n	8000c90 <HAL_GPIO_Init+0x1e4>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a3d      	ldr	r2, [pc, #244]	; (8000d78 <HAL_GPIO_Init+0x2cc>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d101      	bne.n	8000c8c <HAL_GPIO_Init+0x1e0>
 8000c88:	2303      	movs	r3, #3
 8000c8a:	e006      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c8c:	2304      	movs	r3, #4
 8000c8e:	e004      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c90:	2302      	movs	r3, #2
 8000c92:	e002      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c94:	2301      	movs	r3, #1
 8000c96:	e000      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c9c:	f002 0203 	and.w	r2, r2, #3
 8000ca0:	0092      	lsls	r2, r2, #2
 8000ca2:	4093      	lsls	r3, r2
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000caa:	492f      	ldr	r1, [pc, #188]	; (8000d68 <HAL_GPIO_Init+0x2bc>)
 8000cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cae:	089b      	lsrs	r3, r3, #2
 8000cb0:	3302      	adds	r3, #2
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d006      	beq.n	8000cd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cc4:	4b2d      	ldr	r3, [pc, #180]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cc6:	689a      	ldr	r2, [r3, #8]
 8000cc8:	492c      	ldr	r1, [pc, #176]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	608b      	str	r3, [r1, #8]
 8000cd0:	e006      	b.n	8000ce0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cd2:	4b2a      	ldr	r3, [pc, #168]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cd4:	689a      	ldr	r2, [r3, #8]
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	4928      	ldr	r1, [pc, #160]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cdc:	4013      	ands	r3, r2
 8000cde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d006      	beq.n	8000cfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cec:	4b23      	ldr	r3, [pc, #140]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cee:	68da      	ldr	r2, [r3, #12]
 8000cf0:	4922      	ldr	r1, [pc, #136]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	60cb      	str	r3, [r1, #12]
 8000cf8:	e006      	b.n	8000d08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cfa:	4b20      	ldr	r3, [pc, #128]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000cfc:	68da      	ldr	r2, [r3, #12]
 8000cfe:	69bb      	ldr	r3, [r7, #24]
 8000d00:	43db      	mvns	r3, r3
 8000d02:	491e      	ldr	r1, [pc, #120]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d04:	4013      	ands	r3, r2
 8000d06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d006      	beq.n	8000d22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d14:	4b19      	ldr	r3, [pc, #100]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	4918      	ldr	r1, [pc, #96]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	604b      	str	r3, [r1, #4]
 8000d20:	e006      	b.n	8000d30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d22:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	4914      	ldr	r1, [pc, #80]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d021      	beq.n	8000d80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	490e      	ldr	r1, [pc, #56]	; (8000d7c <HAL_GPIO_Init+0x2d0>)
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	600b      	str	r3, [r1, #0]
 8000d48:	e021      	b.n	8000d8e <HAL_GPIO_Init+0x2e2>
 8000d4a:	bf00      	nop
 8000d4c:	10320000 	.word	0x10320000
 8000d50:	10310000 	.word	0x10310000
 8000d54:	10220000 	.word	0x10220000
 8000d58:	10210000 	.word	0x10210000
 8000d5c:	10120000 	.word	0x10120000
 8000d60:	10110000 	.word	0x10110000
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40010000 	.word	0x40010000
 8000d6c:	40010800 	.word	0x40010800
 8000d70:	40010c00 	.word	0x40010c00
 8000d74:	40011000 	.word	0x40011000
 8000d78:	40011400 	.word	0x40011400
 8000d7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d80:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <HAL_GPIO_Init+0x304>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	43db      	mvns	r3, r3
 8000d88:	4909      	ldr	r1, [pc, #36]	; (8000db0 <HAL_GPIO_Init+0x304>)
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	3301      	adds	r3, #1
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f47f ae8e 	bne.w	8000ac0 <HAL_GPIO_Init+0x14>
  }
}
 8000da4:	bf00      	nop
 8000da6:	bf00      	nop
 8000da8:	372c      	adds	r7, #44	; 0x2c
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40010400 	.word	0x40010400

08000db4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e12b      	b.n	800101e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d106      	bne.n	8000de0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff fa06 	bl	80001ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2224      	movs	r2, #36	; 0x24
 8000de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f022 0201 	bic.w	r2, r2, #1
 8000df6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000e18:	f001 f832 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 8000e1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	4a81      	ldr	r2, [pc, #516]	; (8001028 <HAL_I2C_Init+0x274>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d807      	bhi.n	8000e38 <HAL_I2C_Init+0x84>
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4a80      	ldr	r2, [pc, #512]	; (800102c <HAL_I2C_Init+0x278>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	bf94      	ite	ls
 8000e30:	2301      	movls	r3, #1
 8000e32:	2300      	movhi	r3, #0
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	e006      	b.n	8000e46 <HAL_I2C_Init+0x92>
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	4a7d      	ldr	r2, [pc, #500]	; (8001030 <HAL_I2C_Init+0x27c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	bf94      	ite	ls
 8000e40:	2301      	movls	r3, #1
 8000e42:	2300      	movhi	r3, #0
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e0e7      	b.n	800101e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	4a78      	ldr	r2, [pc, #480]	; (8001034 <HAL_I2C_Init+0x280>)
 8000e52:	fba2 2303 	umull	r2, r3, r2, r3
 8000e56:	0c9b      	lsrs	r3, r3, #18
 8000e58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	68ba      	ldr	r2, [r7, #8]
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	6a1b      	ldr	r3, [r3, #32]
 8000e74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	4a6a      	ldr	r2, [pc, #424]	; (8001028 <HAL_I2C_Init+0x274>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d802      	bhi.n	8000e88 <HAL_I2C_Init+0xd4>
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	3301      	adds	r3, #1
 8000e86:	e009      	b.n	8000e9c <HAL_I2C_Init+0xe8>
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e8e:	fb02 f303 	mul.w	r3, r2, r3
 8000e92:	4a69      	ldr	r2, [pc, #420]	; (8001038 <HAL_I2C_Init+0x284>)
 8000e94:	fba2 2303 	umull	r2, r3, r2, r3
 8000e98:	099b      	lsrs	r3, r3, #6
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	6812      	ldr	r2, [r2, #0]
 8000ea0:	430b      	orrs	r3, r1
 8000ea2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000eae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	495c      	ldr	r1, [pc, #368]	; (8001028 <HAL_I2C_Init+0x274>)
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	d819      	bhi.n	8000ef0 <HAL_I2C_Init+0x13c>
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	1e59      	subs	r1, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	fbb1 f3f3 	udiv	r3, r1, r3
 8000eca:	1c59      	adds	r1, r3, #1
 8000ecc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000ed0:	400b      	ands	r3, r1
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d00a      	beq.n	8000eec <HAL_I2C_Init+0x138>
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	1e59      	subs	r1, r3, #1
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000eea:	e051      	b.n	8000f90 <HAL_I2C_Init+0x1dc>
 8000eec:	2304      	movs	r3, #4
 8000eee:	e04f      	b.n	8000f90 <HAL_I2C_Init+0x1dc>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d111      	bne.n	8000f1c <HAL_I2C_Init+0x168>
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	1e58      	subs	r0, r3, #1
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6859      	ldr	r1, [r3, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	440b      	add	r3, r1
 8000f06:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	bf0c      	ite	eq
 8000f14:	2301      	moveq	r3, #1
 8000f16:	2300      	movne	r3, #0
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	e012      	b.n	8000f42 <HAL_I2C_Init+0x18e>
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	1e58      	subs	r0, r3, #1
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6859      	ldr	r1, [r3, #4]
 8000f24:	460b      	mov	r3, r1
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	440b      	add	r3, r1
 8000f2a:	0099      	lsls	r1, r3, #2
 8000f2c:	440b      	add	r3, r1
 8000f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f32:	3301      	adds	r3, #1
 8000f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	bf0c      	ite	eq
 8000f3c:	2301      	moveq	r3, #1
 8000f3e:	2300      	movne	r3, #0
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <HAL_I2C_Init+0x196>
 8000f46:	2301      	movs	r3, #1
 8000f48:	e022      	b.n	8000f90 <HAL_I2C_Init+0x1dc>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10e      	bne.n	8000f70 <HAL_I2C_Init+0x1bc>
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	1e58      	subs	r0, r3, #1
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6859      	ldr	r1, [r3, #4]
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	440b      	add	r3, r1
 8000f60:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f64:	3301      	adds	r3, #1
 8000f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f6e:	e00f      	b.n	8000f90 <HAL_I2C_Init+0x1dc>
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	1e58      	subs	r0, r3, #1
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6859      	ldr	r1, [r3, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	0099      	lsls	r1, r3, #2
 8000f80:	440b      	add	r3, r1
 8000f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f86:	3301      	adds	r3, #1
 8000f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f90:	6879      	ldr	r1, [r7, #4]
 8000f92:	6809      	ldr	r1, [r1, #0]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	69da      	ldr	r2, [r3, #28]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a1b      	ldr	r3, [r3, #32]
 8000faa:	431a      	orrs	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	430a      	orrs	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000fbe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	6911      	ldr	r1, [r2, #16]
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	68d2      	ldr	r2, [r2, #12]
 8000fca:	4311      	orrs	r1, r2
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	6812      	ldr	r2, [r2, #0]
 8000fd0:	430b      	orrs	r3, r1
 8000fd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	695a      	ldr	r2, [r3, #20]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	430a      	orrs	r2, r1
 8000fee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f042 0201 	orr.w	r2, r2, #1
 8000ffe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2220      	movs	r2, #32
 800100a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2200      	movs	r2, #0
 8001018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	000186a0 	.word	0x000186a0
 800102c:	001e847f 	.word	0x001e847f
 8001030:	003d08ff 	.word	0x003d08ff
 8001034:	431bde83 	.word	0x431bde83
 8001038:	10624dd3 	.word	0x10624dd3

0800103c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af02      	add	r7, sp, #8
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	607a      	str	r2, [r7, #4]
 8001046:	461a      	mov	r2, r3
 8001048:	460b      	mov	r3, r1
 800104a:	817b      	strh	r3, [r7, #10]
 800104c:	4613      	mov	r3, r2
 800104e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001050:	f7ff fc1a 	bl	8000888 <HAL_GetTick>
 8001054:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800105c:	b2db      	uxtb	r3, r3
 800105e:	2b20      	cmp	r3, #32
 8001060:	f040 80e0 	bne.w	8001224 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2319      	movs	r3, #25
 800106a:	2201      	movs	r2, #1
 800106c:	4970      	ldr	r1, [pc, #448]	; (8001230 <HAL_I2C_Master_Transmit+0x1f4>)
 800106e:	68f8      	ldr	r0, [r7, #12]
 8001070:	f000 f964 	bl	800133c <I2C_WaitOnFlagUntilTimeout>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800107a:	2302      	movs	r3, #2
 800107c:	e0d3      	b.n	8001226 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001084:	2b01      	cmp	r3, #1
 8001086:	d101      	bne.n	800108c <HAL_I2C_Master_Transmit+0x50>
 8001088:	2302      	movs	r3, #2
 800108a:	e0cc      	b.n	8001226 <HAL_I2C_Master_Transmit+0x1ea>
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	2201      	movs	r2, #1
 8001090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d007      	beq.n	80010b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f042 0201 	orr.w	r2, r2, #1
 80010b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2221      	movs	r2, #33	; 0x21
 80010c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2210      	movs	r2, #16
 80010ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2200      	movs	r2, #0
 80010d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	893a      	ldrh	r2, [r7, #8]
 80010e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	4a50      	ldr	r2, [pc, #320]	; (8001234 <HAL_I2C_Master_Transmit+0x1f8>)
 80010f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80010f4:	8979      	ldrh	r1, [r7, #10]
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	6a3a      	ldr	r2, [r7, #32]
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	f000 f89c 	bl	8001238 <I2C_MasterRequestWrite>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e08d      	b.n	8001226 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	695b      	ldr	r3, [r3, #20]
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001120:	e066      	b.n	80011f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	6a39      	ldr	r1, [r7, #32]
 8001126:	68f8      	ldr	r0, [r7, #12]
 8001128:	f000 fa22 	bl	8001570 <I2C_WaitOnTXEFlagUntilTimeout>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d00d      	beq.n	800114e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	2b04      	cmp	r3, #4
 8001138:	d107      	bne.n	800114a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001148:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e06b      	b.n	8001226 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001152:	781a      	ldrb	r2, [r3, #0]
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001168:	b29b      	uxth	r3, r3
 800116a:	3b01      	subs	r3, #1
 800116c:	b29a      	uxth	r2, r3
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001176:	3b01      	subs	r3, #1
 8001178:	b29a      	uxth	r2, r3
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	2b04      	cmp	r3, #4
 800118a:	d11b      	bne.n	80011c4 <HAL_I2C_Master_Transmit+0x188>
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001190:	2b00      	cmp	r3, #0
 8001192:	d017      	beq.n	80011c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001198:	781a      	ldrb	r2, [r3, #0]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a4:	1c5a      	adds	r2, r3, #1
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	3b01      	subs	r3, #1
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011bc:	3b01      	subs	r3, #1
 80011be:	b29a      	uxth	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011c4:	697a      	ldr	r2, [r7, #20]
 80011c6:	6a39      	ldr	r1, [r7, #32]
 80011c8:	68f8      	ldr	r0, [r7, #12]
 80011ca:	f000 fa19 	bl	8001600 <I2C_WaitOnBTFFlagUntilTimeout>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d00d      	beq.n	80011f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d8:	2b04      	cmp	r3, #4
 80011da:	d107      	bne.n	80011ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e01a      	b.n	8001226 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d194      	bne.n	8001122 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001206:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2220      	movs	r2, #32
 800120c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	2200      	movs	r2, #0
 8001214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2200      	movs	r2, #0
 800121c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001220:	2300      	movs	r3, #0
 8001222:	e000      	b.n	8001226 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001224:	2302      	movs	r3, #2
  }
}
 8001226:	4618      	mov	r0, r3
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	00100002 	.word	0x00100002
 8001234:	ffff0000 	.word	0xffff0000

08001238 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af02      	add	r7, sp, #8
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	607a      	str	r2, [r7, #4]
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	460b      	mov	r3, r1
 8001246:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b08      	cmp	r3, #8
 8001252:	d006      	beq.n	8001262 <I2C_MasterRequestWrite+0x2a>
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d003      	beq.n	8001262 <I2C_MasterRequestWrite+0x2a>
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001260:	d108      	bne.n	8001274 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	e00b      	b.n	800128c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001278:	2b12      	cmp	r3, #18
 800127a:	d107      	bne.n	800128c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800128a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f000 f84f 	bl	800133c <I2C_WaitOnFlagUntilTimeout>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00d      	beq.n	80012c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012b2:	d103      	bne.n	80012bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e035      	b.n	800132c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012c8:	d108      	bne.n	80012dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80012ca:	897b      	ldrh	r3, [r7, #10]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	461a      	mov	r2, r3
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80012d8:	611a      	str	r2, [r3, #16]
 80012da:	e01b      	b.n	8001314 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80012dc:	897b      	ldrh	r3, [r7, #10]
 80012de:	11db      	asrs	r3, r3, #7
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	f003 0306 	and.w	r3, r3, #6
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	f063 030f 	orn	r3, r3, #15
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	490e      	ldr	r1, [pc, #56]	; (8001334 <I2C_MasterRequestWrite+0xfc>)
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f898 	bl	8001430 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e010      	b.n	800132c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800130a:	897b      	ldrh	r3, [r7, #10]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <I2C_MasterRequestWrite+0x100>)
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f000 f888 	bl	8001430 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e000      	b.n	800132c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	00010008 	.word	0x00010008
 8001338:	00010002 	.word	0x00010002

0800133c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800134c:	e048      	b.n	80013e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001354:	d044      	beq.n	80013e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001356:	f7ff fa97 	bl	8000888 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	d302      	bcc.n	800136c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d139      	bne.n	80013e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	0c1b      	lsrs	r3, r3, #16
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b01      	cmp	r3, #1
 8001374:	d10d      	bne.n	8001392 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	43da      	mvns	r2, r3
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	4013      	ands	r3, r2
 8001382:	b29b      	uxth	r3, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	bf0c      	ite	eq
 8001388:	2301      	moveq	r3, #1
 800138a:	2300      	movne	r3, #0
 800138c:	b2db      	uxtb	r3, r3
 800138e:	461a      	mov	r2, r3
 8001390:	e00c      	b.n	80013ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	43da      	mvns	r2, r3
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	4013      	ands	r3, r2
 800139e:	b29b      	uxth	r3, r3
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	bf0c      	ite	eq
 80013a4:	2301      	moveq	r3, #1
 80013a6:	2300      	movne	r3, #0
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d116      	bne.n	80013e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2200      	movs	r2, #0
 80013b6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2220      	movs	r2, #32
 80013bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	f043 0220 	orr.w	r2, r3, #32
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e023      	b.n	8001428 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	0c1b      	lsrs	r3, r3, #16
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d10d      	bne.n	8001406 <I2C_WaitOnFlagUntilTimeout+0xca>
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	695b      	ldr	r3, [r3, #20]
 80013f0:	43da      	mvns	r2, r3
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	4013      	ands	r3, r2
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	bf0c      	ite	eq
 80013fc:	2301      	moveq	r3, #1
 80013fe:	2300      	movne	r3, #0
 8001400:	b2db      	uxtb	r3, r3
 8001402:	461a      	mov	r2, r3
 8001404:	e00c      	b.n	8001420 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	43da      	mvns	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	4013      	ands	r3, r2
 8001412:	b29b      	uxth	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	bf0c      	ite	eq
 8001418:	2301      	moveq	r3, #1
 800141a:	2300      	movne	r3, #0
 800141c:	b2db      	uxtb	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	429a      	cmp	r2, r3
 8001424:	d093      	beq.n	800134e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
 800143c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800143e:	e071      	b.n	8001524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800144a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800144e:	d123      	bne.n	8001498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800145e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001468:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2200      	movs	r2, #0
 800146e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2220      	movs	r2, #32
 8001474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2200      	movs	r2, #0
 800147c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f043 0204 	orr.w	r2, r3, #4
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e067      	b.n	8001568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800149e:	d041      	beq.n	8001524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014a0:	f7ff f9f2 	bl	8000888 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d302      	bcc.n	80014b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d136      	bne.n	8001524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	0c1b      	lsrs	r3, r3, #16
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d10c      	bne.n	80014da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4013      	ands	r3, r2
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	bf14      	ite	ne
 80014d2:	2301      	movne	r3, #1
 80014d4:	2300      	moveq	r3, #0
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	e00b      	b.n	80014f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	43da      	mvns	r2, r3
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	4013      	ands	r3, r2
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	bf14      	ite	ne
 80014ec:	2301      	movne	r3, #1
 80014ee:	2300      	moveq	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d016      	beq.n	8001524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2200      	movs	r2, #0
 80014fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2220      	movs	r2, #32
 8001500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2200      	movs	r2, #0
 8001508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f043 0220 	orr.w	r2, r3, #32
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e021      	b.n	8001568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	0c1b      	lsrs	r3, r3, #16
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b01      	cmp	r3, #1
 800152c:	d10c      	bne.n	8001548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	695b      	ldr	r3, [r3, #20]
 8001534:	43da      	mvns	r2, r3
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	4013      	ands	r3, r2
 800153a:	b29b      	uxth	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	bf14      	ite	ne
 8001540:	2301      	movne	r3, #1
 8001542:	2300      	moveq	r3, #0
 8001544:	b2db      	uxtb	r3, r3
 8001546:	e00b      	b.n	8001560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	43da      	mvns	r2, r3
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4013      	ands	r3, r2
 8001554:	b29b      	uxth	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	bf14      	ite	ne
 800155a:	2301      	movne	r3, #1
 800155c:	2300      	moveq	r3, #0
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	f47f af6d 	bne.w	8001440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800157c:	e034      	b.n	80015e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	f000 f886 	bl	8001690 <I2C_IsAcknowledgeFailed>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e034      	b.n	80015f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001594:	d028      	beq.n	80015e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001596:	f7ff f977 	bl	8000888 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d302      	bcc.n	80015ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d11d      	bne.n	80015e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b6:	2b80      	cmp	r3, #128	; 0x80
 80015b8:	d016      	beq.n	80015e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2200      	movs	r2, #0
 80015be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2220      	movs	r2, #32
 80015c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d4:	f043 0220 	orr.w	r2, r3, #32
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e007      	b.n	80015f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015f2:	2b80      	cmp	r3, #128	; 0x80
 80015f4:	d1c3      	bne.n	800157e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800160c:	e034      	b.n	8001678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	f000 f83e 	bl	8001690 <I2C_IsAcknowledgeFailed>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e034      	b.n	8001688 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001624:	d028      	beq.n	8001678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001626:	f7ff f92f 	bl	8000888 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	429a      	cmp	r2, r3
 8001634:	d302      	bcc.n	800163c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d11d      	bne.n	8001678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	2b04      	cmp	r3, #4
 8001648:	d016      	beq.n	8001678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2220      	movs	r2, #32
 8001654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	f043 0220 	orr.w	r2, r3, #32
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e007      	b.n	8001688 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	f003 0304 	and.w	r3, r3, #4
 8001682:	2b04      	cmp	r3, #4
 8001684:	d1c3      	bne.n	800160e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016a6:	d11b      	bne.n	80016e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80016b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2220      	movs	r2, #32
 80016bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	f043 0204 	orr.w	r2, r3, #4
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e272      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8087 	beq.w	800181a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800170c:	4b92      	ldr	r3, [pc, #584]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b04      	cmp	r3, #4
 8001716:	d00c      	beq.n	8001732 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001718:	4b8f      	ldr	r3, [pc, #572]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 030c 	and.w	r3, r3, #12
 8001720:	2b08      	cmp	r3, #8
 8001722:	d112      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
 8001724:	4b8c      	ldr	r3, [pc, #560]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800172c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001730:	d10b      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001732:	4b89      	ldr	r3, [pc, #548]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d06c      	beq.n	8001818 <HAL_RCC_OscConfig+0x12c>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d168      	bne.n	8001818 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e24c      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001752:	d106      	bne.n	8001762 <HAL_RCC_OscConfig+0x76>
 8001754:	4b80      	ldr	r3, [pc, #512]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a7f      	ldr	r2, [pc, #508]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800175a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	e02e      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10c      	bne.n	8001784 <HAL_RCC_OscConfig+0x98>
 800176a:	4b7b      	ldr	r3, [pc, #492]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a7a      	ldr	r2, [pc, #488]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	4b78      	ldr	r3, [pc, #480]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a77      	ldr	r2, [pc, #476]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800177c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	e01d      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0xbc>
 800178e:	4b72      	ldr	r3, [pc, #456]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a71      	ldr	r2, [pc, #452]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001794:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b6f      	ldr	r3, [pc, #444]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a6e      	ldr	r2, [pc, #440]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e00b      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 80017a8:	4b6b      	ldr	r3, [pc, #428]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6a      	ldr	r2, [pc, #424]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b68      	ldr	r3, [pc, #416]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a67      	ldr	r2, [pc, #412]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d013      	beq.n	80017f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff f85e 	bl	8000888 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff f85a 	bl	8000888 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	; 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e200      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	4b5d      	ldr	r3, [pc, #372]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0f0      	beq.n	80017d0 <HAL_RCC_OscConfig+0xe4>
 80017ee:	e014      	b.n	800181a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f0:	f7ff f84a 	bl	8000888 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f8:	f7ff f846 	bl	8000888 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b64      	cmp	r3, #100	; 0x64
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e1ec      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800180a:	4b53      	ldr	r3, [pc, #332]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f0      	bne.n	80017f8 <HAL_RCC_OscConfig+0x10c>
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d063      	beq.n	80018ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001826:	4b4c      	ldr	r3, [pc, #304]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00b      	beq.n	800184a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001832:	4b49      	ldr	r3, [pc, #292]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 030c 	and.w	r3, r3, #12
 800183a:	2b08      	cmp	r3, #8
 800183c:	d11c      	bne.n	8001878 <HAL_RCC_OscConfig+0x18c>
 800183e:	4b46      	ldr	r3, [pc, #280]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d116      	bne.n	8001878 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	4b43      	ldr	r3, [pc, #268]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <HAL_RCC_OscConfig+0x176>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d001      	beq.n	8001862 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e1c0      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001862:	4b3d      	ldr	r3, [pc, #244]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4939      	ldr	r1, [pc, #228]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001876:	e03a      	b.n	80018ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d020      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001880:	4b36      	ldr	r3, [pc, #216]	; (800195c <HAL_RCC_OscConfig+0x270>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001886:	f7fe ffff 	bl	8000888 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800188e:	f7fe fffb 	bl	8000888 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e1a1      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a0:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d0f0      	beq.n	800188e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ac:	4b2a      	ldr	r3, [pc, #168]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	4927      	ldr	r1, [pc, #156]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	600b      	str	r3, [r1, #0]
 80018c0:	e015      	b.n	80018ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018c2:	4b26      	ldr	r3, [pc, #152]	; (800195c <HAL_RCC_OscConfig+0x270>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7fe ffde 	bl	8000888 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d0:	f7fe ffda 	bl	8000888 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e180      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018e2:	4b1d      	ldr	r3, [pc, #116]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d03a      	beq.n	8001970 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d019      	beq.n	8001936 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001902:	4b17      	ldr	r3, [pc, #92]	; (8001960 <HAL_RCC_OscConfig+0x274>)
 8001904:	2201      	movs	r2, #1
 8001906:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001908:	f7fe ffbe 	bl	8000888 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001910:	f7fe ffba 	bl	8000888 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e160      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001922:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800192e:	2001      	movs	r0, #1
 8001930:	f000 faba 	bl	8001ea8 <RCC_Delay>
 8001934:	e01c      	b.n	8001970 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <HAL_RCC_OscConfig+0x274>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7fe ffa4 	bl	8000888 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001942:	e00f      	b.n	8001964 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7fe ffa0 	bl	8000888 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d908      	bls.n	8001964 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e146      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000
 800195c:	42420000 	.word	0x42420000
 8001960:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001964:	4b92      	ldr	r3, [pc, #584]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1e9      	bne.n	8001944 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 80a6 	beq.w	8001aca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001982:	4b8b      	ldr	r3, [pc, #556]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10d      	bne.n	80019aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	4b88      	ldr	r3, [pc, #544]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	4a87      	ldr	r2, [pc, #540]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001998:	61d3      	str	r3, [r2, #28]
 800199a:	4b85      	ldr	r3, [pc, #532]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019a6:	2301      	movs	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019aa:	4b82      	ldr	r3, [pc, #520]	; (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d118      	bne.n	80019e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019b6:	4b7f      	ldr	r3, [pc, #508]	; (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a7e      	ldr	r2, [pc, #504]	; (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c2:	f7fe ff61 	bl	8000888 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ca:	f7fe ff5d 	bl	8000888 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b64      	cmp	r3, #100	; 0x64
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e103      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019dc:	4b75      	ldr	r3, [pc, #468]	; (8001bb4 <HAL_RCC_OscConfig+0x4c8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_OscConfig+0x312>
 80019f0:	4b6f      	ldr	r3, [pc, #444]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4a6e      	ldr	r2, [pc, #440]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6213      	str	r3, [r2, #32]
 80019fc:	e02d      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x334>
 8001a06:	4b6a      	ldr	r3, [pc, #424]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	4a69      	ldr	r2, [pc, #420]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	6213      	str	r3, [r2, #32]
 8001a12:	4b67      	ldr	r3, [pc, #412]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	4a66      	ldr	r2, [pc, #408]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a18:	f023 0304 	bic.w	r3, r3, #4
 8001a1c:	6213      	str	r3, [r2, #32]
 8001a1e:	e01c      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	2b05      	cmp	r3, #5
 8001a26:	d10c      	bne.n	8001a42 <HAL_RCC_OscConfig+0x356>
 8001a28:	4b61      	ldr	r3, [pc, #388]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	4a60      	ldr	r2, [pc, #384]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	6213      	str	r3, [r2, #32]
 8001a34:	4b5e      	ldr	r3, [pc, #376]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4a5d      	ldr	r2, [pc, #372]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	6213      	str	r3, [r2, #32]
 8001a40:	e00b      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 8001a42:	4b5b      	ldr	r3, [pc, #364]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4a5a      	ldr	r2, [pc, #360]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	f023 0301 	bic.w	r3, r3, #1
 8001a4c:	6213      	str	r3, [r2, #32]
 8001a4e:	4b58      	ldr	r3, [pc, #352]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	4a57      	ldr	r2, [pc, #348]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a54:	f023 0304 	bic.w	r3, r3, #4
 8001a58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d015      	beq.n	8001a8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a62:	f7fe ff11 	bl	8000888 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6a:	f7fe ff0d 	bl	8000888 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e0b1      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a80:	4b4b      	ldr	r3, [pc, #300]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0ee      	beq.n	8001a6a <HAL_RCC_OscConfig+0x37e>
 8001a8c:	e014      	b.n	8001ab8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8e:	f7fe fefb 	bl	8000888 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a96:	f7fe fef7 	bl	8000888 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e09b      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aac:	4b40      	ldr	r3, [pc, #256]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1ee      	bne.n	8001a96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ab8:	7dfb      	ldrb	r3, [r7, #23]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d105      	bne.n	8001aca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001abe:	4b3c      	ldr	r3, [pc, #240]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a3b      	ldr	r2, [pc, #236]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ac8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 8087 	beq.w	8001be2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ad4:	4b36      	ldr	r3, [pc, #216]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 030c 	and.w	r3, r3, #12
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d061      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d146      	bne.n	8001b76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae8:	4b33      	ldr	r3, [pc, #204]	; (8001bb8 <HAL_RCC_OscConfig+0x4cc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aee:	f7fe fecb 	bl	8000888 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af6:	f7fe fec7 	bl	8000888 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e06d      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b08:	4b29      	ldr	r3, [pc, #164]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f0      	bne.n	8001af6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b1c:	d108      	bne.n	8001b30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b1e:	4b24      	ldr	r3, [pc, #144]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	4921      	ldr	r1, [pc, #132]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b30:	4b1f      	ldr	r3, [pc, #124]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a19      	ldr	r1, [r3, #32]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b40:	430b      	orrs	r3, r1
 8001b42:	491b      	ldr	r1, [pc, #108]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b48:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <HAL_RCC_OscConfig+0x4cc>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4e:	f7fe fe9b 	bl	8000888 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b56:	f7fe fe97 	bl	8000888 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e03d      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0f0      	beq.n	8001b56 <HAL_RCC_OscConfig+0x46a>
 8001b74:	e035      	b.n	8001be2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <HAL_RCC_OscConfig+0x4cc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7c:	f7fe fe84 	bl	8000888 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b84:	f7fe fe80 	bl	8000888 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e026      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f0      	bne.n	8001b84 <HAL_RCC_OscConfig+0x498>
 8001ba2:	e01e      	b.n	8001be2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d107      	bne.n	8001bbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e019      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40007000 	.word	0x40007000
 8001bb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_RCC_OscConfig+0x500>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d001      	beq.n	8001be2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40021000 	.word	0x40021000

08001bf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e0d0      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c04:	4b6a      	ldr	r3, [pc, #424]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d910      	bls.n	8001c34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c12:	4b67      	ldr	r3, [pc, #412]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 0207 	bic.w	r2, r3, #7
 8001c1a:	4965      	ldr	r1, [pc, #404]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c22:	4b63      	ldr	r3, [pc, #396]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e0b8      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d020      	beq.n	8001c82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c4c:	4b59      	ldr	r3, [pc, #356]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4a58      	ldr	r2, [pc, #352]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d005      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c64:	4b53      	ldr	r3, [pc, #332]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	4a52      	ldr	r2, [pc, #328]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c70:	4b50      	ldr	r3, [pc, #320]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	494d      	ldr	r1, [pc, #308]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d040      	beq.n	8001d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d107      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c96:	4b47      	ldr	r3, [pc, #284]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d115      	bne.n	8001cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e07f      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d107      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cae:	4b41      	ldr	r3, [pc, #260]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d109      	bne.n	8001cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e073      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e06b      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cce:	4b39      	ldr	r3, [pc, #228]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f023 0203 	bic.w	r2, r3, #3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	4936      	ldr	r1, [pc, #216]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ce0:	f7fe fdd2 	bl	8000888 <HAL_GetTick>
 8001ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce6:	e00a      	b.n	8001cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce8:	f7fe fdce 	bl	8000888 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e053      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cfe:	4b2d      	ldr	r3, [pc, #180]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f003 020c 	and.w	r2, r3, #12
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d1eb      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d10:	4b27      	ldr	r3, [pc, #156]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d210      	bcs.n	8001d40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 0207 	bic.w	r2, r3, #7
 8001d26:	4922      	ldr	r1, [pc, #136]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e032      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d4c:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	4916      	ldr	r1, [pc, #88]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d009      	beq.n	8001d7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d6a:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	490e      	ldr	r1, [pc, #56]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d7e:	f000 f821 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001d82:	4602      	mov	r2, r0
 8001d84:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	091b      	lsrs	r3, r3, #4
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	490a      	ldr	r1, [pc, #40]	; (8001db8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d90:	5ccb      	ldrb	r3, [r1, r3]
 8001d92:	fa22 f303 	lsr.w	r3, r2, r3
 8001d96:	4a09      	ldr	r2, [pc, #36]	; (8001dbc <HAL_RCC_ClockConfig+0x1cc>)
 8001d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d9a:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <HAL_RCC_ClockConfig+0x1d0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fd30 	bl	8000804 <HAL_InitTick>

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40022000 	.word	0x40022000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	08004010 	.word	0x08004010
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	20000004 	.word	0x20000004

08001dc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b087      	sub	sp, #28
 8001dc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dde:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	d002      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x30>
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d003      	beq.n	8001dfa <HAL_RCC_GetSysClockFreq+0x36>
 8001df2:	e027      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001df6:	613b      	str	r3, [r7, #16]
      break;
 8001df8:	e027      	b.n	8001e4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	0c9b      	lsrs	r3, r3, #18
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	4a17      	ldr	r2, [pc, #92]	; (8001e60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e04:	5cd3      	ldrb	r3, [r2, r3]
 8001e06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d010      	beq.n	8001e34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	0c5b      	lsrs	r3, r3, #17
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	4a11      	ldr	r2, [pc, #68]	; (8001e64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e1e:	5cd3      	ldrb	r3, [r2, r3]
 8001e20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a0d      	ldr	r2, [pc, #52]	; (8001e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e26:	fb03 f202 	mul.w	r2, r3, r2
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	e004      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a0c      	ldr	r2, [pc, #48]	; (8001e68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e38:	fb02 f303 	mul.w	r3, r2, r3
 8001e3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	613b      	str	r3, [r7, #16]
      break;
 8001e42:	e002      	b.n	8001e4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e46:	613b      	str	r3, [r7, #16]
      break;
 8001e48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e4a:	693b      	ldr	r3, [r7, #16]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	371c      	adds	r7, #28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	007a1200 	.word	0x007a1200
 8001e60:	08004028 	.word	0x08004028
 8001e64:	08004038 	.word	0x08004038
 8001e68:	003d0900 	.word	0x003d0900

08001e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e70:	4b02      	ldr	r3, [pc, #8]	; (8001e7c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e72:	681b      	ldr	r3, [r3, #0]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	20000000 	.word	0x20000000

08001e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e84:	f7ff fff2 	bl	8001e6c <HAL_RCC_GetHCLKFreq>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	0a1b      	lsrs	r3, r3, #8
 8001e90:	f003 0307 	and.w	r3, r3, #7
 8001e94:	4903      	ldr	r1, [pc, #12]	; (8001ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e96:	5ccb      	ldrb	r3, [r1, r3]
 8001e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	08004020 	.word	0x08004020

08001ea8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <RCC_Delay+0x34>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	; (8001ee0 <RCC_Delay+0x38>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0a5b      	lsrs	r3, r3, #9
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ec4:	bf00      	nop
  }
  while (Delay --);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1e5a      	subs	r2, r3, #1
 8001eca:	60fa      	str	r2, [r7, #12]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1f9      	bne.n	8001ec4 <RCC_Delay+0x1c>
}
 8001ed0:	bf00      	nop
 8001ed2:	bf00      	nop
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	10624dd3 	.word	0x10624dd3

08001ee4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e041      	b.n	8001f7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe fc20 	bl	8000750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2202      	movs	r2, #2
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	4619      	mov	r1, r3
 8001f22:	4610      	mov	r0, r2
 8001f24:	f000 f8f4 	bl	8002110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b084      	sub	sp, #16
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d101      	bne.n	8001f9e <HAL_TIM_ConfigClockSource+0x1c>
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	e0b4      	b.n	8002108 <HAL_TIM_ConfigClockSource+0x186>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2202      	movs	r2, #2
 8001faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001fbc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fc4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fd6:	d03e      	beq.n	8002056 <HAL_TIM_ConfigClockSource+0xd4>
 8001fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fdc:	f200 8087 	bhi.w	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 8001fe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fe4:	f000 8086 	beq.w	80020f4 <HAL_TIM_ConfigClockSource+0x172>
 8001fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fec:	d87f      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 8001fee:	2b70      	cmp	r3, #112	; 0x70
 8001ff0:	d01a      	beq.n	8002028 <HAL_TIM_ConfigClockSource+0xa6>
 8001ff2:	2b70      	cmp	r3, #112	; 0x70
 8001ff4:	d87b      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 8001ff6:	2b60      	cmp	r3, #96	; 0x60
 8001ff8:	d050      	beq.n	800209c <HAL_TIM_ConfigClockSource+0x11a>
 8001ffa:	2b60      	cmp	r3, #96	; 0x60
 8001ffc:	d877      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 8001ffe:	2b50      	cmp	r3, #80	; 0x50
 8002000:	d03c      	beq.n	800207c <HAL_TIM_ConfigClockSource+0xfa>
 8002002:	2b50      	cmp	r3, #80	; 0x50
 8002004:	d873      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 8002006:	2b40      	cmp	r3, #64	; 0x40
 8002008:	d058      	beq.n	80020bc <HAL_TIM_ConfigClockSource+0x13a>
 800200a:	2b40      	cmp	r3, #64	; 0x40
 800200c:	d86f      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 800200e:	2b30      	cmp	r3, #48	; 0x30
 8002010:	d064      	beq.n	80020dc <HAL_TIM_ConfigClockSource+0x15a>
 8002012:	2b30      	cmp	r3, #48	; 0x30
 8002014:	d86b      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 8002016:	2b20      	cmp	r3, #32
 8002018:	d060      	beq.n	80020dc <HAL_TIM_ConfigClockSource+0x15a>
 800201a:	2b20      	cmp	r3, #32
 800201c:	d867      	bhi.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
 800201e:	2b00      	cmp	r3, #0
 8002020:	d05c      	beq.n	80020dc <HAL_TIM_ConfigClockSource+0x15a>
 8002022:	2b10      	cmp	r3, #16
 8002024:	d05a      	beq.n	80020dc <HAL_TIM_ConfigClockSource+0x15a>
 8002026:	e062      	b.n	80020ee <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002038:	f000 f943 	bl	80022c2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800204a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68ba      	ldr	r2, [r7, #8]
 8002052:	609a      	str	r2, [r3, #8]
      break;
 8002054:	e04f      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002066:	f000 f92c 	bl	80022c2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002078:	609a      	str	r2, [r3, #8]
      break;
 800207a:	e03c      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002088:	461a      	mov	r2, r3
 800208a:	f000 f8a3 	bl	80021d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2150      	movs	r1, #80	; 0x50
 8002094:	4618      	mov	r0, r3
 8002096:	f000 f8fa 	bl	800228e <TIM_ITRx_SetConfig>
      break;
 800209a:	e02c      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020a8:	461a      	mov	r2, r3
 80020aa:	f000 f8c1 	bl	8002230 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2160      	movs	r1, #96	; 0x60
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 f8ea 	bl	800228e <TIM_ITRx_SetConfig>
      break;
 80020ba:	e01c      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020c8:	461a      	mov	r2, r3
 80020ca:	f000 f883 	bl	80021d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2140      	movs	r1, #64	; 0x40
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f8da 	bl	800228e <TIM_ITRx_SetConfig>
      break;
 80020da:	e00c      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	4610      	mov	r0, r2
 80020e8:	f000 f8d1 	bl	800228e <TIM_ITRx_SetConfig>
      break;
 80020ec:	e003      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	73fb      	strb	r3, [r7, #15]
      break;
 80020f2:	e000      	b.n	80020f6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80020f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002106:	7bfb      	ldrb	r3, [r7, #15]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a29      	ldr	r2, [pc, #164]	; (80021c8 <TIM_Base_SetConfig+0xb8>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d00b      	beq.n	8002140 <TIM_Base_SetConfig+0x30>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800212e:	d007      	beq.n	8002140 <TIM_Base_SetConfig+0x30>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a26      	ldr	r2, [pc, #152]	; (80021cc <TIM_Base_SetConfig+0xbc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d003      	beq.n	8002140 <TIM_Base_SetConfig+0x30>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a25      	ldr	r2, [pc, #148]	; (80021d0 <TIM_Base_SetConfig+0xc0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d108      	bne.n	8002152 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a1c      	ldr	r2, [pc, #112]	; (80021c8 <TIM_Base_SetConfig+0xb8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d00b      	beq.n	8002172 <TIM_Base_SetConfig+0x62>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002160:	d007      	beq.n	8002172 <TIM_Base_SetConfig+0x62>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a19      	ldr	r2, [pc, #100]	; (80021cc <TIM_Base_SetConfig+0xbc>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d003      	beq.n	8002172 <TIM_Base_SetConfig+0x62>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a18      	ldr	r2, [pc, #96]	; (80021d0 <TIM_Base_SetConfig+0xc0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d108      	bne.n	8002184 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	4313      	orrs	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	4313      	orrs	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <TIM_Base_SetConfig+0xb8>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d103      	bne.n	80021b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	615a      	str	r2, [r3, #20]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	40012c00 	.word	0x40012c00
 80021cc:	40000400 	.word	0x40000400
 80021d0:	40000800 	.word	0x40000800

080021d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	f023 0201 	bic.w	r2, r3, #1
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	011b      	lsls	r3, r3, #4
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	f023 030a 	bic.w	r3, r3, #10
 8002210:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	4313      	orrs	r3, r2
 8002218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	621a      	str	r2, [r3, #32]
}
 8002226:	bf00      	nop
 8002228:	371c      	adds	r7, #28
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002230:	b480      	push	{r7}
 8002232:	b087      	sub	sp, #28
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	f023 0210 	bic.w	r2, r3, #16
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800225a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	031b      	lsls	r3, r3, #12
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800226c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	4313      	orrs	r3, r2
 8002276:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	621a      	str	r2, [r3, #32]
}
 8002284:	bf00      	nop
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800228e:	b480      	push	{r7}
 8002290:	b085      	sub	sp, #20
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f043 0307 	orr.w	r3, r3, #7
 80022b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68fa      	ldr	r2, [r7, #12]
 80022b6:	609a      	str	r2, [r3, #8]
}
 80022b8:	bf00      	nop
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b087      	sub	sp, #28
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	60f8      	str	r0, [r7, #12]
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	607a      	str	r2, [r7, #4]
 80022ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022dc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	021a      	lsls	r2, r3, #8
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	431a      	orrs	r2, r3
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	609a      	str	r2, [r3, #8]
}
 80022f6:	bf00      	nop
 80022f8:	371c      	adds	r7, #28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002314:	2302      	movs	r3, #2
 8002316:	e046      	b.n	80023a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800233e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	4313      	orrs	r3, r2
 8002348:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a16      	ldr	r2, [pc, #88]	; (80023b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d00e      	beq.n	800237a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002364:	d009      	beq.n	800237a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a12      	ldr	r2, [pc, #72]	; (80023b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d004      	beq.n	800237a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a10      	ldr	r2, [pc, #64]	; (80023b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d10c      	bne.n	8002394 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002380:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	4313      	orrs	r3, r2
 800238a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3714      	adds	r7, #20
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr
 80023b0:	40012c00 	.word	0x40012c00
 80023b4:	40000400 	.word	0x40000400
 80023b8:	40000800 	.word	0x40000800

080023bc <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	4608      	mov	r0, r1
 80023c6:	4611      	mov	r1, r2
 80023c8:	461a      	mov	r2, r3
 80023ca:	4603      	mov	r3, r0
 80023cc:	817b      	strh	r3, [r7, #10]
 80023ce:	460b      	mov	r3, r1
 80023d0:	813b      	strh	r3, [r7, #8]
 80023d2:	4613      	mov	r3, r2
 80023d4:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80023d6:	897a      	ldrh	r2, [r7, #10]
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	4413      	add	r3, r2
 80023dc:	b298      	uxth	r0, r3
 80023de:	893a      	ldrh	r2, [r7, #8]
 80023e0:	8b3b      	ldrh	r3, [r7, #24]
 80023e2:	4413      	add	r3, r2
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	893a      	ldrh	r2, [r7, #8]
 80023e8:	8979      	ldrh	r1, [r7, #10]
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	4603      	mov	r3, r0
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 fff8 	bl	80033e4 <u8g2_IsIntersection>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d012      	beq.n	8002420 <u8g2_DrawBox+0x64>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 80023fa:	e00d      	b.n	8002418 <u8g2_DrawBox+0x5c>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	893a      	ldrh	r2, [r7, #8]
 8002400:	8979      	ldrh	r1, [r7, #10]
 8002402:	2000      	movs	r0, #0
 8002404:	9000      	str	r0, [sp, #0]
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 ff2e 	bl	8003268 <u8g2_DrawHVLine>
    y++;    
 800240c:	893b      	ldrh	r3, [r7, #8]
 800240e:	3301      	adds	r3, #1
 8002410:	813b      	strh	r3, [r7, #8]
    h--;
 8002412:	8b3b      	ldrh	r3, [r7, #24]
 8002414:	3b01      	subs	r3, #1
 8002416:	833b      	strh	r3, [r7, #24]
  while( h != 0 )
 8002418:	8b3b      	ldrh	r3, [r7, #24]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1ee      	bne.n	80023fc <u8g2_DrawBox+0x40>
 800241e:	e000      	b.n	8002422 <u8g2_DrawBox+0x66>
    return;
 8002420:	bf00      	nop
  }
}
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <u8g2_DrawFrame>:
/*
  draw a frame (empty box)
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af02      	add	r7, sp, #8
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	4608      	mov	r0, r1
 8002432:	4611      	mov	r1, r2
 8002434:	461a      	mov	r2, r3
 8002436:	4603      	mov	r3, r0
 8002438:	817b      	strh	r3, [r7, #10]
 800243a:	460b      	mov	r3, r1
 800243c:	813b      	strh	r3, [r7, #8]
 800243e:	4613      	mov	r3, r2
 8002440:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xtmp = x;
 8002442:	897b      	ldrh	r3, [r7, #10]
 8002444:	82fb      	strh	r3, [r7, #22]
  
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8002446:	897a      	ldrh	r2, [r7, #10]
 8002448:	88fb      	ldrh	r3, [r7, #6]
 800244a:	4413      	add	r3, r2
 800244c:	b298      	uxth	r0, r3
 800244e:	893a      	ldrh	r2, [r7, #8]
 8002450:	8c3b      	ldrh	r3, [r7, #32]
 8002452:	4413      	add	r3, r2
 8002454:	b29b      	uxth	r3, r3
 8002456:	893a      	ldrh	r2, [r7, #8]
 8002458:	8979      	ldrh	r1, [r7, #10]
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	4603      	mov	r3, r0
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 ffc0 	bl	80033e4 <u8g2_IsIntersection>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d037      	beq.n	80024da <u8g2_DrawFrame+0xb2>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_DrawHVLine(u8g2, x, y, w, 0);
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	893a      	ldrh	r2, [r7, #8]
 800246e:	8979      	ldrh	r1, [r7, #10]
 8002470:	2000      	movs	r0, #0
 8002472:	9000      	str	r0, [sp, #0]
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f000 fef7 	bl	8003268 <u8g2_DrawHVLine>
  if (h >= 2) {
 800247a:	8c3b      	ldrh	r3, [r7, #32]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d92d      	bls.n	80024dc <u8g2_DrawFrame+0xb4>
    h-=2;
 8002480:	8c3b      	ldrh	r3, [r7, #32]
 8002482:	3b02      	subs	r3, #2
 8002484:	843b      	strh	r3, [r7, #32]
    y++;
 8002486:	893b      	ldrh	r3, [r7, #8]
 8002488:	3301      	adds	r3, #1
 800248a:	813b      	strh	r3, [r7, #8]
    if (h > 0) {
 800248c:	8c3b      	ldrh	r3, [r7, #32]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d01a      	beq.n	80024c8 <u8g2_DrawFrame+0xa0>
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8002492:	8c3b      	ldrh	r3, [r7, #32]
 8002494:	893a      	ldrh	r2, [r7, #8]
 8002496:	8979      	ldrh	r1, [r7, #10]
 8002498:	2001      	movs	r0, #1
 800249a:	9000      	str	r0, [sp, #0]
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f000 fee3 	bl	8003268 <u8g2_DrawHVLine>
      x+=w;
 80024a2:	897a      	ldrh	r2, [r7, #10]
 80024a4:	88fb      	ldrh	r3, [r7, #6]
 80024a6:	4413      	add	r3, r2
 80024a8:	817b      	strh	r3, [r7, #10]
      x--;
 80024aa:	897b      	ldrh	r3, [r7, #10]
 80024ac:	3b01      	subs	r3, #1
 80024ae:	817b      	strh	r3, [r7, #10]
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 80024b0:	8c3b      	ldrh	r3, [r7, #32]
 80024b2:	893a      	ldrh	r2, [r7, #8]
 80024b4:	8979      	ldrh	r1, [r7, #10]
 80024b6:	2001      	movs	r0, #1
 80024b8:	9000      	str	r0, [sp, #0]
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f000 fed4 	bl	8003268 <u8g2_DrawHVLine>
      y+=h;
 80024c0:	893a      	ldrh	r2, [r7, #8]
 80024c2:	8c3b      	ldrh	r3, [r7, #32]
 80024c4:	4413      	add	r3, r2
 80024c6:	813b      	strh	r3, [r7, #8]
    }
    u8g2_DrawHVLine(u8g2, xtmp, y, w, 0);
 80024c8:	88fb      	ldrh	r3, [r7, #6]
 80024ca:	893a      	ldrh	r2, [r7, #8]
 80024cc:	8af9      	ldrh	r1, [r7, #22]
 80024ce:	2000      	movs	r0, #0
 80024d0:	9000      	str	r0, [sp, #0]
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 fec8 	bl	8003268 <u8g2_DrawHVLine>
 80024d8:	e000      	b.n	80024dc <u8g2_DrawFrame+0xb4>
    return;
 80024da:	bf00      	nop
  }
}
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	7c1b      	ldrb	r3, [r3, #16]
 80024f0:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024f8:	461a      	mov	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	fb02 f303 	mul.w	r3, r2, r3
 8002500:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	2100      	movs	r1, #0
 8002510:	4618      	mov	r0, r3
 8002512:	f001 fd3c 	bl	8003f8e <memset>
}
 8002516:	bf00      	nop
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af02      	add	r7, sp, #8
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	460b      	mov	r3, r1
 8002528:	70fb      	strb	r3, [r7, #3]
 800252a:	4613      	mov	r3, r2
 800252c:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	7c1b      	ldrb	r3, [r3, #16]
 8002534:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800253e:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	b29b      	uxth	r3, r3
 8002544:	89ba      	ldrh	r2, [r7, #12]
 8002546:	fb02 f303 	mul.w	r3, r2, r3
 800254a:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 800254c:	89bb      	ldrh	r3, [r7, #12]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8002552:	89bb      	ldrh	r3, [r7, #12]
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	4413      	add	r3, r2
 8002558:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 800255a:	7bf9      	ldrb	r1, [r7, #15]
 800255c:	78ba      	ldrb	r2, [r7, #2]
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	460b      	mov	r3, r1
 8002564:	2100      	movs	r1, #0
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f001 fc44 	bl	8003df4 <u8x8_DrawTile>
}
 800256c:	bf00      	nop
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002586:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800258e:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	7c5b      	ldrb	r3, [r3, #17]
 8002596:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8002598:	7bba      	ldrb	r2, [r7, #14]
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	4619      	mov	r1, r3
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff ffbd 	bl	800251e <u8g2_send_tile_row>
    src_row++;
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	3301      	adds	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 80025aa:	7bbb      	ldrb	r3, [r7, #14]
 80025ac:	3301      	adds	r3, #1
 80025ae:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 80025b0:	7bfa      	ldrb	r2, [r7, #15]
 80025b2:	7b7b      	ldrb	r3, [r7, #13]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d203      	bcs.n	80025c0 <u8g2_send_buffer+0x4c>
 80025b8:	7bba      	ldrb	r2, [r7, #14]
 80025ba:	7b3b      	ldrb	r3, [r7, #12]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d3eb      	bcc.n	8002598 <u8g2_send_buffer+0x24>
}
 80025c0:	bf00      	nop
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff ffcf 	bl	8002574 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f001 fc5d 	bl	8003e96 <u8x8_RefreshDisplay>
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <u8g2_m_16_8_f>:
/* generated code, codebuild, u8g2 project */

#include "u8g2.h"

uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2208      	movs	r2, #8
 80025f0:	701a      	strb	r2, [r3, #0]
  return buf;
 80025f2:	4b03      	ldr	r3, [pc, #12]	; (8002600 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	2000014c 	.word	0x2000014c

08002604 <u8g2_Setup_ssd1306_i2c_128x64_noname_f>:
#include "u8g2.h"
#include "tim.h"

/* ssd1306 f */
void u8g2_Setup_ssd1306_i2c_128x64_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af02      	add	r7, sp, #8
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
 8002610:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a0b      	ldr	r2, [pc, #44]	; (8002648 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x44>)
 800261a:	490c      	ldr	r1, [pc, #48]	; (800264c <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x48>)
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f001 fc99 	bl	8003f54 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8002622:	f107 0313 	add.w	r3, r7, #19
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff ffdc 	bl	80025e4 <u8g2_m_16_8_f>
 800262c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800262e:	7cfa      	ldrb	r2, [r7, #19]
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x4c>)
 8002636:	6979      	ldr	r1, [r7, #20]
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 ffbc 	bl	80035b6 <u8g2_SetupBuffer>
}
 800263e:	bf00      	nop
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	08003a95 	.word	0x08003a95
 800264c:	08003cf1 	.word	0x08003cf1
 8002650:	0800343b 	.word	0x0800343b

08002654 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8002660:	78fb      	ldrb	r3, [r7, #3]
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	781b      	ldrb	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr

08002676 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8002676:	b480      	push	{r7}
 8002678:	b085      	sub	sp, #20
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	460b      	mov	r3, r1
 8002680:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8002682:	78fb      	ldrb	r3, [r7, #3]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	4413      	add	r3, r2
 8002688:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	81fb      	strh	r3, [r7, #14]
    font++;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3301      	adds	r3, #1
 8002694:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8002696:	89fb      	ldrh	r3, [r7, #14]
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	89fb      	ldrh	r3, [r7, #14]
 80026a4:	4413      	add	r3, r2
 80026a6:	81fb      	strh	r3, [r7, #14]
    return pos;
 80026a8:	89fb      	ldrh	r3, [r7, #14]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80026be:	2100      	movs	r1, #0
 80026c0:	6838      	ldr	r0, [r7, #0]
 80026c2:	f7ff ffc7 	bl	8002654 <u8g2_font_get_byte>
 80026c6:	4603      	mov	r3, r0
 80026c8:	461a      	mov	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80026ce:	2101      	movs	r1, #1
 80026d0:	6838      	ldr	r0, [r7, #0]
 80026d2:	f7ff ffbf 	bl	8002654 <u8g2_font_get_byte>
 80026d6:	4603      	mov	r3, r0
 80026d8:	461a      	mov	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80026de:	2102      	movs	r1, #2
 80026e0:	6838      	ldr	r0, [r7, #0]
 80026e2:	f7ff ffb7 	bl	8002654 <u8g2_font_get_byte>
 80026e6:	4603      	mov	r3, r0
 80026e8:	461a      	mov	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80026ee:	2103      	movs	r1, #3
 80026f0:	6838      	ldr	r0, [r7, #0]
 80026f2:	f7ff ffaf 	bl	8002654 <u8g2_font_get_byte>
 80026f6:	4603      	mov	r3, r0
 80026f8:	461a      	mov	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80026fe:	2104      	movs	r1, #4
 8002700:	6838      	ldr	r0, [r7, #0]
 8002702:	f7ff ffa7 	bl	8002654 <u8g2_font_get_byte>
 8002706:	4603      	mov	r3, r0
 8002708:	461a      	mov	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800270e:	2105      	movs	r1, #5
 8002710:	6838      	ldr	r0, [r7, #0]
 8002712:	f7ff ff9f 	bl	8002654 <u8g2_font_get_byte>
 8002716:	4603      	mov	r3, r0
 8002718:	461a      	mov	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800271e:	2106      	movs	r1, #6
 8002720:	6838      	ldr	r0, [r7, #0]
 8002722:	f7ff ff97 	bl	8002654 <u8g2_font_get_byte>
 8002726:	4603      	mov	r3, r0
 8002728:	461a      	mov	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800272e:	2107      	movs	r1, #7
 8002730:	6838      	ldr	r0, [r7, #0]
 8002732:	f7ff ff8f 	bl	8002654 <u8g2_font_get_byte>
 8002736:	4603      	mov	r3, r0
 8002738:	461a      	mov	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800273e:	2108      	movs	r1, #8
 8002740:	6838      	ldr	r0, [r7, #0]
 8002742:	f7ff ff87 	bl	8002654 <u8g2_font_get_byte>
 8002746:	4603      	mov	r3, r0
 8002748:	461a      	mov	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800274e:	2109      	movs	r1, #9
 8002750:	6838      	ldr	r0, [r7, #0]
 8002752:	f7ff ff7f 	bl	8002654 <u8g2_font_get_byte>
 8002756:	4603      	mov	r3, r0
 8002758:	b25a      	sxtb	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800275e:	210a      	movs	r1, #10
 8002760:	6838      	ldr	r0, [r7, #0]
 8002762:	f7ff ff77 	bl	8002654 <u8g2_font_get_byte>
 8002766:	4603      	mov	r3, r0
 8002768:	b25a      	sxtb	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800276e:	210b      	movs	r1, #11
 8002770:	6838      	ldr	r0, [r7, #0]
 8002772:	f7ff ff6f 	bl	8002654 <u8g2_font_get_byte>
 8002776:	4603      	mov	r3, r0
 8002778:	b25a      	sxtb	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800277e:	210c      	movs	r1, #12
 8002780:	6838      	ldr	r0, [r7, #0]
 8002782:	f7ff ff67 	bl	8002654 <u8g2_font_get_byte>
 8002786:	4603      	mov	r3, r0
 8002788:	b25a      	sxtb	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800278e:	210d      	movs	r1, #13
 8002790:	6838      	ldr	r0, [r7, #0]
 8002792:	f7ff ff5f 	bl	8002654 <u8g2_font_get_byte>
 8002796:	4603      	mov	r3, r0
 8002798:	b25a      	sxtb	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800279e:	210e      	movs	r1, #14
 80027a0:	6838      	ldr	r0, [r7, #0]
 80027a2:	f7ff ff57 	bl	8002654 <u8g2_font_get_byte>
 80027a6:	4603      	mov	r3, r0
 80027a8:	b25a      	sxtb	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80027ae:	210f      	movs	r1, #15
 80027b0:	6838      	ldr	r0, [r7, #0]
 80027b2:	f7ff ff4f 	bl	8002654 <u8g2_font_get_byte>
 80027b6:	4603      	mov	r3, r0
 80027b8:	b25a      	sxtb	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80027be:	2110      	movs	r1, #16
 80027c0:	6838      	ldr	r0, [r7, #0]
 80027c2:	f7ff ff47 	bl	8002654 <u8g2_font_get_byte>
 80027c6:	4603      	mov	r3, r0
 80027c8:	b25a      	sxtb	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80027ce:	2111      	movs	r1, #17
 80027d0:	6838      	ldr	r0, [r7, #0]
 80027d2:	f7ff ff50 	bl	8002676 <u8g2_font_get_word>
 80027d6:	4603      	mov	r3, r0
 80027d8:	461a      	mov	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80027de:	2113      	movs	r1, #19
 80027e0:	6838      	ldr	r0, [r7, #0]
 80027e2:	f7ff ff48 	bl	8002676 <u8g2_font_get_word>
 80027e6:	4603      	mov	r3, r0
 80027e8:	461a      	mov	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80027ee:	2115      	movs	r1, #21
 80027f0:	6838      	ldr	r0, [r7, #0]
 80027f2:	f7ff ff40 	bl	8002676 <u8g2_font_get_word>
 80027f6:	4603      	mov	r3, r0
 80027f8:	461a      	mov	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	82da      	strh	r2, [r3, #22]
#endif
}
 80027fe:	bf00      	nop
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8002806:	b480      	push	{r7}
 8002808:	b085      	sub	sp, #20
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
 800280e:	460b      	mov	r3, r1
 8002810:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	7b1b      	ldrb	r3, [r3, #12]
 8002816:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8002820:	7bfa      	ldrb	r2, [r7, #15]
 8002822:	7b7b      	ldrb	r3, [r7, #13]
 8002824:	fa42 f303 	asr.w	r3, r2, r3
 8002828:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800282a:	7b7b      	ldrb	r3, [r7, #13]
 800282c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800282e:	7bba      	ldrb	r2, [r7, #14]
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	4413      	add	r3, r2
 8002834:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8002836:	7bbb      	ldrb	r3, [r7, #14]
 8002838:	2b07      	cmp	r3, #7
 800283a:	d91a      	bls.n	8002872 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800283c:	2308      	movs	r3, #8
 800283e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8002840:	7b3a      	ldrb	r2, [r7, #12]
 8002842:	7b7b      	ldrb	r3, [r7, #13]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	7b3b      	ldrb	r3, [r7, #12]
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	b25a      	sxtb	r2, r3
 8002862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002866:	4313      	orrs	r3, r2
 8002868:	b25b      	sxtb	r3, r3
 800286a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800286c:	7bbb      	ldrb	r3, [r7, #14]
 800286e:	3b08      	subs	r3, #8
 8002870:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8002872:	78fb      	ldrb	r3, [r7, #3]
 8002874:	f04f 32ff 	mov.w	r2, #4294967295
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	b2da      	uxtb	r2, r3
 8002882:	7bfb      	ldrb	r3, [r7, #15]
 8002884:	4013      	ands	r3, r2
 8002886:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	7bba      	ldrb	r2, [r7, #14]
 800288c:	731a      	strb	r2, [r3, #12]
  return val;
 800288e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b084      	sub	sp, #16
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	4619      	mov	r1, r3
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff ffab 	bl	8002806 <u8g2_font_decode_get_unsigned_bits>
 80028b0:	4603      	mov	r3, r0
 80028b2:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80028be:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80028c2:	78fb      	ldrb	r3, [r7, #3]
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	73bb      	strb	r3, [r7, #14]
  v -= d;
 80028ca:	7bfa      	ldrb	r2, [r7, #15]
 80028cc:	7bbb      	ldrb	r3, [r7, #14]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	73fb      	strb	r3, [r7, #15]
  return v;
 80028d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80028e0:	b490      	push	{r4, r7}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4604      	mov	r4, r0
 80028e8:	4608      	mov	r0, r1
 80028ea:	4611      	mov	r1, r2
 80028ec:	461a      	mov	r2, r3
 80028ee:	4623      	mov	r3, r4
 80028f0:	80fb      	strh	r3, [r7, #6]
 80028f2:	4603      	mov	r3, r0
 80028f4:	717b      	strb	r3, [r7, #5]
 80028f6:	460b      	mov	r3, r1
 80028f8:	713b      	strb	r3, [r7, #4]
 80028fa:	4613      	mov	r3, r2
 80028fc:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80028fe:	78fb      	ldrb	r3, [r7, #3]
 8002900:	2b02      	cmp	r3, #2
 8002902:	d014      	beq.n	800292e <u8g2_add_vector_y+0x4e>
 8002904:	2b02      	cmp	r3, #2
 8002906:	dc19      	bgt.n	800293c <u8g2_add_vector_y+0x5c>
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <u8g2_add_vector_y+0x32>
 800290c:	2b01      	cmp	r3, #1
 800290e:	d007      	beq.n	8002920 <u8g2_add_vector_y+0x40>
 8002910:	e014      	b.n	800293c <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8002912:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002916:	b29a      	uxth	r2, r3
 8002918:	88fb      	ldrh	r3, [r7, #6]
 800291a:	4413      	add	r3, r2
 800291c:	80fb      	strh	r3, [r7, #6]
      break;
 800291e:	e014      	b.n	800294a <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8002920:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002924:	b29a      	uxth	r2, r3
 8002926:	88fb      	ldrh	r3, [r7, #6]
 8002928:	4413      	add	r3, r2
 800292a:	80fb      	strh	r3, [r7, #6]
      break;
 800292c:	e00d      	b.n	800294a <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 800292e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002932:	b29b      	uxth	r3, r3
 8002934:	88fa      	ldrh	r2, [r7, #6]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	80fb      	strh	r3, [r7, #6]
      break;
 800293a:	e006      	b.n	800294a <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800293c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002940:	b29b      	uxth	r3, r3
 8002942:	88fa      	ldrh	r2, [r7, #6]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	80fb      	strh	r3, [r7, #6]
      break;      
 8002948:	bf00      	nop
  }
  return dy;
 800294a:	88fb      	ldrh	r3, [r7, #6]
}
 800294c:	4618      	mov	r0, r3
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bc90      	pop	{r4, r7}
 8002954:	4770      	bx	lr

08002956 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8002956:	b490      	push	{r4, r7}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	4604      	mov	r4, r0
 800295e:	4608      	mov	r0, r1
 8002960:	4611      	mov	r1, r2
 8002962:	461a      	mov	r2, r3
 8002964:	4623      	mov	r3, r4
 8002966:	80fb      	strh	r3, [r7, #6]
 8002968:	4603      	mov	r3, r0
 800296a:	717b      	strb	r3, [r7, #5]
 800296c:	460b      	mov	r3, r1
 800296e:	713b      	strb	r3, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8002974:	78fb      	ldrb	r3, [r7, #3]
 8002976:	2b02      	cmp	r3, #2
 8002978:	d014      	beq.n	80029a4 <u8g2_add_vector_x+0x4e>
 800297a:	2b02      	cmp	r3, #2
 800297c:	dc19      	bgt.n	80029b2 <u8g2_add_vector_x+0x5c>
 800297e:	2b00      	cmp	r3, #0
 8002980:	d002      	beq.n	8002988 <u8g2_add_vector_x+0x32>
 8002982:	2b01      	cmp	r3, #1
 8002984:	d007      	beq.n	8002996 <u8g2_add_vector_x+0x40>
 8002986:	e014      	b.n	80029b2 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8002988:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800298c:	b29a      	uxth	r2, r3
 800298e:	88fb      	ldrh	r3, [r7, #6]
 8002990:	4413      	add	r3, r2
 8002992:	80fb      	strh	r3, [r7, #6]
      break;
 8002994:	e014      	b.n	80029c0 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8002996:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800299a:	b29b      	uxth	r3, r3
 800299c:	88fa      	ldrh	r2, [r7, #6]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	80fb      	strh	r3, [r7, #6]
      break;
 80029a2:	e00d      	b.n	80029c0 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80029a4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	88fa      	ldrh	r2, [r7, #6]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	80fb      	strh	r3, [r7, #6]
      break;
 80029b0:	e006      	b.n	80029c0 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 80029b2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	88fb      	ldrh	r3, [r7, #6]
 80029ba:	4413      	add	r3, r2
 80029bc:	80fb      	strh	r3, [r7, #6]
      break;      
 80029be:	bf00      	nop
  }
  return dx;
 80029c0:	88fb      	ldrh	r3, [r7, #6]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc90      	pop	{r4, r7}
 80029ca:	4770      	bx	lr

080029cc <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	460b      	mov	r3, r1
 80029d6:	70fb      	strb	r3, [r7, #3]
 80029d8:	4613      	mov	r3, r2
 80029da:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3360      	adds	r3, #96	; 0x60
 80029e0:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80029ec:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80029f4:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80029fc:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80029fe:	7bfa      	ldrb	r2, [r7, #15]
 8002a00:	7d7b      	ldrb	r3, [r7, #21]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8002a0a:	7dfa      	ldrb	r2, [r7, #23]
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d201      	bcs.n	8002a16 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8002a12:	7dfb      	ldrb	r3, [r7, #23]
 8002a14:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	889b      	ldrh	r3, [r3, #4]
 8002a1a:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	88db      	ldrh	r3, [r3, #6]
 8002a20:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8002a22:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8002a26:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	7c1b      	ldrb	r3, [r3, #16]
 8002a2e:	89b8      	ldrh	r0, [r7, #12]
 8002a30:	f7ff ff91 	bl	8002956 <u8g2_add_vector_x>
 8002a34:	4603      	mov	r3, r0
 8002a36:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8002a38:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8002a3c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	7c1b      	ldrb	r3, [r3, #16]
 8002a44:	8978      	ldrh	r0, [r7, #10]
 8002a46:	f7ff ff4b 	bl	80028e0 <u8g2_add_vector_y>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8002a4e:	78bb      	ldrb	r3, [r7, #2]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d010      	beq.n	8002a76 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	7b9a      	ldrb	r2, [r3, #14]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8002a5e:	7dbb      	ldrb	r3, [r7, #22]
 8002a60:	b298      	uxth	r0, r3
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	7c1b      	ldrb	r3, [r3, #16]
 8002a66:	897a      	ldrh	r2, [r7, #10]
 8002a68:	89b9      	ldrh	r1, [r7, #12]
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 fbfa 	bl	8003268 <u8g2_DrawHVLine>
 8002a74:	e013      	b.n	8002a9e <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	7b5b      	ldrb	r3, [r3, #13]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10f      	bne.n	8002a9e <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	7bda      	ldrb	r2, [r3, #15]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8002a88:	7dbb      	ldrb	r3, [r7, #22]
 8002a8a:	b298      	uxth	r0, r3
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	7c1b      	ldrb	r3, [r3, #16]
 8002a90:	897a      	ldrh	r2, [r7, #10]
 8002a92:	89b9      	ldrh	r1, [r7, #12]
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	4603      	mov	r3, r0
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fbe5 	bl	8003268 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8002a9e:	7dfa      	ldrb	r2, [r7, #23]
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d309      	bcc.n	8002aba <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8002aa6:	7dfa      	ldrb	r2, [r7, #23]
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	757b      	strb	r3, [r7, #21]
    ly++;
 8002ab2:	7d3b      	ldrb	r3, [r7, #20]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8002ab8:	e79d      	b.n	80029f6 <u8g2_font_decode_len+0x2a>
      break;
 8002aba:	bf00      	nop
  }
  lx += cnt;
 8002abc:	7d7a      	ldrb	r2, [r7, #21]
 8002abe:	7dfb      	ldrb	r3, [r7, #23]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8002ac4:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8002acc:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	725a      	strb	r2, [r3, #9]
}
 8002ad4:	bf00      	nop
 8002ad6:	3718      	adds	r7, #24
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3360      	adds	r3, #96	; 0x60
 8002aea:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002afe:	4619      	mov	r1, r3
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f7ff fe80 	bl	8002806 <u8g2_font_decode_get_unsigned_bits>
 8002b06:	4603      	mov	r3, r0
 8002b08:	b25a      	sxtb	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002b14:	4619      	mov	r1, r3
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f7ff fe75 	bl	8002806 <u8g2_font_decode_get_unsigned_bits>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	b25a      	sxtb	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	7b9b      	ldrb	r3, [r3, #14]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	bf0c      	ite	eq
 8002b36:	2301      	moveq	r3, #1
 8002b38:	2300      	movne	r3, #0
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	73da      	strb	r2, [r3, #15]
}
 8002b42:	bf00      	nop
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08a      	sub	sp, #40	; 0x28
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3360      	adds	r3, #96	; 0x60
 8002b5a:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8002b5c:	6839      	ldr	r1, [r7, #0]
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7ff ffbc 	bl	8002adc <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8002b6a:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8002b72:	4619      	mov	r1, r3
 8002b74:	6978      	ldr	r0, [r7, #20]
 8002b76:	f7ff fe90 	bl	800289a <u8g2_font_decode_get_signed_bits>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8002b84:	4619      	mov	r1, r3
 8002b86:	6978      	ldr	r0, [r7, #20]
 8002b88:	f7ff fe87 	bl	800289a <u8g2_font_decode_get_signed_bits>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8002b96:	4619      	mov	r1, r3
 8002b98:	6978      	ldr	r0, [r7, #20]
 8002b9a:	f7ff fe7e 	bl	800289a <u8g2_font_decode_get_signed_bits>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f340 80d7 	ble.w	8002d5c <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	8898      	ldrh	r0, [r3, #4]
 8002bb2:	7cfa      	ldrb	r2, [r7, #19]
 8002bb4:	7c7b      	ldrb	r3, [r7, #17]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	425b      	negs	r3, r3
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	b25a      	sxtb	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	7c1b      	ldrb	r3, [r3, #16]
 8002bc4:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8002bc8:	f7ff fec5 	bl	8002956 <u8g2_add_vector_x>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	461a      	mov	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	88d8      	ldrh	r0, [r3, #6]
 8002bd8:	7cfa      	ldrb	r2, [r7, #19]
 8002bda:	7c7b      	ldrb	r3, [r7, #17]
 8002bdc:	4413      	add	r3, r2
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	425b      	negs	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	b25a      	sxtb	r2, r3
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	7c1b      	ldrb	r3, [r3, #16]
 8002bea:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8002bee:	f7ff fe77 	bl	80028e0 <u8g2_add_vector_y>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	889b      	ldrh	r3, [r3, #4]
 8002bfe:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	88db      	ldrh	r3, [r3, #6]
 8002c04:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8002c06:	8bfb      	ldrh	r3, [r7, #30]
 8002c08:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8002c0a:	8b7b      	ldrh	r3, [r7, #26]
 8002c0c:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	7c1b      	ldrb	r3, [r3, #16]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d85a      	bhi.n	8002ccc <u8g2_font_decode_glyph+0x180>
 8002c16:	a201      	add	r2, pc, #4	; (adr r2, 8002c1c <u8g2_font_decode_glyph+0xd0>)
 8002c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1c:	08002c2d 	.word	0x08002c2d
 8002c20:	08002c49 	.word	0x08002c49
 8002c24:	08002c71 	.word	0x08002c71
 8002c28:	08002ca5 	.word	0x08002ca5
      {
	case 0:
	    x1 += decode->glyph_width;
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	8bbb      	ldrh	r3, [r7, #28]
 8002c36:	4413      	add	r3, r2
 8002c38:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8002c3a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	8b3b      	ldrh	r3, [r7, #24]
 8002c42:	4413      	add	r3, r2
 8002c44:	833b      	strh	r3, [r7, #24]
	    break;
 8002c46:	e041      	b.n	8002ccc <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8002c48:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	8bfa      	ldrh	r2, [r7, #30]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002c54:	8bfb      	ldrh	r3, [r7, #30]
 8002c56:	3301      	adds	r3, #1
 8002c58:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8002c5a:	8bbb      	ldrh	r3, [r7, #28]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	8b3b      	ldrh	r3, [r7, #24]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	833b      	strh	r3, [r7, #24]
	    break;
 8002c6e:	e02d      	b.n	8002ccc <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	8bfa      	ldrh	r2, [r7, #30]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002c7e:	8bfb      	ldrh	r3, [r7, #30]
 8002c80:	3301      	adds	r3, #1
 8002c82:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8002c84:	8bbb      	ldrh	r3, [r7, #28]
 8002c86:	3301      	adds	r3, #1
 8002c88:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8002c8a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	8b7a      	ldrh	r2, [r7, #26]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002c96:	8b7b      	ldrh	r3, [r7, #26]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	837b      	strh	r3, [r7, #26]
	    y1++;
 8002c9c:	8b3b      	ldrh	r3, [r7, #24]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	833b      	strh	r3, [r7, #24]
	    break;	  
 8002ca2:	e013      	b.n	8002ccc <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8002ca4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	8bbb      	ldrh	r3, [r7, #28]
 8002cac:	4413      	add	r3, r2
 8002cae:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	8b7a      	ldrh	r2, [r7, #26]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002cbe:	8b7b      	ldrh	r3, [r7, #26]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	837b      	strh	r3, [r7, #26]
	    y1++;
 8002cc4:	8b3b      	ldrh	r3, [r7, #24]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	833b      	strh	r3, [r7, #24]
	    break;	  
 8002cca:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8002ccc:	8bb8      	ldrh	r0, [r7, #28]
 8002cce:	8b7a      	ldrh	r2, [r7, #26]
 8002cd0:	8bf9      	ldrh	r1, [r7, #30]
 8002cd2:	8b3b      	ldrh	r3, [r7, #24]
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 fb83 	bl	80033e4 <u8g2_IsIntersection>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d102      	bne.n	8002cea <u8g2_font_decode_glyph+0x19e>
	return d;
 8002ce4:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002ce8:	e03a      	b.n	8002d60 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	2200      	movs	r2, #0
 8002cee:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	6978      	ldr	r0, [r7, #20]
 8002d00:	f7ff fd81 	bl	8002806 <u8g2_font_decode_get_unsigned_bits>
 8002d04:	4603      	mov	r3, r0
 8002d06:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8002d0e:	4619      	mov	r1, r3
 8002d10:	6978      	ldr	r0, [r7, #20]
 8002d12:	f7ff fd78 	bl	8002806 <u8g2_font_decode_get_unsigned_bits>
 8002d16:	4603      	mov	r3, r0
 8002d18:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4619      	mov	r1, r3
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff fe53 	bl	80029cc <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8002d26:	7bbb      	ldrb	r3, [r7, #14]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7ff fe4d 	bl	80029cc <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8002d32:	2101      	movs	r1, #1
 8002d34:	6978      	ldr	r0, [r7, #20]
 8002d36:	f7ff fd66 	bl	8002806 <u8g2_font_decode_get_unsigned_bits>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1ec      	bne.n	8002d1a <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002d46:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	dd00      	ble.n	8002d50 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8002d4e:	e7d2      	b.n	8002cf6 <u8g2_font_decode_glyph+0x1aa>
	break;
 8002d50:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	7b9a      	ldrb	r2, [r3, #14]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d;
 8002d5c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d78:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	3317      	adds	r3, #23
 8002d7e:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8002d80:	887b      	ldrh	r3, [r7, #2]
 8002d82:	2bff      	cmp	r3, #255	; 0xff
 8002d84:	d82a      	bhi.n	8002ddc <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8002d86:	887b      	ldrh	r3, [r7, #2]
 8002d88:	2b60      	cmp	r3, #96	; 0x60
 8002d8a:	d907      	bls.n	8002d9c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002d92:	461a      	mov	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	4413      	add	r3, r2
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	e009      	b.n	8002db0 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	2b40      	cmp	r3, #64	; 0x40
 8002da0:	d906      	bls.n	8002db0 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8002da8:	461a      	mov	r2, r3
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	4413      	add	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	3301      	adds	r3, #1
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d04e      	beq.n	8002e58 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	887a      	ldrh	r2, [r7, #2]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d102      	bne.n	8002dcc <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	3302      	adds	r3, #2
 8002dca:	e049      	b.n	8002e60 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8002dda:	e7e9      	b.n	8002db0 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8002de2:	461a      	mov	r2, r3
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	4413      	add	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8002dee:	2100      	movs	r1, #0
 8002df0:	6938      	ldr	r0, [r7, #16]
 8002df2:	f7ff fc40 	bl	8002676 <u8g2_font_get_word>
 8002df6:	4603      	mov	r3, r0
 8002df8:	461a      	mov	r2, r3
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002e00:	2102      	movs	r1, #2
 8002e02:	6938      	ldr	r0, [r7, #16]
 8002e04:	f7ff fc37 	bl	8002676 <u8g2_font_get_word>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	3304      	adds	r3, #4
 8002e10:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002e12:	89fa      	ldrh	r2, [r7, #14]
 8002e14:	887b      	ldrh	r3, [r7, #2]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d3e9      	bcc.n	8002dee <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002e20:	89fb      	ldrh	r3, [r7, #14]
 8002e22:	021b      	lsls	r3, r3, #8
 8002e24:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	89fb      	ldrh	r3, [r7, #14]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8002e34:	89fb      	ldrh	r3, [r7, #14]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d010      	beq.n	8002e5c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8002e3a:	89fa      	ldrh	r2, [r7, #14]
 8002e3c:	887b      	ldrh	r3, [r7, #2]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d102      	bne.n	8002e48 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	3303      	adds	r3, #3
 8002e46:	e00b      	b.n	8002e60 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	3302      	adds	r3, #2
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	4413      	add	r3, r2
 8002e54:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8002e56:	e7e0      	b.n	8002e1a <u8g2_font_get_glyph_data+0xb2>
	break;
 8002e58:	bf00      	nop
 8002e5a:	e000      	b.n	8002e5e <u8g2_font_get_glyph_data+0xf6>
	break;
 8002e5c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	4608      	mov	r0, r1
 8002e72:	4611      	mov	r1, r2
 8002e74:	461a      	mov	r2, r3
 8002e76:	4603      	mov	r3, r0
 8002e78:	817b      	strh	r3, [r7, #10]
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	813b      	strh	r3, [r7, #8]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8002e82:	2300      	movs	r3, #0
 8002e84:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	897a      	ldrh	r2, [r7, #10]
 8002e8a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	893a      	ldrh	r2, [r7, #8]
 8002e92:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	4619      	mov	r1, r3
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f7ff ff64 	bl	8002d68 <u8g2_font_get_glyph_data>
 8002ea0:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8002ea8:	6939      	ldr	r1, [r7, #16]
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f7ff fe4e 	bl	8002b4c <u8g2_font_decode_glyph>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8002eb4:	8afb      	ldrh	r3, [r7, #22]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	4608      	mov	r0, r1
 8002eca:	4611      	mov	r1, r2
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4603      	mov	r3, r0
 8002ed0:	817b      	strh	r3, [r7, #10]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	813b      	strh	r3, [r7, #8]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002ee0:	2b03      	cmp	r3, #3
 8002ee2:	d833      	bhi.n	8002f4c <u8g2_DrawGlyph+0x8c>
 8002ee4:	a201      	add	r2, pc, #4	; (adr r2, 8002eec <u8g2_DrawGlyph+0x2c>)
 8002ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eea:	bf00      	nop
 8002eec:	08002efd 	.word	0x08002efd
 8002ef0:	08002f11 	.word	0x08002f11
 8002ef4:	08002f25 	.word	0x08002f25
 8002ef8:	08002f39 	.word	0x08002f39
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	4798      	blx	r3
 8002f04:	4603      	mov	r3, r0
 8002f06:	461a      	mov	r2, r3
 8002f08:	893b      	ldrh	r3, [r7, #8]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	813b      	strh	r3, [r7, #8]
      break;
 8002f0e:	e01d      	b.n	8002f4c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	4798      	blx	r3
 8002f18:	4603      	mov	r3, r0
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	897b      	ldrh	r3, [r7, #10]
 8002f1e:	1a9b      	subs	r3, r3, r2
 8002f20:	817b      	strh	r3, [r7, #10]
      break;
 8002f22:	e013      	b.n	8002f4c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	4798      	blx	r3
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	461a      	mov	r2, r3
 8002f30:	893b      	ldrh	r3, [r7, #8]
 8002f32:	1a9b      	subs	r3, r3, r2
 8002f34:	813b      	strh	r3, [r7, #8]
      break;
 8002f36:	e009      	b.n	8002f4c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	4798      	blx	r3
 8002f40:	4603      	mov	r3, r0
 8002f42:	461a      	mov	r2, r3
 8002f44:	897b      	ldrh	r3, [r7, #10]
 8002f46:	4413      	add	r3, r2
 8002f48:	817b      	strh	r3, [r7, #10]
      break;
 8002f4a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8002f4c:	88fb      	ldrh	r3, [r7, #6]
 8002f4e:	893a      	ldrh	r2, [r7, #8]
 8002f50:	8979      	ldrh	r1, [r7, #10]
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f7ff ff88 	bl	8002e68 <u8g2_font_draw_glyph>
 8002f58:	4603      	mov	r3, r0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop

08002f64 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	607b      	str	r3, [r7, #4]
 8002f6e:	460b      	mov	r3, r1
 8002f70:	817b      	strh	r3, [r7, #10]
 8002f72:	4613      	mov	r3, r2
 8002f74:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 fc5f 	bl	800383a <u8x8_utf8_init>
  sum = 0;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	7812      	ldrb	r2, [r2, #0]
 8002f88:	4611      	mov	r1, r2
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	4798      	blx	r3
 8002f8e:	4603      	mov	r3, r0
 8002f90:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8002f92:	8abb      	ldrh	r3, [r7, #20]
 8002f94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d038      	beq.n	800300e <u8g2_draw_string+0xaa>
      break;
    str++;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8002fa2:	8abb      	ldrh	r3, [r7, #20]
 8002fa4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d0e9      	beq.n	8002f80 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8002fac:	8abb      	ldrh	r3, [r7, #20]
 8002fae:	893a      	ldrh	r2, [r7, #8]
 8002fb0:	8979      	ldrh	r1, [r7, #10]
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f7ff ff84 	bl	8002ec0 <u8g2_DrawGlyph>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d81e      	bhi.n	8003004 <u8g2_draw_string+0xa0>
 8002fc6:	a201      	add	r2, pc, #4	; (adr r2, 8002fcc <u8g2_draw_string+0x68>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08002fdd 	.word	0x08002fdd
 8002fd0:	08002fe7 	.word	0x08002fe7
 8002fd4:	08002ff1 	.word	0x08002ff1
 8002fd8:	08002ffb 	.word	0x08002ffb
      {
	case 0:
	  x += delta;
 8002fdc:	897a      	ldrh	r2, [r7, #10]
 8002fde:	8a7b      	ldrh	r3, [r7, #18]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	817b      	strh	r3, [r7, #10]
	  break;
 8002fe4:	e00e      	b.n	8003004 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8002fe6:	893a      	ldrh	r2, [r7, #8]
 8002fe8:	8a7b      	ldrh	r3, [r7, #18]
 8002fea:	4413      	add	r3, r2
 8002fec:	813b      	strh	r3, [r7, #8]
	  break;
 8002fee:	e009      	b.n	8003004 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002ff0:	897a      	ldrh	r2, [r7, #10]
 8002ff2:	8a7b      	ldrh	r3, [r7, #18]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	817b      	strh	r3, [r7, #10]
	  break;
 8002ff8:	e004      	b.n	8003004 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002ffa:	893a      	ldrh	r2, [r7, #8]
 8002ffc:	8a7b      	ldrh	r3, [r7, #18]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	813b      	strh	r3, [r7, #8]
	  break;
 8003002:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8003004:	8afa      	ldrh	r2, [r7, #22]
 8003006:	8a7b      	ldrh	r3, [r7, #18]
 8003008:	4413      	add	r3, r2
 800300a:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800300c:	e7b8      	b.n	8002f80 <u8g2_draw_string+0x1c>
      break;
 800300e:	bf00      	nop
    }
  }
  return sum;
 8003010:	8afb      	ldrh	r3, [r7, #22]
}
 8003012:	4618      	mov	r0, r3
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop

0800301c <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	607b      	str	r3, [r7, #4]
 8003026:	460b      	mov	r3, r1
 8003028:	817b      	strh	r3, [r7, #10]
 800302a:	4613      	mov	r3, r2
 800302c:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4a06      	ldr	r2, [pc, #24]	; (800304c <u8g2_DrawStr+0x30>)
 8003032:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8003034:	893a      	ldrh	r2, [r7, #8]
 8003036:	8979      	ldrh	r1, [r7, #10]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f7ff ff92 	bl	8002f64 <u8g2_draw_string>
 8003040:	4603      	mov	r3, r0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	08003855 	.word	0x08003855

08003050 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305c:	2b00      	cmp	r3, #0
 800305e:	d05d      	beq.n	800311c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800307e:	2b00      	cmp	r3, #0
 8003080:	d04d      	beq.n	800311e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003088:	2b01      	cmp	r3, #1
 800308a:	d11c      	bne.n	80030c6 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8003098:	429a      	cmp	r2, r3
 800309a:	da05      	bge.n	80030a8 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 80030b4:	429a      	cmp	r2, r3
 80030b6:	dd32      	ble.n	800311e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80030c4:	e02b      	b.n	800311e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 80030cc:	461a      	mov	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 80030d4:	4619      	mov	r1, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 80030dc:	440b      	add	r3, r1
 80030de:	429a      	cmp	r2, r3
 80030e0:	da0d      	bge.n	80030fe <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	4413      	add	r3, r2
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	b25a      	sxtb	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 800310a:	429a      	cmp	r2, r3
 800310c:	dd07      	ble.n	800311e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800311a:	e000      	b.n	800311e <u8g2_UpdateRefHeight+0xce>
    return;
 800311c:	bf00      	nop
  }  
}
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr

08003126 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  return 0;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	bc80      	pop	{r7}
 8003138:	4770      	bx	lr
	...

0800313c <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a03      	ldr	r2, [pc, #12]	; (8003154 <u8g2_SetFontPosBaseline+0x18>)
 8003148:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr
 8003154:	08003127 	.word	0x08003127

08003158 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d00b      	beq.n	8003184 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3374      	adds	r3, #116	; 0x74
 8003176:	6839      	ldr	r1, [r7, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fa9b 	bl	80026b4 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7ff ff66 	bl	8003050 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8003184:	bf00      	nop
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800318c:	b480      	push	{r7}
 800318e:	b087      	sub	sp, #28
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	4611      	mov	r1, r2
 8003198:	461a      	mov	r2, r3
 800319a:	460b      	mov	r3, r1
 800319c:	80fb      	strh	r3, [r7, #6]
 800319e:	4613      	mov	r3, r2
 80031a0:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 80031a8:	8afb      	ldrh	r3, [r7, #22]
 80031aa:	82bb      	strh	r3, [r7, #20]
  b += *len;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	881a      	ldrh	r2, [r3, #0]
 80031b0:	8abb      	ldrh	r3, [r7, #20]
 80031b2:	4413      	add	r3, r2
 80031b4:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 80031b6:	8afa      	ldrh	r2, [r7, #22]
 80031b8:	8abb      	ldrh	r3, [r7, #20]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d90b      	bls.n	80031d6 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 80031be:	8afa      	ldrh	r2, [r7, #22]
 80031c0:	88bb      	ldrh	r3, [r7, #4]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d205      	bcs.n	80031d2 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 80031c6:	88bb      	ldrh	r3, [r7, #4]
 80031c8:	82bb      	strh	r3, [r7, #20]
      b--;
 80031ca:	8abb      	ldrh	r3, [r7, #20]
 80031cc:	3b01      	subs	r3, #1
 80031ce:	82bb      	strh	r3, [r7, #20]
 80031d0:	e001      	b.n	80031d6 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 80031d2:	88fb      	ldrh	r3, [r7, #6]
 80031d4:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 80031d6:	8afa      	ldrh	r2, [r7, #22]
 80031d8:	88bb      	ldrh	r3, [r7, #4]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d301      	bcc.n	80031e2 <u8g2_clip_intersection2+0x56>
    return 0;
 80031de:	2300      	movs	r3, #0
 80031e0:	e01c      	b.n	800321c <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 80031e2:	8aba      	ldrh	r2, [r7, #20]
 80031e4:	88fb      	ldrh	r3, [r7, #6]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d801      	bhi.n	80031ee <u8g2_clip_intersection2+0x62>
    return 0;
 80031ea:	2300      	movs	r3, #0
 80031ec:	e016      	b.n	800321c <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 80031ee:	8afa      	ldrh	r2, [r7, #22]
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d201      	bcs.n	80031fa <u8g2_clip_intersection2+0x6e>
    a = c;
 80031f6:	88fb      	ldrh	r3, [r7, #6]
 80031f8:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 80031fa:	8aba      	ldrh	r2, [r7, #20]
 80031fc:	88bb      	ldrh	r3, [r7, #4]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d901      	bls.n	8003206 <u8g2_clip_intersection2+0x7a>
    b = d;
 8003202:	88bb      	ldrh	r3, [r7, #4]
 8003204:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8afa      	ldrh	r2, [r7, #22]
 800320a:	801a      	strh	r2, [r3, #0]
  b -= a;
 800320c:	8aba      	ldrh	r2, [r7, #20]
 800320e:	8afb      	ldrh	r3, [r7, #22]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	8aba      	ldrh	r2, [r7, #20]
 8003218:	801a      	strh	r2, [r3, #0]
  return 1;
 800321a:	2301      	movs	r3, #1
}
 800321c:	4618      	mov	r0, r3
 800321e:	371c      	adds	r7, #28
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr

08003226 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003226:	b590      	push	{r4, r7, lr}
 8003228:	b087      	sub	sp, #28
 800322a:	af02      	add	r7, sp, #8
 800322c:	60f8      	str	r0, [r7, #12]
 800322e:	4608      	mov	r0, r1
 8003230:	4611      	mov	r1, r2
 8003232:	461a      	mov	r2, r3
 8003234:	4603      	mov	r3, r0
 8003236:	817b      	strh	r3, [r7, #10]
 8003238:	460b      	mov	r3, r1
 800323a:	813b      	strh	r3, [r7, #8]
 800323c:	4613      	mov	r3, r2
 800323e:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003244:	893a      	ldrh	r2, [r7, #8]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800324e:	88f8      	ldrh	r0, [r7, #6]
 8003250:	893a      	ldrh	r2, [r7, #8]
 8003252:	8979      	ldrh	r1, [r7, #10]
 8003254:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	4603      	mov	r3, r0
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	47a0      	blx	r4
}
 8003260:	bf00      	nop
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	bd90      	pop	{r4, r7, pc}

08003268 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003268:	b590      	push	{r4, r7, lr}
 800326a:	b087      	sub	sp, #28
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003288:	2b00      	cmp	r3, #0
 800328a:	d075      	beq.n	8003378 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d072      	beq.n	8003378 <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d91a      	bls.n	80032ce <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8003298:	f897 3020 	ldrb.w	r3, [r7, #32]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d109      	bne.n	80032b4 <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 80032a0:	897a      	ldrh	r2, [r7, #10]
 80032a2:	88fb      	ldrh	r3, [r7, #6]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	817b      	strh	r3, [r7, #10]
	  x++;
 80032aa:	897b      	ldrh	r3, [r7, #10]
 80032ac:	3301      	adds	r3, #1
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	817b      	strh	r3, [r7, #10]
 80032b2:	e00c      	b.n	80032ce <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 80032b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d108      	bne.n	80032ce <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 80032bc:	893a      	ldrh	r2, [r7, #8]
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	813b      	strh	r3, [r7, #8]
	  y++;
 80032c6:	893b      	ldrh	r3, [r7, #8]
 80032c8:	3301      	adds	r3, #1
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 80032ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 80032da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d11a      	bne.n	8003318 <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 80032e8:	893b      	ldrh	r3, [r7, #8]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d83b      	bhi.n	8003366 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 80032f4:	893b      	ldrh	r3, [r7, #8]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d937      	bls.n	800336a <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8003306:	1db9      	adds	r1, r7, #6
 8003308:	f107 000a 	add.w	r0, r7, #10
 800330c:	f7ff ff3e 	bl	800318c <u8g2_clip_intersection2>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d11a      	bne.n	800334c <u8g2_DrawHVLine+0xe4>
	  return;
 8003316:	e02f      	b.n	8003378 <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800331e:	897b      	ldrh	r3, [r7, #10]
 8003320:	429a      	cmp	r2, r3
 8003322:	d824      	bhi.n	800336e <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800332a:	897b      	ldrh	r3, [r7, #10]
 800332c:	429a      	cmp	r2, r3
 800332e:	d920      	bls.n	8003372 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800333c:	1db9      	adds	r1, r7, #6
 800333e:	f107 0008 	add.w	r0, r7, #8
 8003342:	f7ff ff23 	bl	800318c <u8g2_clip_intersection2>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d014      	beq.n	8003376 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003350:	689c      	ldr	r4, [r3, #8]
 8003352:	8979      	ldrh	r1, [r7, #10]
 8003354:	893a      	ldrh	r2, [r7, #8]
 8003356:	88f8      	ldrh	r0, [r7, #6]
 8003358:	f897 3020 	ldrb.w	r3, [r7, #32]
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	4603      	mov	r3, r0
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	47a0      	blx	r4
 8003364:	e008      	b.n	8003378 <u8g2_DrawHVLine+0x110>
	  return;
 8003366:	bf00      	nop
 8003368:	e006      	b.n	8003378 <u8g2_DrawHVLine+0x110>
	  return;
 800336a:	bf00      	nop
 800336c:	e004      	b.n	8003378 <u8g2_DrawHVLine+0x110>
	  return;
 800336e:	bf00      	nop
 8003370:	e002      	b.n	8003378 <u8g2_DrawHVLine+0x110>
	  return;
 8003372:	bf00      	nop
 8003374:	e000      	b.n	8003378 <u8g2_DrawHVLine+0x110>
	  return;
 8003376:	bf00      	nop
    }
}
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	bd90      	pop	{r4, r7, pc}

0800337e <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800337e:	b490      	push	{r4, r7}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	4604      	mov	r4, r0
 8003386:	4608      	mov	r0, r1
 8003388:	4611      	mov	r1, r2
 800338a:	461a      	mov	r2, r3
 800338c:	4623      	mov	r3, r4
 800338e:	80fb      	strh	r3, [r7, #6]
 8003390:	4603      	mov	r3, r0
 8003392:	80bb      	strh	r3, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	807b      	strh	r3, [r7, #2]
 8003398:	4613      	mov	r3, r2
 800339a:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 800339c:	887a      	ldrh	r2, [r7, #2]
 800339e:	88bb      	ldrh	r3, [r7, #4]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d20d      	bcs.n	80033c0 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80033a4:	883a      	ldrh	r2, [r7, #0]
 80033a6:	88fb      	ldrh	r3, [r7, #6]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d901      	bls.n	80033b0 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e014      	b.n	80033da <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80033b0:	887a      	ldrh	r2, [r7, #2]
 80033b2:	883b      	ldrh	r3, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d901      	bls.n	80033bc <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e00e      	b.n	80033da <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	e00c      	b.n	80033da <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80033c0:	883a      	ldrh	r2, [r7, #0]
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d907      	bls.n	80033d8 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80033c8:	887a      	ldrh	r2, [r7, #2]
 80033ca:	883b      	ldrh	r3, [r7, #0]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d901      	bls.n	80033d4 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e002      	b.n	80033da <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 80033d8:	2300      	movs	r3, #0
    }
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc90      	pop	{r4, r7}
 80033e2:	4770      	bx	lr

080033e4 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	4608      	mov	r0, r1
 80033ee:	4611      	mov	r1, r2
 80033f0:	461a      	mov	r2, r3
 80033f2:	4603      	mov	r3, r0
 80033f4:	817b      	strh	r3, [r7, #10]
 80033f6:	460b      	mov	r3, r1
 80033f8:	813b      	strh	r3, [r7, #8]
 80033fa:	4613      	mov	r3, r2
 80033fc:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 800340a:	8b3b      	ldrh	r3, [r7, #24]
 800340c:	893a      	ldrh	r2, [r7, #8]
 800340e:	f7ff ffb6 	bl	800337e <u8g2_is_intersection_decision_tree>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <u8g2_IsIntersection+0x38>
    return 0; 
 8003418:	2300      	movs	r3, #0
 800341a:	e00a      	b.n	8003432 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 8003428:	88fb      	ldrh	r3, [r7, #6]
 800342a:	897a      	ldrh	r2, [r7, #10]
 800342c:	f7ff ffa7 	bl	800337e <u8g2_is_intersection_decision_tree>
 8003430:	4603      	mov	r3, r0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800343a:	b480      	push	{r7}
 800343c:	b089      	sub	sp, #36	; 0x24
 800343e:	af00      	add	r7, sp, #0
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	4608      	mov	r0, r1
 8003444:	4611      	mov	r1, r2
 8003446:	461a      	mov	r2, r3
 8003448:	4603      	mov	r3, r0
 800344a:	817b      	strh	r3, [r7, #10]
 800344c:	460b      	mov	r3, r1
 800344e:	813b      	strh	r3, [r7, #8]
 8003450:	4613      	mov	r3, r2
 8003452:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8003454:	893b      	ldrh	r3, [r7, #8]
 8003456:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8003458:	7efb      	ldrb	r3, [r7, #27]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8003460:	2301      	movs	r3, #1
 8003462:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8003464:	7e3a      	ldrb	r2, [r7, #24]
 8003466:	7efb      	ldrb	r3, [r7, #27]
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 800346e:	2300      	movs	r3, #0
 8003470:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8003472:	2300      	movs	r3, #0
 8003474:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800347c:	2b01      	cmp	r3, #1
 800347e:	d801      	bhi.n	8003484 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8003480:	7e3b      	ldrb	r3, [r7, #24]
 8003482:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800348a:	2b01      	cmp	r3, #1
 800348c:	d001      	beq.n	8003492 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 800348e:	7e3b      	ldrb	r3, [r7, #24]
 8003490:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8003492:	893b      	ldrh	r3, [r7, #8]
 8003494:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8003496:	8afb      	ldrh	r3, [r7, #22]
 8003498:	f023 0307 	bic.w	r3, r3, #7
 800349c:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	7c1b      	ldrb	r3, [r3, #16]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	8afa      	ldrh	r2, [r7, #22]
 80034a8:	fb02 f303 	mul.w	r3, r2, r3
 80034ac:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b2:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80034b4:	8afb      	ldrh	r3, [r7, #22]
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	4413      	add	r3, r2
 80034ba:	61fb      	str	r3, [r7, #28]
  ptr += x;
 80034bc:	897b      	ldrh	r3, [r7, #10]
 80034be:	69fa      	ldr	r2, [r7, #28]
 80034c0:	4413      	add	r3, r2
 80034c2:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 80034c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d117      	bne.n	80034fc <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	781a      	ldrb	r2, [r3, #0]
 80034d0:	7ebb      	ldrb	r3, [r7, #26]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	7e7b      	ldrb	r3, [r7, #25]
 80034e0:	4053      	eors	r3, r2
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	701a      	strb	r2, [r3, #0]
	ptr++;
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	3301      	adds	r3, #1
 80034ec:	61fb      	str	r3, [r7, #28]
	len--;
 80034ee:	88fb      	ldrh	r3, [r7, #6]
 80034f0:	3b01      	subs	r3, #1
 80034f2:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1e8      	bne.n	80034cc <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 80034fa:	e038      	b.n	800356e <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	781a      	ldrb	r2, [r3, #0]
 8003500:	7ebb      	ldrb	r3, [r7, #26]
 8003502:	4313      	orrs	r3, r2
 8003504:	b2da      	uxtb	r2, r3
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	7e7b      	ldrb	r3, [r7, #25]
 8003510:	4053      	eors	r3, r2
 8003512:	b2da      	uxtb	r2, r3
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8003518:	7efb      	ldrb	r3, [r7, #27]
 800351a:	3301      	adds	r3, #1
 800351c:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 800351e:	7efb      	ldrb	r3, [r7, #27]
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	76fb      	strb	r3, [r7, #27]
      len--;
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	3b01      	subs	r3, #1
 800352a:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 800352c:	7efb      	ldrb	r3, [r7, #27]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d114      	bne.n	800355c <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003536:	461a      	mov	r2, r3
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	4413      	add	r3, r2
 800353c:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8003544:	2b01      	cmp	r3, #1
 8003546:	d801      	bhi.n	800354c <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8003548:	2301      	movs	r3, #1
 800354a:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8003552:	2b01      	cmp	r3, #1
 8003554:	d008      	beq.n	8003568 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8003556:	2301      	movs	r3, #1
 8003558:	767b      	strb	r3, [r7, #25]
 800355a:	e005      	b.n	8003568 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 800355c:	7ebb      	ldrb	r3, [r7, #26]
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8003562:	7e7b      	ldrb	r3, [r7, #25]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1c6      	bne.n	80034fc <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 800356e:	bf00      	nop
 8003570:	3724      	adds	r7, #36	; 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	bc80      	pop	{r7}
 8003576:	4770      	bx	lr

08003578 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003596:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4798      	blx	r3
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b084      	sub	sp, #16
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	60f8      	str	r0, [r7, #12]
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	603b      	str	r3, [r7, #0]
 80035c2:	4613      	mov	r3, r2
 80035c4:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	68ba      	ldr	r2, [r7, #8]
 80035d6:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	79fa      	ldrb	r2, [r7, #7]
 80035dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->draw_color = 1;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f7ff ffad 	bl	8003578 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff fd8c 	bl	800313c <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 800362c:	bf00      	nop
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003648:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800364a:	89fb      	ldrh	r3, [r7, #14]
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	89fa      	ldrh	r2, [r7, #14]
 8003654:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	7c1b      	ldrb	r3, [r3, #16]
 800365a:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 800365c:	89fb      	ldrh	r3, [r7, #14]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	89fa      	ldrh	r2, [r7, #14]
 8003666:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800366e:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8003670:	89fb      	ldrh	r3, [r7, #14]
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	89fa      	ldrh	r2, [r7, #14]
 800367a:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003682:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8003684:	89fb      	ldrh	r3, [r7, #14]
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800368c:	4413      	add	r3, r2
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	7c52      	ldrb	r2, [r2, #17]
 8003692:	4293      	cmp	r3, r2
 8003694:	dd08      	ble.n	80036a8 <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	7c5b      	ldrb	r3, [r3, #17]
 800369a:	b29a      	uxth	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80036a8:	89fb      	ldrh	r3, [r7, #14]
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80036ca:	89fb      	ldrh	r3, [r7, #14]
 80036cc:	4413      	add	r3, r2
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	8a9a      	ldrh	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	8ada      	ldrh	r2, [r3, #22]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 80036ea:	bf00      	nop
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	4603      	mov	r3, r0
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7ff fe63 	bl	80033e4 <u8g2_IsIntersection>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d104      	bne.n	800372e <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800372c:	e03b      	b.n	80037a6 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003742:	429a      	cmp	r2, r3
 8003744:	d205      	bcs.n	8003752 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800375e:	429a      	cmp	r2, r3
 8003760:	d905      	bls.n	800376e <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800377a:	429a      	cmp	r2, r3
 800377c:	d205      	bcs.n	800378a <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003796:	429a      	cmp	r2, r3
 8003798:	d905      	bls.n	80037a6 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7ff ff3c 	bl	8003634 <u8g2_update_dimension_common>
}
 80037bc:	bf00      	nop
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff ff7b 	bl	80036f4 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80037fe:	bf00      	nop
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b086      	sub	sp, #24
 800380a:	af02      	add	r7, sp, #8
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	4608      	mov	r0, r1
 8003810:	4611      	mov	r1, r2
 8003812:	461a      	mov	r2, r3
 8003814:	4603      	mov	r3, r0
 8003816:	817b      	strh	r3, [r7, #10]
 8003818:	460b      	mov	r3, r1
 800381a:	813b      	strh	r3, [r7, #8]
 800381c:	4613      	mov	r3, r2
 800381e:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8003820:	88f8      	ldrh	r0, [r7, #6]
 8003822:	893a      	ldrh	r2, [r7, #8]
 8003824:	8979      	ldrh	r1, [r7, #10]
 8003826:	7e3b      	ldrb	r3, [r7, #24]
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	4603      	mov	r3, r0
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f7ff fcfa 	bl	8003226 <u8g2_draw_hv_line_2dir>
}
 8003832:	bf00      	nop
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800383a:	b480      	push	{r7}
 800383c:	b083      	sub	sp, #12
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	bc80      	pop	{r7}
 8003852:	4770      	bx	lr

08003854 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8003860:	78fb      	ldrb	r3, [r7, #3]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d002      	beq.n	800386c <u8x8_ascii_next+0x18>
 8003866:	78fb      	ldrb	r3, [r7, #3]
 8003868:	2b0a      	cmp	r3, #10
 800386a:	d102      	bne.n	8003872 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 800386c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003870:	e001      	b.n	8003876 <u8x8_ascii_next+0x22>
  return b;
 8003872:	78fb      	ldrb	r3, [r7, #3]
 8003874:	b29b      	uxth	r3, r3
}
 8003876:	4618      	mov	r0, r3
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr

08003880 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8003880:	b590      	push	{r4, r7, lr}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	460b      	mov	r3, r1
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	691c      	ldr	r4, [r3, #16]
 8003892:	7afa      	ldrb	r2, [r7, #11]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2117      	movs	r1, #23
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	47a0      	blx	r4
 800389c:	4603      	mov	r3, r0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd90      	pop	{r4, r7, pc}

080038a6 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b082      	sub	sp, #8
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	460b      	mov	r3, r1
 80038b0:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80038b2:	1cfb      	adds	r3, r7, #3
 80038b4:	461a      	mov	r2, r3
 80038b6:	2101      	movs	r1, #1
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ffe1 	bl	8003880 <u8x8_byte_SendBytes>
 80038be:	4603      	mov	r3, r0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 80038c8:	b590      	push	{r4, r7, lr}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691c      	ldr	r4, [r3, #16]
 80038d4:	2300      	movs	r3, #0
 80038d6:	2200      	movs	r2, #0
 80038d8:	2118      	movs	r1, #24
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	47a0      	blx	r4
 80038de:	4603      	mov	r3, r0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd90      	pop	{r4, r7, pc}

080038e8 <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	691c      	ldr	r4, [r3, #16]
 80038f4:	2300      	movs	r3, #0
 80038f6:	2200      	movs	r2, #0
 80038f8:	2119      	movs	r1, #25
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	47a0      	blx	r4
 80038fe:	4603      	mov	r3, r0
}
 8003900:	4618      	mov	r0, r3
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	bd90      	pop	{r4, r7, pc}

08003908 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8003908:	b590      	push	{r4, r7, lr}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	68dc      	ldr	r4, [r3, #12]
 8003918:	78fa      	ldrb	r2, [r7, #3]
 800391a:	2300      	movs	r3, #0
 800391c:	2115      	movs	r1, #21
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	47a0      	blx	r4
 8003922:	4603      	mov	r3, r0
}
 8003924:	4618      	mov	r0, r3
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	bd90      	pop	{r4, r7, pc}

0800392c <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800392c:	b590      	push	{r4, r7, lr}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	460b      	mov	r3, r1
 8003936:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68dc      	ldr	r4, [r3, #12]
 800393c:	78fa      	ldrb	r2, [r7, #3]
 800393e:	2300      	movs	r3, #0
 8003940:	2116      	movs	r1, #22
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	47a0      	blx	r4
 8003946:	4603      	mov	r3, r0
}
 8003948:	4618      	mov	r0, r3
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bd90      	pop	{r4, r7, pc}

08003950 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8003950:	b590      	push	{r4, r7, lr}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	460b      	mov	r3, r1
 800395a:	607a      	str	r2, [r7, #4]
 800395c:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	68dc      	ldr	r4, [r3, #12]
 8003962:	7afa      	ldrb	r2, [r7, #11]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2117      	movs	r1, #23
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	47a0      	blx	r4
 800396c:	4603      	mov	r3, r0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3714      	adds	r7, #20
 8003972:	46bd      	mov	sp, r7
 8003974:	bd90      	pop	{r4, r7, pc}

08003976 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8003976:	b590      	push	{r4, r7, lr}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68dc      	ldr	r4, [r3, #12]
 8003982:	2300      	movs	r3, #0
 8003984:	2200      	movs	r2, #0
 8003986:	2118      	movs	r1, #24
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	47a0      	blx	r4
 800398c:	4603      	mov	r3, r0
}
 800398e:	4618      	mov	r0, r3
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	bd90      	pop	{r4, r7, pc}

08003996 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8003996:	b590      	push	{r4, r7, lr}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68dc      	ldr	r4, [r3, #12]
 80039a2:	2300      	movs	r3, #0
 80039a4:	2200      	movs	r2, #0
 80039a6:	2119      	movs	r1, #25
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	47a0      	blx	r4
 80039ac:	4603      	mov	r3, r0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd90      	pop	{r4, r7, pc}

080039b6 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80039b6:	b590      	push	{r4, r7, lr}
 80039b8:	b085      	sub	sp, #20
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
 80039be:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	73fb      	strb	r3, [r7, #15]
    data++;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	3301      	adds	r3, #1
 80039ca:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	2bfe      	cmp	r3, #254	; 0xfe
 80039d0:	d031      	beq.n	8003a36 <u8x8_cad_SendSequence+0x80>
 80039d2:	2bfe      	cmp	r3, #254	; 0xfe
 80039d4:	dc3d      	bgt.n	8003a52 <u8x8_cad_SendSequence+0x9c>
 80039d6:	2b19      	cmp	r3, #25
 80039d8:	dc3b      	bgt.n	8003a52 <u8x8_cad_SendSequence+0x9c>
 80039da:	2b18      	cmp	r3, #24
 80039dc:	da23      	bge.n	8003a26 <u8x8_cad_SendSequence+0x70>
 80039de:	2b16      	cmp	r3, #22
 80039e0:	dc02      	bgt.n	80039e8 <u8x8_cad_SendSequence+0x32>
 80039e2:	2b15      	cmp	r3, #21
 80039e4:	da03      	bge.n	80039ee <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 80039e6:	e034      	b.n	8003a52 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 80039e8:	2b17      	cmp	r3, #23
 80039ea:	d00e      	beq.n	8003a0a <u8x8_cad_SendSequence+0x54>
	return;
 80039ec:	e031      	b.n	8003a52 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68dc      	ldr	r4, [r3, #12]
 80039f8:	7bba      	ldrb	r2, [r7, #14]
 80039fa:	7bf9      	ldrb	r1, [r7, #15]
 80039fc:	2300      	movs	r3, #0
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	47a0      	blx	r4
	  data++;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	3301      	adds	r3, #1
 8003a06:	603b      	str	r3, [r7, #0]
	  break;
 8003a08:	e022      	b.n	8003a50 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8003a10:	f107 030e 	add.w	r3, r7, #14
 8003a14:	461a      	mov	r2, r3
 8003a16:	2101      	movs	r1, #1
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7ff ff99 	bl	8003950 <u8x8_cad_SendData>
	  data++;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	3301      	adds	r3, #1
 8003a22:	603b      	str	r3, [r7, #0]
	  break;
 8003a24:	e014      	b.n	8003a50 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68dc      	ldr	r4, [r3, #12]
 8003a2a:	7bf9      	ldrb	r1, [r7, #15]
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	2200      	movs	r2, #0
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	47a0      	blx	r4
	  break;
 8003a34:	e00c      	b.n	8003a50 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8003a3c:	7bbb      	ldrb	r3, [r7, #14]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	2129      	movs	r1, #41	; 0x29
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 fa36 	bl	8003eb4 <u8x8_gpio_call>
	  data++;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	603b      	str	r3, [r7, #0]
	  break;
 8003a4e:	bf00      	nop
    cmd = *data;
 8003a50:	e7b6      	b.n	80039c0 <u8x8_cad_SendSequence+0xa>
	return;
 8003a52:	bf00      	nop
    }
  }
}
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd90      	pop	{r4, r7, pc}

08003a5a <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 8003a5a:	b590      	push	{r4, r7, lr}
 8003a5c:	b085      	sub	sp, #20
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	460b      	mov	r3, r1
 8003a64:	607a      	str	r2, [r7, #4]
 8003a66:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f7ff ff2d 	bl	80038c8 <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 8003a6e:	2140      	movs	r1, #64	; 0x40
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f7ff ff18 	bl	80038a6 <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	691c      	ldr	r4, [r3, #16]
 8003a7a:	7afa      	ldrb	r2, [r7, #11]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2117      	movs	r1, #23
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f7ff ff2f 	bl	80038e8 <u8x8_byte_EndTransfer>
}
 8003a8a:	bf00      	nop
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd90      	pop	{r4, r7, pc}
	...

08003a94 <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003a94:	b590      	push	{r4, r7, lr}
 8003a96:	b087      	sub	sp, #28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	607b      	str	r3, [r7, #4]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	72fb      	strb	r3, [r7, #11]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	72bb      	strb	r3, [r7, #10]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 8003aa6:	7afb      	ldrb	r3, [r7, #11]
 8003aa8:	3b14      	subs	r3, #20
 8003aaa:	2b05      	cmp	r3, #5
 8003aac:	d86e      	bhi.n	8003b8c <u8x8_cad_ssd13xx_fast_i2c+0xf8>
 8003aae:	a201      	add	r2, pc, #4	; (adr r2, 8003ab4 <u8x8_cad_ssd13xx_fast_i2c+0x20>)
 8003ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab4:	08003b4b 	.word	0x08003b4b
 8003ab8:	08003acd 	.word	0x08003acd
 8003abc:	08003afb 	.word	0x08003afb
 8003ac0:	08003b07 	.word	0x08003b07
 8003ac4:	08003b6f 	.word	0x08003b6f
 8003ac8:	08003b77 	.word	0x08003b77
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 8003acc:	4b33      	ldr	r3, [pc, #204]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <u8x8_cad_ssd13xx_fast_i2c+0x46>
	 u8x8_byte_EndTransfer(u8x8); 
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f7ff ff07 	bl	80038e8 <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f7ff fef4 	bl	80038c8 <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f7ff fedf 	bl	80038a6 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003ae8:	7abb      	ldrb	r3, [r7, #10]
 8003aea:	4619      	mov	r1, r3
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f7ff feda 	bl	80038a6 <u8x8_byte_SendByte>
      in_transfer = 1;
 8003af2:	4b2a      	ldr	r3, [pc, #168]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 8003af8:	e04a      	b.n	8003b90 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 8003afa:	7abb      	ldrb	r3, [r7, #10]
 8003afc:	4619      	mov	r1, r3
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f7ff fed1 	bl	80038a6 <u8x8_byte_SendByte>
      break;      
 8003b04:	e044      	b.n	8003b90 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 8003b06:	4b25      	ldr	r3, [pc, #148]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d002      	beq.n	8003b14 <u8x8_cad_ssd13xx_fast_i2c+0x80>
	u8x8_byte_EndTransfer(u8x8); 
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f7ff feea 	bl	80038e8 <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8003b18:	e00a      	b.n	8003b30 <u8x8_cad_ssd13xx_fast_i2c+0x9c>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	2118      	movs	r1, #24
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f7ff ff9b 	bl	8003a5a <u8x8_i2c_data_transfer>
	arg_int-=24;
 8003b24:	7abb      	ldrb	r3, [r7, #10]
 8003b26:	3b18      	subs	r3, #24
 8003b28:	72bb      	strb	r3, [r7, #10]
	p+=24;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	3318      	adds	r3, #24
 8003b2e:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8003b30:	7abb      	ldrb	r3, [r7, #10]
 8003b32:	2b18      	cmp	r3, #24
 8003b34:	d8f1      	bhi.n	8003b1a <u8x8_cad_ssd13xx_fast_i2c+0x86>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 8003b36:	7abb      	ldrb	r3, [r7, #10]
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f7ff ff8c 	bl	8003a5a <u8x8_i2c_data_transfer>
      in_transfer = 0;
 8003b42:	4b16      	ldr	r3, [pc, #88]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	701a      	strb	r2, [r3, #0]
      break;
 8003b48:	e022      	b.n	8003b90 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b50:	2bff      	cmp	r3, #255	; 0xff
 8003b52:	d103      	bne.n	8003b5c <u8x8_cad_ssd13xx_fast_i2c+0xc8>
	u8x8->i2c_address = 0x078;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2278      	movs	r2, #120	; 0x78
 8003b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	691c      	ldr	r4, [r3, #16]
 8003b60:	7aba      	ldrb	r2, [r7, #10]
 8003b62:	7af9      	ldrb	r1, [r7, #11]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	47a0      	blx	r4
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	e011      	b.n	8003b92 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 8003b6e:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	701a      	strb	r2, [r3, #0]
      break;
 8003b74:	e00c      	b.n	8003b90 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 8003b76:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <u8x8_cad_ssd13xx_fast_i2c+0xf0>
	u8x8_byte_EndTransfer(u8x8); 
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f7ff feb2 	bl	80038e8 <u8x8_byte_EndTransfer>
      in_transfer = 0;
 8003b84:	4b05      	ldr	r3, [pc, #20]	; (8003b9c <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	701a      	strb	r2, [r3, #0]
      break;
 8003b8a:	e001      	b.n	8003b90 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    default:
      return 0;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	e000      	b.n	8003b92 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
  }
  return 1;
 8003b90:	2301      	movs	r3, #1
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	371c      	adds	r7, #28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd90      	pop	{r4, r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	2000054c 	.word	0x2000054c

08003ba0 <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	607b      	str	r3, [r7, #4]
 8003baa:	460b      	mov	r3, r1
 8003bac:	72fb      	strb	r3, [r7, #11]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8003bb2:	7afb      	ldrb	r3, [r7, #11]
 8003bb4:	3b0b      	subs	r3, #11
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	f200 808a 	bhi.w	8003cd0 <u8x8_d_ssd1306_sh1106_generic+0x130>
 8003bbc:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <u8x8_d_ssd1306_sh1106_generic+0x24>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bd9 	.word	0x08003bd9
 8003bc8:	08003cd1 	.word	0x08003cd1
 8003bcc:	08003bf3 	.word	0x08003bf3
 8003bd0:	08003c25 	.word	0x08003c25
 8003bd4:	08003c45 	.word	0x08003c45
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8003bd8:	7abb      	ldrb	r3, [r7, #10]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d104      	bne.n	8003be8 <u8x8_d_ssd1306_sh1106_generic+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 8003bde:	4940      	ldr	r1, [pc, #256]	; (8003ce0 <u8x8_d_ssd1306_sh1106_generic+0x140>)
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f7ff fee8 	bl	80039b6 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 8003be6:	e075      	b.n	8003cd4 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 8003be8:	493e      	ldr	r1, [pc, #248]	; (8003ce4 <u8x8_d_ssd1306_sh1106_generic+0x144>)
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff fee3 	bl	80039b6 <u8x8_cad_SendSequence>
      break;
 8003bf0:	e070      	b.n	8003cd4 <u8x8_d_ssd1306_sh1106_generic+0x134>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8003bf2:	7abb      	ldrb	r3, [r7, #10]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10a      	bne.n	8003c0e <u8x8_d_ssd1306_sh1106_generic+0x6e>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 8003bf8:	493b      	ldr	r1, [pc, #236]	; (8003ce8 <u8x8_d_ssd1306_sh1106_generic+0x148>)
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f7ff fedb 	bl	80039b6 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	7c9a      	ldrb	r2, [r3, #18]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8003c0c:	e062      	b.n	8003cd4 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 8003c0e:	4937      	ldr	r1, [pc, #220]	; (8003cec <u8x8_d_ssd1306_sh1106_generic+0x14c>)
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f7ff fed0 	bl	80039b6 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	7cda      	ldrb	r2, [r3, #19]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8003c22:	e057      	b.n	8003cd4 <u8x8_d_ssd1306_sh1106_generic+0x134>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f7ff fea6 	bl	8003976 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8003c2a:	2181      	movs	r1, #129	; 0x81
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f7ff fe6b 	bl	8003908 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 8003c32:	7abb      	ldrb	r3, [r7, #10]
 8003c34:	4619      	mov	r1, r3
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f7ff fe78 	bl	800392c <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f7ff feaa 	bl	8003996 <u8x8_cad_EndTransfer>
      break;
 8003c42:	e047      	b.n	8003cd4 <u8x8_d_ssd1306_sh1106_generic+0x134>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f7ff fe96 	bl	8003976 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	795b      	ldrb	r3, [r3, #5]
 8003c4e:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8003c50:	7dfb      	ldrb	r3, [r7, #23]
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8003c5c:	7dfb      	ldrb	r3, [r7, #23]
 8003c5e:	4413      	add	r3, r2
 8003c60:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 8003c62:	2140      	movs	r1, #64	; 0x40
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f7ff fe4f 	bl	8003908 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8003c6a:	7dfb      	ldrb	r3, [r7, #23]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	f043 0310 	orr.w	r3, r3, #16
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	4619      	mov	r1, r3
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f7ff fe45 	bl	8003908 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 8003c7e:	7dfb      	ldrb	r3, [r7, #23]
 8003c80:	f003 030f 	and.w	r3, r3, #15
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	4619      	mov	r1, r3
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f7ff fe4f 	bl	800392c <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	799b      	ldrb	r3, [r3, #6]
 8003c92:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	4619      	mov	r1, r3
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f7ff fe46 	bl	800392c <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	791b      	ldrb	r3, [r3, #4]
 8003ca4:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8003cac:	7dbb      	ldrb	r3, [r7, #22]
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f7ff fe4a 	bl	8003950 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8003cbc:	7abb      	ldrb	r3, [r7, #10]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8003cc2:	7abb      	ldrb	r3, [r7, #10]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1eb      	bne.n	8003ca0 <u8x8_d_ssd1306_sh1106_generic+0x100>
      
      u8x8_cad_EndTransfer(u8x8);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f7ff fe64 	bl	8003996 <u8x8_cad_EndTransfer>
      break;
 8003cce:	e001      	b.n	8003cd4 <u8x8_d_ssd1306_sh1106_generic+0x134>
    default:
      return 0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	e000      	b.n	8003cd6 <u8x8_d_ssd1306_sh1106_generic+0x136>
  }
  return 1;
 8003cd4:	2301      	movs	r3, #1
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	08004b04 	.word	0x08004b04
 8003ce4:	08004b0c 	.word	0x08004b0c
 8003ce8:	08004b14 	.word	0x08004b14
 8003cec:	08004b1c 	.word	0x08004b1c

08003cf0 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	607b      	str	r3, [r7, #4]
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	72fb      	strb	r3, [r7, #11]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 8003d02:	7aba      	ldrb	r2, [r7, #10]
 8003d04:	7af9      	ldrb	r1, [r7, #11]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f7ff ff49 	bl	8003ba0 <u8x8_d_ssd1306_sh1106_generic>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <u8x8_d_ssd1306_128x64_noname+0x28>
    return 1;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e014      	b.n	8003d42 <u8x8_d_ssd1306_128x64_noname+0x52>
  
  switch(msg)
 8003d18:	7afb      	ldrb	r3, [r7, #11]
 8003d1a:	2b09      	cmp	r3, #9
 8003d1c:	d009      	beq.n	8003d32 <u8x8_d_ssd1306_128x64_noname+0x42>
 8003d1e:	2b0a      	cmp	r3, #10
 8003d20:	d10c      	bne.n	8003d3c <u8x8_d_ssd1306_128x64_noname+0x4c>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f829 	bl	8003d7a <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 8003d28:	4908      	ldr	r1, [pc, #32]	; (8003d4c <u8x8_d_ssd1306_128x64_noname+0x5c>)
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f7ff fe43 	bl	80039b6 <u8x8_cad_SendSequence>
      break;
 8003d30:	e006      	b.n	8003d40 <u8x8_d_ssd1306_128x64_noname+0x50>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 8003d32:	4907      	ldr	r1, [pc, #28]	; (8003d50 <u8x8_d_ssd1306_128x64_noname+0x60>)
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f80d 	bl	8003d54 <u8x8_d_helper_display_setup_memory>
      break;
 8003d3a:	e001      	b.n	8003d40 <u8x8_d_ssd1306_128x64_noname+0x50>
    default:
      return 0;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	e000      	b.n	8003d42 <u8x8_d_ssd1306_128x64_noname+0x52>
  }
  return 1;
 8003d40:	2301      	movs	r3, #1
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	08004acc 	.word	0x08004acc
 8003d50:	08004b24 	.word	0x08004b24

08003d54 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	7c9a      	ldrb	r2, [r3, #18]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr

08003d7a <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8003d7a:	b590      	push	{r4, r7, lr}
 8003d7c:	b083      	sub	sp, #12
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695c      	ldr	r4, [r3, #20]
 8003d86:	2300      	movs	r3, #0
 8003d88:	2200      	movs	r2, #0
 8003d8a:	2128      	movs	r1, #40	; 0x28
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68dc      	ldr	r4, [r3, #12]
 8003d94:	2300      	movs	r3, #0
 8003d96:	2200      	movs	r2, #0
 8003d98:	2114      	movs	r1, #20
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8003d9e:	2201      	movs	r2, #1
 8003da0:	214b      	movs	r1, #75	; 0x4b
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f886 	bl	8003eb4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	791b      	ldrb	r3, [r3, #4]
 8003dae:	461a      	mov	r2, r3
 8003db0:	2129      	movs	r1, #41	; 0x29
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f87e 	bl	8003eb4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8003db8:	2200      	movs	r2, #0
 8003dba:	214b      	movs	r1, #75	; 0x4b
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 f879 	bl	8003eb4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	791b      	ldrb	r3, [r3, #4]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	2129      	movs	r1, #41	; 0x29
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 f871 	bl	8003eb4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	214b      	movs	r1, #75	; 0x4b
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f86c 	bl	8003eb4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	795b      	ldrb	r3, [r3, #5]
 8003de2:	461a      	mov	r2, r3
 8003de4:	2129      	movs	r1, #41	; 0x29
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f864 	bl	8003eb4 <u8x8_gpio_call>
}    
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd90      	pop	{r4, r7, pc}

08003df4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8003df4:	b590      	push	{r4, r7, lr}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	4608      	mov	r0, r1
 8003dfe:	4611      	mov	r1, r2
 8003e00:	461a      	mov	r2, r3
 8003e02:	4603      	mov	r3, r0
 8003e04:	70fb      	strb	r3, [r7, #3]
 8003e06:	460b      	mov	r3, r1
 8003e08:	70bb      	strb	r3, [r7, #2]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8003e0e:	78fb      	ldrb	r3, [r7, #3]
 8003e10:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8003e12:	78bb      	ldrb	r3, [r7, #2]
 8003e14:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8003e16:	787b      	ldrb	r3, [r7, #1]
 8003e18:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689c      	ldr	r4, [r3, #8]
 8003e22:	f107 0308 	add.w	r3, r7, #8
 8003e26:	2201      	movs	r2, #1
 8003e28:	210f      	movs	r1, #15
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	47a0      	blx	r4
 8003e2e:	4603      	mov	r3, r0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd90      	pop	{r4, r7, pc}

08003e38 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003e38:	b590      	push	{r4, r7, lr}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689c      	ldr	r4, [r3, #8]
 8003e44:	2300      	movs	r3, #0
 8003e46:	2200      	movs	r2, #0
 8003e48:	2109      	movs	r1, #9
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	47a0      	blx	r4
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd90      	pop	{r4, r7, pc}

08003e56 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8003e56:	b590      	push	{r4, r7, lr}
 8003e58:	b083      	sub	sp, #12
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689c      	ldr	r4, [r3, #8]
 8003e62:	2300      	movs	r3, #0
 8003e64:	2200      	movs	r2, #0
 8003e66:	210a      	movs	r1, #10
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd90      	pop	{r4, r7, pc}

08003e74 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8003e74:	b590      	push	{r4, r7, lr}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689c      	ldr	r4, [r3, #8]
 8003e84:	78fa      	ldrb	r2, [r7, #3]
 8003e86:	2300      	movs	r3, #0
 8003e88:	210b      	movs	r1, #11
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	47a0      	blx	r4
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd90      	pop	{r4, r7, pc}

08003e96 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8003e96:	b590      	push	{r4, r7, lr}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689c      	ldr	r4, [r3, #8]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2110      	movs	r1, #16
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	47a0      	blx	r4
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd90      	pop	{r4, r7, pc}

08003eb4 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8003eb4:	b590      	push	{r4, r7, lr}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	70fb      	strb	r3, [r7, #3]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	695c      	ldr	r4, [r3, #20]
 8003ec8:	78ba      	ldrb	r2, [r7, #2]
 8003eca:	78f9      	ldrb	r1, [r7, #3]
 8003ecc:	2300      	movs	r3, #0
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	47a0      	blx	r4
}
 8003ed2:	bf00      	nop
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd90      	pop	{r4, r7, pc}

08003eda <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b085      	sub	sp, #20
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	60f8      	str	r0, [r7, #12]
 8003ee2:	607b      	str	r3, [r7, #4]
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	72fb      	strb	r3, [r7, #11]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3714      	adds	r7, #20
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr

08003ef8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a11      	ldr	r2, [pc, #68]	; (8003f50 <u8x8_SetupDefaults+0x58>)
 8003f0a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a10      	ldr	r2, [pc, #64]	; (8003f50 <u8x8_SetupDefaults+0x58>)
 8003f10:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a0e      	ldr	r2, [pc, #56]	; (8003f50 <u8x8_SetupDefaults+0x58>)
 8003f16:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a0d      	ldr	r2, [pc, #52]	; (8003f50 <u8x8_SetupDefaults+0x58>)
 8003f1c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	22ff      	movs	r2, #255	; 0xff
 8003f38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	22ff      	movs	r2, #255	; 0xff
 8003f40:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	08003edb 	.word	0x08003edb

08003f54 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f7ff ffc8 	bl	8003ef8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7ff ff59 	bl	8003e38 <u8x8_SetupMemory>
}
 8003f86:	bf00      	nop
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <memset>:
 8003f8e:	4603      	mov	r3, r0
 8003f90:	4402      	add	r2, r0
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d100      	bne.n	8003f98 <memset+0xa>
 8003f96:	4770      	bx	lr
 8003f98:	f803 1b01 	strb.w	r1, [r3], #1
 8003f9c:	e7f9      	b.n	8003f92 <memset+0x4>
	...

08003fa0 <__libc_init_array>:
 8003fa0:	b570      	push	{r4, r5, r6, lr}
 8003fa2:	2600      	movs	r6, #0
 8003fa4:	4d0c      	ldr	r5, [pc, #48]	; (8003fd8 <__libc_init_array+0x38>)
 8003fa6:	4c0d      	ldr	r4, [pc, #52]	; (8003fdc <__libc_init_array+0x3c>)
 8003fa8:	1b64      	subs	r4, r4, r5
 8003faa:	10a4      	asrs	r4, r4, #2
 8003fac:	42a6      	cmp	r6, r4
 8003fae:	d109      	bne.n	8003fc4 <__libc_init_array+0x24>
 8003fb0:	f000 f81a 	bl	8003fe8 <_init>
 8003fb4:	2600      	movs	r6, #0
 8003fb6:	4d0a      	ldr	r5, [pc, #40]	; (8003fe0 <__libc_init_array+0x40>)
 8003fb8:	4c0a      	ldr	r4, [pc, #40]	; (8003fe4 <__libc_init_array+0x44>)
 8003fba:	1b64      	subs	r4, r4, r5
 8003fbc:	10a4      	asrs	r4, r4, #2
 8003fbe:	42a6      	cmp	r6, r4
 8003fc0:	d105      	bne.n	8003fce <__libc_init_array+0x2e>
 8003fc2:	bd70      	pop	{r4, r5, r6, pc}
 8003fc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fc8:	4798      	blx	r3
 8003fca:	3601      	adds	r6, #1
 8003fcc:	e7ee      	b.n	8003fac <__libc_init_array+0xc>
 8003fce:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fd2:	4798      	blx	r3
 8003fd4:	3601      	adds	r6, #1
 8003fd6:	e7f2      	b.n	8003fbe <__libc_init_array+0x1e>
 8003fd8:	08004b3c 	.word	0x08004b3c
 8003fdc:	08004b3c 	.word	0x08004b3c
 8003fe0:	08004b3c 	.word	0x08004b3c
 8003fe4:	08004b40 	.word	0x08004b40

08003fe8 <_init>:
 8003fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fea:	bf00      	nop
 8003fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fee:	bc08      	pop	{r3}
 8003ff0:	469e      	mov	lr, r3
 8003ff2:	4770      	bx	lr

08003ff4 <_fini>:
 8003ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ff6:	bf00      	nop
 8003ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffa:	bc08      	pop	{r3}
 8003ffc:	469e      	mov	lr, r3
 8003ffe:	4770      	bx	lr
