INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx2020/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling pooling.cpp_pre.cpp.tb.cpp
   Compiling apatb_max_pool_1.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
OUT[0][0][0]=4.000000
OUT[0][0][1]=2.000000
OUT[0][1][0]=2.000000
OUT[0][1][1]=3.000000
OUT[1][0][0]=3.000000
OUT[1][0][1]=3.000000
OUT[1][1][0]=1.000000
OUT[1][1][1]=4.000000

C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini\pool\Pool_Col_unroll\sim\verilog>set PATH= 

C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini\pool\Pool_Col_unroll\sim\verilog>call C:/Xilinx2020/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_max_pool_1_top glbl -prj max_pool_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s max_pool_1  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_max_pool_1_top glbl -prj max_pool_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s max_pool_1 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/AESL_automem_conv_1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_conv_1_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/AESL_automem_max_pool_1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_max_pool_1_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/max_pool_1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_max_pool_1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/max_pool_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/max_pool_1_fcmp_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_1_fcmp_3bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/ip/xil_defaultlib/max_pool_1_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'max_pool_1_ap_fcmp_0_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/max_pool_1_ap_fcmp_0_no_dsp_32.vhd:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg
Compiling package floating_point_v7_1_10.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.fp_cmp [\fp_cmp(c_xdevicefamily="virtex7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture max_pool_1_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.max_pool_1_ap_fcmp_0_no_dsp_32 [max_pool_1_ap_fcmp_0_no_dsp_32_d...]
Compiling module xil_defaultlib.max_pool_1_fcmp_3bkb
Compiling module xil_defaultlib.max_pool_1
Compiling module xil_defaultlib.AESL_automem_conv_1_out
Compiling module xil_defaultlib.AESL_automem_max_pool_1_out
Compiling module xil_defaultlib.apatb_max_pool_1_top
Compiling module work.glbl
Built simulation snapshot max_pool_1

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/xsim.dir/max_pool_1/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug  9 21:21:20 2023...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/max_pool_1/xsim_script.tcl
# xsim {max_pool_1} -autoloadwcfg -tclbatch {max_pool_1.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source max_pool_1.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "180000"
// RTL Simulation : 1 / 1 [100.00%] @ "3340000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3500 ns : File "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Pool_Col_unroll/sim/verilog/max_pool_1.autotb.v" Line 265
## quit
INFO: [Common 17-206] Exiting xsim at Wed Aug  9 21:21:25 2023...
OUT[0][0][0]=4.000000
OUT[0][0][1]=2.000000
OUT[0][1][0]=2.000000
OUT[0][1][1]=3.000000
OUT[1][0][0]=3.000000
OUT[1][0][1]=3.000000
OUT[1][1][0]=1.000000
OUT[1][1][1]=4.000000
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
