<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Teeda Hemanth Kumar - VLSI Design Engineer & Full Stack Developer from IIT Jammu specializing in RTL Design, RISC-V Architecture, and Hardware Verification">
    <meta name="keywords" content="Hemanth Kumar, VLSI Design, RTL Design, RISC-V, Verilog, SystemVerilog, IIT Jammu, Hardware Engineer">
    <meta name="author" content="Teeda Hemanth Kumar">
    <title>Hemanth Kumar - VLSI & Full Stack Portfolio</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
</head>
<body>
    <!-- Navigation -->
    <nav id="navbar">
        <div class="nav-container">
            <div class="logo">THK</div>
            <ul class="nav-links">
                <li><a href="#home">Home</a></li>
                <li><a href="#about">About</a></li>
                <li><a href="#education">Education</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#achievements">Achievements</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <!-- Hero Section -->
    <section id="home" class="hero">
        <div class="hero-content">
            <div class="hero-text">
                <h1>Hi, I'm <span class="highlight">Teeda Hemanth Kumar</span></h1>
                <h2>VLSI Design Engineer | RTL Designer | Full Stack Developer</h2>
                <p>M.Tech @ IIT Jammu | Building RISC-V Processors & Web Applications</p>
                <div class="hero-buttons">
                    <a href="#projects" class="btn btn-primary">View Projects</a>
                    <a href="teeda_hemanth_kumar_resume.pdf" download class="btn btn-secondary">Download Resume</a>
                </div>
                <div class="social-links">
                    <a href="https://github.com/HemanthK-Git" target="_blank" title="GitHub"><i class="fab fa-github"></i></a>
                    <a href="https://linkedin.com/in/teeda-hemanth-kumar" target="_blank" title="LinkedIn"><i class="fab fa-linkedin"></i></a>
                    <a href="/cdn-cgi/l/email-protection#89e1ece4e8e7fde1e2fce4e8fbb8b0b0b0bbbcc9eee4e8e0e5a7eae6e4" title="Email"><i class="fas fa-envelope"></i></a>
                    <a href="tel:+917095979074" title="Phone"><i class="fas fa-phone"></i></a>
                </div>
            </div>
        </div>
        <div class="scroll-down">
            <a href="#about"><i class="fas fa-chevron-down"></i></a>
        </div>
    </section>

    <!-- About Section -->
    <section id="about" class="about">
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-content">
                <div class="about-text">
                    <p>I'm a passionate VLSI Design Engineer pursuing M.Tech at <strong>IIT Jammu</strong> with expertise in RTL design, hardware verification, and full-stack web development.</p>
                    <p>My journey spans from designing <strong>5-stage pipelined RISC-V processors</strong> to building production-ready web applications. I thrive on solving complex problems and turning innovative ideas into reality.</p>
                    <p>Currently working on my thesis involving RISC-V processor architecture while also developing <strong>HDL2Chips</strong> - a comprehensive learning platform for hardware engineers.</p>
                    
                    <div class="quick-stats">
                        <div class="stat-item">
                            <i class="fas fa-graduation-cap"></i>
                            <h3>IIT Jammu</h3>
                            <p>M.Tech VLSI Design</p>
                        </div>
                        <div class="stat-item">
                            <i class="fas fa-trophy"></i>
                            <h3>Inter-IIT 14.0</h3>
                            <p>7th Place (23 IITs)</p>
                        </div>
                        <div class="stat-item">
                            <i class="fas fa-code"></i>
                            <h3>4+ Projects</h3>
                            <p>RTL to GDSII</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Education Section -->
    <section id="education" class="education">
        <div class="container">
            <h2 class="section-title">Education</h2>
            <div class="timeline">
                <div class="timeline-item">
                    <div class="timeline-dot"></div>
                    <div class="timeline-content">
                        <h3>Master of Technology in VLSI Design</h3>
                        <h4>Indian Institute of Technology (IIT) Jammu</h4>
                        <p class="timeline-date"><i class="fas fa-calendar"></i> Expected 2026</p>
                        <p class="timeline-grade"><i class="fas fa-star"></i> CGPA: 8.02/10</p>
                        <p>Specializing in RTL Design, Physical Design, and Hardware Verification</p>
                    </div>
                </div>

                <div class="timeline-item">
                    <div class="timeline-dot"></div>
                    <div class="timeline-content">
                        <h3>Bachelor of Electronics and Communication Engineering</h3>
                        <h4>Andhra University</h4>
                        <p class="timeline-date"><i class="fas fa-calendar"></i> 2019 - 2023</p>
                        <p class="timeline-grade"><i class="fas fa-star"></i> CGPA: 8.23/10</p>
                    </div>
                </div>

                <div class="timeline-item">
                    <div class="timeline-dot"></div>
                    <div class="timeline-content">
                        <h3>Intermediate (MPC)</h3>
                        <h4>Sri Chaitanya Junior College</h4>
                        <p class="timeline-date"><i class="fas fa-calendar"></i> 2016 - 2018</p>
                        <p class="timeline-grade"><i class="fas fa-star"></i> 95.4%</p>
                    </div>
                </div>

                <div class="timeline-item">
                    <div class="timeline-dot"></div>
                    <div class="timeline-content">
                        <h3>SSC</h3>
                        <h4>Ravindra Bharathi School</h4>
                        <p class="timeline-date"><i class="fas fa-calendar"></i> 2015 - 2016</p>
                        <p class="timeline-grade"><i class="fas fa-star"></i> CGPA: 9.7/10</p>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills" class="skills">
        <div class="container">
            <h2 class="section-title">Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <div class="skill-icon"><i class="fas fa-microchip"></i></div>
                    <h3>Hardware Description Languages</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">Verilog HDL</span>
                        <span class="skill-tag">SystemVerilog</span>
                        <span class="skill-tag">TCL</span>
                    </div>
                </div>

                <div class="skill-category">
                    <div class="skill-icon"><i class="fas fa-tools"></i></div>
                    <h3>EDA Tools</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">Xilinx Vivado</span>
                        <span class="skill-tag">Cadence Genus</span>
                        <span class="skill-tag">Cadence Innovus</span>
                        <span class="skill-tag">Cadence Virtuoso</span>
                        <span class="skill-tag">Cadence NCLaunch</span>
                    </div>
                </div>

                <div class="skill-category">
                    <div class="skill-icon"><i class="fas fa-code"></i></div>
                    <h3>Programming Languages</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">C</span>
                        <span class="skill-tag">Python</span>
                        <span class="skill-tag">JavaScript</span>
                        <span class="skill-tag">Linux Shell</span>
                    </div>
                </div>

                <div class="skill-category">
                    <div class="skill-icon"><i class="fas fa-network-wired"></i></div>
                    <h3>Protocols & Architectures</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">UART</span>
                        <span class="skill-tag">RISC-V</span>
                        <span class="skill-tag">AXI</span>
                    </div>
                </div>

                <div class="skill-category">
                    <div class="skill-icon"><i class="fas fa-laptop-code"></i></div>
                    <h3>Web Development</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">HTML/CSS/JS</span>
                        <span class="skill-tag">Node.js</span>
                        <span class="skill-tag">Express.js</span>
                        <span class="skill-tag">Firebase</span>
                        <span class="skill-tag">Docker</span>
                    </div>
                </div>

                <div class="skill-category">
                    <div class="skill-icon"><i class="fas fa-users"></i></div>
                    <h3>Soft Skills</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">Team Collaboration</span>
                        <span class="skill-tag">Technical Documentation</span>
                        <span class="skill-tag">Time Management</span>
                        <span class="skill-tag">Presentation Skills</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="projects">
        <div class="container">
            <h2 class="section-title">Featured Projects</h2>
            <div class="projects-grid">
                
                <!-- Project 1: RISC-V Processor -->
                <div class="project-card">
                    <div class="project-header">
                        <i class="fas fa-microchip project-icon"></i>
                        <span class="project-badge">Thesis Project</span>
                    </div>
                    <h3>Five-Stage Pipelined RISC-V RV32I Processor</h3>
                    <p class="project-date"><i class="fas fa-calendar"></i> July 2025 - May 2026</p>
                    <p class="project-description">Designed and implemented a complete 5-stage pipelined RISC-V RV32I processor in Verilog HDL with full hazard detection and forwarding logic.</p>
                    <ul class="project-highlights">
                        <li>âœ“ Validated 100% functional correctness at 60 MHz</li>
                        <li>âœ“ C-based instruction tests with RISC-V toolchain</li>
                        <li>âœ“ Comprehensive waveform simulation analysis</li>
                        <li>âœ“ Full hazard detection and data forwarding</li>
                    </ul>
                    <div class="project-tech">
                        <span>Verilog HDL</span>
                        <span>RISC-V</span>
                        <span>Pipeline</span>
                        <span>C</span>
                    </div>
                    <a href="https://github.com/HemanthK-Git" class="project-link" target="_blank">
                        <i class="fab fa-github"></i> View on GitHub
                    </a>
                </div>

                <!-- Project 2: Systolic Array -->
                <div class="project-card">
                    <div class="project-header">
                        <i class="fas fa-th project-icon"></i>
                        <span class="project-badge">RTL to GDSII</span>
                    </div>
                    <h3>3Ã—3 Systolic Array for Matrix Multiplication</h3>
                    <p class="project-date"><i class="fas fa-calendar"></i> May 2025</p>
                    <p class="project-description">Designed a high-throughput systolic array for matrix multiplication with complete RTL to GDSII flow implementation.</p>
                    <ul class="project-highlights">
                        <li>âœ“ Timing closure at 100 MHz</li>
                        <li>âœ“ 72% utilization achieved</li>
                        <li>âœ“ 0 ns WNS on SCL 180 nm PDK</li>
                        <li>âœ“ Parallel data flow optimization</li>
                    </ul>
                    <div class="project-tech">
                        <span>Verilog HDL</span>
                        <span>Cadence Genus</span>
                        <span>Cadence Innovus</span>
                        <span>180nm PDK</span>
                    </div>
                    <a href="https://github.com/HemanthK-Git" class="project-link" target="_blank">
                        <i class="fab fa-github"></i> View on GitHub
                    </a>
                </div>

                <!-- Project 3: FIFO Verification -->
                <div class="project-card">
                    <div class="project-header">
                        <i class="fas fa-check-circle project-icon"></i>
                        <span class="project-badge">Verification</span>
                    </div>
                    <h3>Basic FIFO Verification in SystemVerilog</h3>
                    <p class="project-date"><i class="fas fa-calendar"></i> July 2025 - May 2026</p>
                    <p class="project-description">Created a comprehensive FIFO verification environment using SystemVerilog with advanced verification components.</p>
                    <ul class="project-highlights">
                        <li>âœ“ 95% functional coverage achieved</li>
                        <li>âœ“ Zero errors with assertions</li>
                        <li>âœ“ Randomized test stimulus</li>
                        <li>âœ“ Driver, Monitor & Scoreboard components</li>
                    </ul>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>UVM</span>
                        <span>Verification</span>
                        <span>Coverage</span>
                    </div>
                    <a href="https://github.com/HemanthK-Git" class="project-link" target="_blank">
                        <i class="fab fa-github"></i> View on GitHub
                    </a>
                </div>

                <!-- Project 4: HDL2Chips -->
                <div class="project-card featured">
                    <div class="project-header">
                        <i class="fas fa-globe project-icon"></i>
                        <span class="project-badge">Full Stack</span>
                    </div>
                    <h3>HDL2Chips - LeetCode for Hardware Engineers</h3>
                    <p class="project-date"><i class="fas fa-calendar"></i> 2024 - Present</p>
                    <p class="project-description">Built a comprehensive web-based learning platform for Verilog and VHDL with real-time compilation, automated testing, and waveform visualization.</p>
                    <ul class="project-highlights">
                        <li>âœ“ 90+ professional-quality HDL problems</li>
                        <li>âœ“ Real-time Icarus Verilog compilation</li>
                        <li>âœ“ Automated testbench validation</li>
                        <li>âœ“ Waveform visualization (Vivado-style)</li>
                        <li>âœ“ Firebase authentication & progress tracking</li>
                    </ul>
                    <div class="project-tech">
                        <span>Node.js</span>
                        <span>Express</span>
                        <span>Docker</span>
                        <span>Firebase</span>
                        <span>Verilog</span>
                    </div>
                    <a href="https://hdl2chips.com" class="project-link" target="_blank">
                        <i class="fas fa-external-link-alt"></i> Visit Website
                    </a>
                </div>

            </div>
        </div>
    </section>

    <!-- Achievements Section -->
    <section id="achievements" class="achievements">
        <div class="container">
            <h2 class="section-title">Achievements & Leadership</h2>
            <div class="achievements-grid">
                
                <div class="achievement-card highlight">
                    <div class="achievement-icon">
                        <i class="fas fa-trophy"></i>
                    </div>
                    <h3>Inter-IIT Tech Meet 14.0</h3>
                    <p class="achievement-detail">Represented IIT Jammu and secured <strong>7th place among 23 IITs</strong></p>
                    <ul>
                        <li>ðŸ¥‡ Ranked <strong>1st in Physical Design</strong> for ISRO PS-39</li>
                        <li>ðŸ¥ˆ Mentored RTL team - Ranked <strong>2nd in scoring</strong></li>
                        <li>Led technical implementation and design strategies</li>
                    </ul>
                </div>

                <div class="achievement-card">
                    <div class="achievement-icon">
                        <i class="fas fa-code"></i>
                    </div>
                    <h3>WebMaster - IEEE CASS SBC, IIT Jammu</h3>
                    <ul>
                        <li>Managed and maintained student branch website</li>
                        <li>Conducted technical workshops and webinars</li>
                        <li>Coordinated digital outreach and communication</li>
                        <li>Facilitated collaboration with IEEE IISc Bangalore</li>
                    </ul>
                </div>

                <div class="achievement-card">
                    <div class="achievement-icon">
                        <i class="fas fa-hands-helping"></i>
                    </div>
                    <h3>College Ambassador - Humanity Uplifting Mankind NGO</h3>
                    <ul>
                        <li>Represented NGO initiatives on campus</li>
                        <li>Led awareness drives and outreach activities</li>
                        <li>Organized volunteer engagement programs</li>
                    </ul>
                </div>

                <div class="achievement-card">
                    <div class="achievement-icon">
                        <i class="fas fa-user-graduate"></i>
                    </div>
                    <h3>School Leader - Ravindra Bharathi School</h3>
                    <ul>
                        <li>Facilitated student participation in school events</li>
                        <li>Organized extracurricular activities</li>
                        <li>Maintained communication between students and faculty</li>
                    </ul>
                </div>

            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="contact">
        <div class="container">
            <h2 class="section-title">Get In Touch</h2>
            <p class="contact-intro">I'm always open to discussing new projects, creative ideas, or opportunities to be part of your vision.</p>
            
            <div class="contact-grid">
                <div class="contact-card">
                    <i class="fas fa-envelope"></i>
                    <h3>Email</h3>
                    <a href="/cdn-cgi/l/email-protection#18707d7579766c70736d75796a292121212a2d587f75797174367b7775"><span class="__cf_email__" data-cfemail="1179747c707f65797a647c706320282828232451767c70787d3f727e7c">[email&#160;protected]</span></a>
                </div>

                <div class="contact-card">
                    <i class="fas fa-phone"></i>
                    <h3>Phone</h3>
                    <a href="tel:+917095979074">+91 7095979074</a>
                </div>

                <div class="contact-card">
                    <i class="fab fa-linkedin"></i>
                    <h3>LinkedIn</h3>
                    <a href="https://linkedin.com/in/teeda-hemanth-kumar" target="_blank">teeda-hemanth-kumar</a>
                </div>

                <div class="contact-card">
                    <i class="fab fa-github"></i>
                    <h3>GitHub</h3>
                    <a href="https://github.com/HemanthK-Git" target="_blank">HemanthK-Git</a>
                </div>
            </div>

            <div class="resume-download">
                <a href="teeda_hemanth_kumar_resume.pdf" download class="btn btn-primary">
                    <i class="fas fa-download"></i> Download Full Resume
                </a>
            </div>
        </div>
    </section>
 
    <!-- Footer -->
    <footer>
        <div class="container">
            <p>&copy; 202