
blindaid_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006430  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  081066d0  081066d0  000076d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08106728  08106728  00007728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0810672c  0810672c  0000772c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  10000000  08106730  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00004a50  10000014  08106744  00008014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  10004a64  08106744  00008a64  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000174c9  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000035a9  00000000  00000000  0001f50d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001368  00000000  00000000  00022ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000ecc  00000000  00000000  00023e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003bb16  00000000  00000000  00024cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001744a  00000000  00000000  00060802  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00185487  00000000  00000000  00077c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001fd0d3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005000  00000000  00000000  001fd118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006f  00000000  00000000  00202118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000014 	.word	0x10000014
 81002bc:	00000000 	.word	0x00000000
 81002c0:	081066b8 	.word	0x081066b8

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000018 	.word	0x10000018
 81002dc:	081066b8 	.word	0x081066b8

081002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002e0:	b480      	push	{r7}
 81002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002e4:	4b09      	ldr	r3, [pc, #36]	@ (810030c <SystemInit+0x2c>)
 81002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002ea:	4a08      	ldr	r2, [pc, #32]	@ (810030c <SystemInit+0x2c>)
 81002ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002f4:	4b05      	ldr	r3, [pc, #20]	@ (810030c <SystemInit+0x2c>)
 81002f6:	691b      	ldr	r3, [r3, #16]
 81002f8:	4a04      	ldr	r2, [pc, #16]	@ (810030c <SystemInit+0x2c>)
 81002fa:	f043 0310 	orr.w	r3, r3, #16
 81002fe:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100300:	bf00      	nop
 8100302:	46bd      	mov	sp, r7
 8100304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100308:	4770      	bx	lr
 810030a:	bf00      	nop
 810030c:	e000ed00 	.word	0xe000ed00

08100310 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100310:	b480      	push	{r7}
 8100312:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8100314:	4b09      	ldr	r3, [pc, #36]	@ (810033c <ExitRun0Mode+0x2c>)
 8100316:	68db      	ldr	r3, [r3, #12]
 8100318:	4a08      	ldr	r2, [pc, #32]	@ (810033c <ExitRun0Mode+0x2c>)
 810031a:	f023 0302 	bic.w	r3, r3, #2
 810031e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100320:	bf00      	nop
 8100322:	4b06      	ldr	r3, [pc, #24]	@ (810033c <ExitRun0Mode+0x2c>)
 8100324:	685b      	ldr	r3, [r3, #4]
 8100326:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810032a:	2b00      	cmp	r3, #0
 810032c:	d0f9      	beq.n	8100322 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 810032e:	bf00      	nop
 8100330:	bf00      	nop
 8100332:	46bd      	mov	sp, r7
 8100334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100338:	4770      	bx	lr
 810033a:	bf00      	nop
 810033c:	58024800 	.word	0x58024800

08100340 <app_sensor_manager_init>:
static uint16_t distance_matrix[64];

// Handle del I2C (definido por CubeMX, usualmente en main.c)
extern I2C_HandleTypeDef hi2c1;

void app_sensor_manager_init(void) {
 8100340:	b580      	push	{r7, lr}
 8100342:	af00      	add	r7, sp, #0
    sensorTaskHandle = osThreadNew(SensorManagerTask, NULL, &sensorTask_attributes);
 8100344:	4a04      	ldr	r2, [pc, #16]	@ (8100358 <app_sensor_manager_init+0x18>)
 8100346:	2100      	movs	r1, #0
 8100348:	4804      	ldr	r0, [pc, #16]	@ (810035c <app_sensor_manager_init+0x1c>)
 810034a:	f003 fb39 	bl	81039c0 <osThreadNew>
 810034e:	4603      	mov	r3, r0
 8100350:	4a03      	ldr	r2, [pc, #12]	@ (8100360 <app_sensor_manager_init+0x20>)
 8100352:	6013      	str	r3, [r2, #0]
}
 8100354:	bf00      	nop
 8100356:	bd80      	pop	{r7, pc}
 8100358:	08106704 	.word	0x08106704
 810035c:	08100365 	.word	0x08100365
 8100360:	10000030 	.word	0x10000030

08100364 <SensorManagerTask>:

static void SensorManagerTask(void *argument) {
 8100364:	b580      	push	{r7, lr}
 8100366:	b084      	sub	sp, #16
 8100368:	af00      	add	r7, sp, #0
 810036a:	6078      	str	r0, [r7, #4]
  // 1. Inicializar el driver del sensor
  if (vl5_init(&tof_sensor, &hi2c1) != 0) {
 810036c:	490f      	ldr	r1, [pc, #60]	@ (81003ac <SensorManagerTask+0x48>)
 810036e:	4810      	ldr	r0, [pc, #64]	@ (81003b0 <SensorManagerTask+0x4c>)
 8100370:	f000 f86a 	bl	8100448 <vl5_init>
 8100374:	4603      	mov	r3, r0
 8100376:	2b00      	cmp	r3, #0
 8100378:	d002      	beq.n	8100380 <SensorManagerTask+0x1c>
    // Error: el sensor no se pudo inicializar. La tarea puede eliminarse o intentar de nuevo.
    osThreadTerminate(NULL);
 810037a:	2000      	movs	r0, #0
 810037c:	f003 fbb2 	bl	8103ae4 <osThreadTerminate>
  }

  // 2. Iniciar la medición
  vl5_start_ranging(&tof_sensor);
 8100380:	480b      	ldr	r0, [pc, #44]	@ (81003b0 <SensorManagerTask+0x4c>)
 8100382:	f000 f883 	bl	810048c <vl5_start_ranging>

  // 3. Bucle principal de la tarea
  for(;;) {
    uint8_t is_data_ready = 0;
 8100386:	2300      	movs	r3, #0
 8100388:	73fb      	strb	r3, [r7, #15]

    // Esperar a que los datos estén listos
    vl5_check_data_ready(&tof_sensor, &is_data_ready);
 810038a:	f107 030f 	add.w	r3, r7, #15
 810038e:	4619      	mov	r1, r3
 8100390:	4807      	ldr	r0, [pc, #28]	@ (81003b0 <SensorManagerTask+0x4c>)
 8100392:	f000 f896 	bl	81004c2 <vl5_check_data_ready>

    if (is_data_ready) {
 8100396:	7bfb      	ldrb	r3, [r7, #15]
 8100398:	2b00      	cmp	r3, #0
 810039a:	d003      	beq.n	81003a4 <SensorManagerTask+0x40>
      // Leer los datos del sensor
      if (vl5_get_ranging_data(&tof_sensor, distance_matrix) == 0) {
 810039c:	4905      	ldr	r1, [pc, #20]	@ (81003b4 <SensorManagerTask+0x50>)
 810039e:	4804      	ldr	r0, [pc, #16]	@ (81003b0 <SensorManagerTask+0x4c>)
 81003a0:	f000 f89f 	bl	81004e2 <vl5_get_ranging_data>
        // a través de la memoria compartida (con HSEM) o OpenAMP.
      }
    }

    // Esperar un tiempo antes de la siguiente comprobación
    osDelay(30); // Ajustar según la frecuencia de muestreo deseada
 81003a4:	201e      	movs	r0, #30
 81003a6:	f003 fbca 	bl	8103b3e <osDelay>
  for(;;) {
 81003aa:	e7ec      	b.n	8100386 <SensorManagerTask+0x22>
 81003ac:	100000bc 	.word	0x100000bc
 81003b0:	10000034 	.word	0x10000034
 81003b4:	1000003c 	.word	0x1000003c

081003b8 <vl5_write_reg>:
#include "drv_vl53l5x.h"

// --- Funciones Privadas (static) para comunicación de bajo nivel ---
// Estas funciones son el puente entre nuestro driver y el MCAL (ST HAL)

static int8_t vl5_write_reg(VL5_Handle_t *dev, uint16_t reg, uint8_t *data, uint32_t len) {
 81003b8:	b590      	push	{r4, r7, lr}
 81003ba:	b089      	sub	sp, #36	@ 0x24
 81003bc:	af04      	add	r7, sp, #16
 81003be:	60f8      	str	r0, [r7, #12]
 81003c0:	607a      	str	r2, [r7, #4]
 81003c2:	603b      	str	r3, [r7, #0]
 81003c4:	460b      	mov	r3, r1
 81003c6:	817b      	strh	r3, [r7, #10]
    if (HAL_I2C_Mem_Write(dev->i2c_handle, dev->i2c_address, reg, I2C_MEMADD_SIZE_16BIT, data, len, 100) == HAL_OK) {
 81003c8:	68fb      	ldr	r3, [r7, #12]
 81003ca:	6818      	ldr	r0, [r3, #0]
 81003cc:	68fb      	ldr	r3, [r7, #12]
 81003ce:	791b      	ldrb	r3, [r3, #4]
 81003d0:	461c      	mov	r4, r3
 81003d2:	683b      	ldr	r3, [r7, #0]
 81003d4:	b29b      	uxth	r3, r3
 81003d6:	897a      	ldrh	r2, [r7, #10]
 81003d8:	2164      	movs	r1, #100	@ 0x64
 81003da:	9102      	str	r1, [sp, #8]
 81003dc:	9301      	str	r3, [sp, #4]
 81003de:	687b      	ldr	r3, [r7, #4]
 81003e0:	9300      	str	r3, [sp, #0]
 81003e2:	2302      	movs	r3, #2
 81003e4:	4621      	mov	r1, r4
 81003e6:	f000 fe4b 	bl	8101080 <HAL_I2C_Mem_Write>
 81003ea:	4603      	mov	r3, r0
 81003ec:	2b00      	cmp	r3, #0
 81003ee:	d101      	bne.n	81003f4 <vl5_write_reg+0x3c>
        return 0; // Éxito
 81003f0:	2300      	movs	r3, #0
 81003f2:	e001      	b.n	81003f8 <vl5_write_reg+0x40>
    }
    return -1; // Error
 81003f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 81003f8:	4618      	mov	r0, r3
 81003fa:	3714      	adds	r7, #20
 81003fc:	46bd      	mov	sp, r7
 81003fe:	bd90      	pop	{r4, r7, pc}

08100400 <vl5_read_reg>:

static int8_t vl5_read_reg(VL5_Handle_t *dev, uint16_t reg, uint8_t *data, uint32_t len) {
 8100400:	b590      	push	{r4, r7, lr}
 8100402:	b089      	sub	sp, #36	@ 0x24
 8100404:	af04      	add	r7, sp, #16
 8100406:	60f8      	str	r0, [r7, #12]
 8100408:	607a      	str	r2, [r7, #4]
 810040a:	603b      	str	r3, [r7, #0]
 810040c:	460b      	mov	r3, r1
 810040e:	817b      	strh	r3, [r7, #10]
    if (HAL_I2C_Mem_Read(dev->i2c_handle, dev->i2c_address, reg, I2C_MEMADD_SIZE_16BIT, data, len, 100) == HAL_OK) {
 8100410:	68fb      	ldr	r3, [r7, #12]
 8100412:	6818      	ldr	r0, [r3, #0]
 8100414:	68fb      	ldr	r3, [r7, #12]
 8100416:	791b      	ldrb	r3, [r3, #4]
 8100418:	461c      	mov	r4, r3
 810041a:	683b      	ldr	r3, [r7, #0]
 810041c:	b29b      	uxth	r3, r3
 810041e:	897a      	ldrh	r2, [r7, #10]
 8100420:	2164      	movs	r1, #100	@ 0x64
 8100422:	9102      	str	r1, [sp, #8]
 8100424:	9301      	str	r3, [sp, #4]
 8100426:	687b      	ldr	r3, [r7, #4]
 8100428:	9300      	str	r3, [sp, #0]
 810042a:	2302      	movs	r3, #2
 810042c:	4621      	mov	r1, r4
 810042e:	f000 ff3b 	bl	81012a8 <HAL_I2C_Mem_Read>
 8100432:	4603      	mov	r3, r0
 8100434:	2b00      	cmp	r3, #0
 8100436:	d101      	bne.n	810043c <vl5_read_reg+0x3c>
        return 0; // Éxito
 8100438:	2300      	movs	r3, #0
 810043a:	e001      	b.n	8100440 <vl5_read_reg+0x40>
    }
    return -1; // Error
 810043c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8100440:	4618      	mov	r0, r3
 8100442:	3714      	adds	r7, #20
 8100444:	46bd      	mov	sp, r7
 8100446:	bd90      	pop	{r4, r7, pc}

08100448 <vl5_init>:

// --- Implementación de la API Pública ---

int8_t vl5_init(VL5_Handle_t *dev, VL5_I2C_Handle_t *i2c_handle) {
 8100448:	b580      	push	{r7, lr}
 810044a:	b082      	sub	sp, #8
 810044c:	af00      	add	r7, sp, #0
 810044e:	6078      	str	r0, [r7, #4]
 8100450:	6039      	str	r1, [r7, #0]
    dev->i2c_handle = i2c_handle;
 8100452:	687b      	ldr	r3, [r7, #4]
 8100454:	683a      	ldr	r2, [r7, #0]
 8100456:	601a      	str	r2, [r3, #0]
    dev->i2c_address = 0x52; // Dirección I2C por defecto del sensor
 8100458:	687b      	ldr	r3, [r7, #4]
 810045a:	2252      	movs	r2, #82	@ 0x52
 810045c:	711a      	strb	r2, [r3, #4]
    dev->is_ranging = 0;
 810045e:	687b      	ldr	r3, [r7, #4]
 8100460:	2200      	movs	r2, #0
 8100462:	715a      	strb	r2, [r3, #5]

    // Aquí iría la secuencia completa de inicialización del sensor, que implica
    // escribir en múltiples registros para configurar resolución, frecuencia, etc.
    // Por simplicidad, solo verificamos si el dispositivo responde.
    if (HAL_I2C_IsDeviceReady(dev->i2c_handle, dev->i2c_address, 2, 100) != HAL_OK) {
 8100464:	687b      	ldr	r3, [r7, #4]
 8100466:	6818      	ldr	r0, [r3, #0]
 8100468:	687b      	ldr	r3, [r7, #4]
 810046a:	791b      	ldrb	r3, [r3, #4]
 810046c:	4619      	mov	r1, r3
 810046e:	2364      	movs	r3, #100	@ 0x64
 8100470:	2202      	movs	r2, #2
 8100472:	f001 f833 	bl	81014dc <HAL_I2C_IsDeviceReady>
 8100476:	4603      	mov	r3, r0
 8100478:	2b00      	cmp	r3, #0
 810047a:	d002      	beq.n	8100482 <vl5_init+0x3a>
        return -1; // El sensor no está conectado o no responde
 810047c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8100480:	e000      	b.n	8100484 <vl5_init+0x3c>
    }

    // ... Secuencia de inicialización del sensor ...

    return 0; // Inicialización exitosa
 8100482:	2300      	movs	r3, #0
}
 8100484:	4618      	mov	r0, r3
 8100486:	3708      	adds	r7, #8
 8100488:	46bd      	mov	sp, r7
 810048a:	bd80      	pop	{r7, pc}

0810048c <vl5_start_ranging>:

int8_t vl5_start_ranging(VL5_Handle_t *dev) {
 810048c:	b580      	push	{r7, lr}
 810048e:	b084      	sub	sp, #16
 8100490:	af00      	add	r7, sp, #0
 8100492:	6078      	str	r0, [r7, #4]
    // Aquí se escribiría el comando para iniciar la medición continua
    // Esta es una implementación de ejemplo, los registros reales son diferentes.
    uint8_t cmd = 0x01;
 8100494:	2301      	movs	r3, #1
 8100496:	73fb      	strb	r3, [r7, #15]
    if (vl5_write_reg(dev, 0x0042, &cmd, 1) == 0) {
 8100498:	f107 020f 	add.w	r2, r7, #15
 810049c:	2301      	movs	r3, #1
 810049e:	2142      	movs	r1, #66	@ 0x42
 81004a0:	6878      	ldr	r0, [r7, #4]
 81004a2:	f7ff ff89 	bl	81003b8 <vl5_write_reg>
 81004a6:	4603      	mov	r3, r0
 81004a8:	2b00      	cmp	r3, #0
 81004aa:	d104      	bne.n	81004b6 <vl5_start_ranging+0x2a>
        dev->is_ranging = 1;
 81004ac:	687b      	ldr	r3, [r7, #4]
 81004ae:	2201      	movs	r2, #1
 81004b0:	715a      	strb	r2, [r3, #5]
        return 0;
 81004b2:	2300      	movs	r3, #0
 81004b4:	e001      	b.n	81004ba <vl5_start_ranging+0x2e>
    }
    return -1;
 81004b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 81004ba:	4618      	mov	r0, r3
 81004bc:	3710      	adds	r7, #16
 81004be:	46bd      	mov	sp, r7
 81004c0:	bd80      	pop	{r7, pc}

081004c2 <vl5_check_data_ready>:

int8_t vl5_check_data_ready(VL5_Handle_t *dev, uint8_t *is_ready) {
 81004c2:	b580      	push	{r7, lr}
 81004c4:	b082      	sub	sp, #8
 81004c6:	af00      	add	r7, sp, #0
 81004c8:	6078      	str	r0, [r7, #4]
 81004ca:	6039      	str	r1, [r7, #0]
    // Aquí se leería un registro de estado del sensor
    return vl5_read_reg(dev, 0x0043, is_ready, 1);
 81004cc:	2301      	movs	r3, #1
 81004ce:	683a      	ldr	r2, [r7, #0]
 81004d0:	2143      	movs	r1, #67	@ 0x43
 81004d2:	6878      	ldr	r0, [r7, #4]
 81004d4:	f7ff ff94 	bl	8100400 <vl5_read_reg>
 81004d8:	4603      	mov	r3, r0
}
 81004da:	4618      	mov	r0, r3
 81004dc:	3708      	adds	r7, #8
 81004de:	46bd      	mov	sp, r7
 81004e0:	bd80      	pop	{r7, pc}

081004e2 <vl5_get_ranging_data>:

int8_t vl5_get_ranging_data(VL5_Handle_t *dev, uint16_t *data_matrix_64) {
 81004e2:	b580      	push	{r7, lr}
 81004e4:	b0a4      	sub	sp, #144	@ 0x90
 81004e6:	af00      	add	r7, sp, #0
 81004e8:	6078      	str	r0, [r7, #4]
 81004ea:	6039      	str	r1, [r7, #0]
    // Aquí se leería el bloque de 128 bytes (64 zonas * 2 bytes/zona)
    uint8_t buffer[128];
    if (vl5_read_reg(dev, 0x1000, buffer, 128) != 0) {
 81004ec:	f107 020c 	add.w	r2, r7, #12
 81004f0:	2380      	movs	r3, #128	@ 0x80
 81004f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 81004f6:	6878      	ldr	r0, [r7, #4]
 81004f8:	f7ff ff82 	bl	8100400 <vl5_read_reg>
 81004fc:	4603      	mov	r3, r0
 81004fe:	2b00      	cmp	r3, #0
 8100500:	d002      	beq.n	8100508 <vl5_get_ranging_data+0x26>
        return -1;
 8100502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8100506:	e029      	b.n	810055c <vl5_get_ranging_data+0x7a>
    }

    // Convertir el buffer de bytes a un array de uint16_t
    for (int i = 0; i < 64; i++) {
 8100508:	2300      	movs	r3, #0
 810050a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 810050e:	e020      	b.n	8100552 <vl5_get_ranging_data+0x70>
        data_matrix_64[i] = (buffer[i*2] << 8) | buffer[i*2 + 1];
 8100510:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8100514:	005b      	lsls	r3, r3, #1
 8100516:	3390      	adds	r3, #144	@ 0x90
 8100518:	443b      	add	r3, r7
 810051a:	f813 3c84 	ldrb.w	r3, [r3, #-132]
 810051e:	b21b      	sxth	r3, r3
 8100520:	021b      	lsls	r3, r3, #8
 8100522:	b21a      	sxth	r2, r3
 8100524:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8100528:	005b      	lsls	r3, r3, #1
 810052a:	3301      	adds	r3, #1
 810052c:	3390      	adds	r3, #144	@ 0x90
 810052e:	443b      	add	r3, r7
 8100530:	f813 3c84 	ldrb.w	r3, [r3, #-132]
 8100534:	b21b      	sxth	r3, r3
 8100536:	4313      	orrs	r3, r2
 8100538:	b219      	sxth	r1, r3
 810053a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 810053e:	005b      	lsls	r3, r3, #1
 8100540:	683a      	ldr	r2, [r7, #0]
 8100542:	4413      	add	r3, r2
 8100544:	b28a      	uxth	r2, r1
 8100546:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < 64; i++) {
 8100548:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 810054c:	3301      	adds	r3, #1
 810054e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8100552:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8100556:	2b3f      	cmp	r3, #63	@ 0x3f
 8100558:	ddda      	ble.n	8100510 <vl5_get_ranging_data+0x2e>
    }
    return 0;
 810055a:	2300      	movs	r3, #0
}
 810055c:	4618      	mov	r0, r3
 810055e:	3790      	adds	r7, #144	@ 0x90
 8100560:	46bd      	mov	sp, r7
 8100562:	bd80      	pop	{r7, pc}

08100564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100564:	b580      	push	{r7, lr}
 8100566:	b082      	sub	sp, #8
 8100568:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

  /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810056a:	4b1f      	ldr	r3, [pc, #124]	@ (81005e8 <main+0x84>)
 810056c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100570:	4a1d      	ldr	r2, [pc, #116]	@ (81005e8 <main+0x84>)
 8100572:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8100576:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810057a:	4b1b      	ldr	r3, [pc, #108]	@ (81005e8 <main+0x84>)
 810057c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100584:	607b      	str	r3, [r7, #4]
 8100586:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100588:	2001      	movs	r0, #1
 810058a:	f000 fccb 	bl	8100f24 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810058e:	f001 fca3 	bl	8101ed8 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100592:	2201      	movs	r2, #1
 8100594:	2102      	movs	r1, #2
 8100596:	2000      	movs	r0, #0
 8100598:	f001 fc24 	bl	8101de4 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810059c:	4b13      	ldr	r3, [pc, #76]	@ (81005ec <main+0x88>)
 810059e:	681b      	ldr	r3, [r3, #0]
 81005a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81005a4:	2b70      	cmp	r3, #112	@ 0x70
 81005a6:	d108      	bne.n	81005ba <main+0x56>
 81005a8:	4b11      	ldr	r3, [pc, #68]	@ (81005f0 <main+0x8c>)
 81005aa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81005ae:	4a10      	ldr	r2, [pc, #64]	@ (81005f0 <main+0x8c>)
 81005b0:	f043 0301 	orr.w	r3, r3, #1
 81005b4:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81005b8:	e007      	b.n	81005ca <main+0x66>
 81005ba:	4b0d      	ldr	r3, [pc, #52]	@ (81005f0 <main+0x8c>)
 81005bc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81005c0:	4a0b      	ldr	r2, [pc, #44]	@ (81005f0 <main+0x8c>)
 81005c2:	f043 0301 	orr.w	r3, r3, #1
 81005c6:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

  /* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81005ca:	f000 f951 	bl	8100870 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81005ce:	f000 f853 	bl	8100678 <MX_GPIO_Init>
  MX_I2C1_Init();
 81005d2:	f000 f80f 	bl	81005f4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 81005d6:	f003 f9a9 	bl	810392c <osKernelInitialize>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  app_sensor_manager_init(); // <-- This is the only task creation call you need.
 81005da:	f7ff feb1 	bl	8100340 <app_sensor_manager_init>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 81005de:	f003 f9c9 	bl	8103974 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81005e2:	bf00      	nop
 81005e4:	e7fd      	b.n	81005e2 <main+0x7e>
 81005e6:	bf00      	nop
 81005e8:	58024400 	.word	0x58024400
 81005ec:	e000ed00 	.word	0xe000ed00
 81005f0:	58026400 	.word	0x58026400

081005f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 81005f4:	b580      	push	{r7, lr}
 81005f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 81005f8:	4b1c      	ldr	r3, [pc, #112]	@ (810066c <MX_I2C1_Init+0x78>)
 81005fa:	4a1d      	ldr	r2, [pc, #116]	@ (8100670 <MX_I2C1_Init+0x7c>)
 81005fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300B29;
 81005fe:	4b1b      	ldr	r3, [pc, #108]	@ (810066c <MX_I2C1_Init+0x78>)
 8100600:	4a1c      	ldr	r2, [pc, #112]	@ (8100674 <MX_I2C1_Init+0x80>)
 8100602:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8100604:	4b19      	ldr	r3, [pc, #100]	@ (810066c <MX_I2C1_Init+0x78>)
 8100606:	2200      	movs	r2, #0
 8100608:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 810060a:	4b18      	ldr	r3, [pc, #96]	@ (810066c <MX_I2C1_Init+0x78>)
 810060c:	2201      	movs	r2, #1
 810060e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8100610:	4b16      	ldr	r3, [pc, #88]	@ (810066c <MX_I2C1_Init+0x78>)
 8100612:	2200      	movs	r2, #0
 8100614:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8100616:	4b15      	ldr	r3, [pc, #84]	@ (810066c <MX_I2C1_Init+0x78>)
 8100618:	2200      	movs	r2, #0
 810061a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 810061c:	4b13      	ldr	r3, [pc, #76]	@ (810066c <MX_I2C1_Init+0x78>)
 810061e:	2200      	movs	r2, #0
 8100620:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8100622:	4b12      	ldr	r3, [pc, #72]	@ (810066c <MX_I2C1_Init+0x78>)
 8100624:	2200      	movs	r2, #0
 8100626:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8100628:	4b10      	ldr	r3, [pc, #64]	@ (810066c <MX_I2C1_Init+0x78>)
 810062a:	2200      	movs	r2, #0
 810062c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 810062e:	480f      	ldr	r0, [pc, #60]	@ (810066c <MX_I2C1_Init+0x78>)
 8100630:	f000 fc8a 	bl	8100f48 <HAL_I2C_Init>
 8100634:	4603      	mov	r3, r0
 8100636:	2b00      	cmp	r3, #0
 8100638:	d001      	beq.n	810063e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 810063a:	f000 f837 	bl	81006ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810063e:	2100      	movs	r1, #0
 8100640:	480a      	ldr	r0, [pc, #40]	@ (810066c <MX_I2C1_Init+0x78>)
 8100642:	f001 fb13 	bl	8101c6c <HAL_I2CEx_ConfigAnalogFilter>
 8100646:	4603      	mov	r3, r0
 8100648:	2b00      	cmp	r3, #0
 810064a:	d001      	beq.n	8100650 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 810064c:	f000 f82e 	bl	81006ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8100650:	2100      	movs	r1, #0
 8100652:	4806      	ldr	r0, [pc, #24]	@ (810066c <MX_I2C1_Init+0x78>)
 8100654:	f001 fb55 	bl	8101d02 <HAL_I2CEx_ConfigDigitalFilter>
 8100658:	4603      	mov	r3, r0
 810065a:	2b00      	cmp	r3, #0
 810065c:	d001      	beq.n	8100662 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 810065e:	f000 f825 	bl	81006ac <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8100662:	2001      	movs	r0, #1
 8100664:	f001 fb9a 	bl	8101d9c <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8100668:	bf00      	nop
 810066a:	bd80      	pop	{r7, pc}
 810066c:	100000bc 	.word	0x100000bc
 8100670:	40005400 	.word	0x40005400
 8100674:	00300b29 	.word	0x00300b29

08100678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100678:	b480      	push	{r7}
 810067a:	b083      	sub	sp, #12
 810067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810067e:	4b0a      	ldr	r3, [pc, #40]	@ (81006a8 <MX_GPIO_Init+0x30>)
 8100680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100684:	4a08      	ldr	r2, [pc, #32]	@ (81006a8 <MX_GPIO_Init+0x30>)
 8100686:	f043 0302 	orr.w	r3, r3, #2
 810068a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810068e:	4b06      	ldr	r3, [pc, #24]	@ (81006a8 <MX_GPIO_Init+0x30>)
 8100690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100694:	f003 0302 	and.w	r3, r3, #2
 8100698:	607b      	str	r3, [r7, #4]
 810069a:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 810069c:	bf00      	nop
 810069e:	370c      	adds	r7, #12
 81006a0:	46bd      	mov	sp, r7
 81006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006a6:	4770      	bx	lr
 81006a8:	58024400 	.word	0x58024400

081006ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81006ac:	b480      	push	{r7}
 81006ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81006b0:	b672      	cpsid	i
}
 81006b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81006b4:	bf00      	nop
 81006b6:	e7fd      	b.n	81006b4 <Error_Handler+0x8>

081006b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81006b8:	b580      	push	{r7, lr}
 81006ba:	b082      	sub	sp, #8
 81006bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81006be:	4b0c      	ldr	r3, [pc, #48]	@ (81006f0 <HAL_MspInit+0x38>)
 81006c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81006c4:	4a0a      	ldr	r2, [pc, #40]	@ (81006f0 <HAL_MspInit+0x38>)
 81006c6:	f043 0302 	orr.w	r3, r3, #2
 81006ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81006ce:	4b08      	ldr	r3, [pc, #32]	@ (81006f0 <HAL_MspInit+0x38>)
 81006d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81006d4:	f003 0302 	and.w	r3, r3, #2
 81006d8:	607b      	str	r3, [r7, #4]
 81006da:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 81006dc:	2200      	movs	r2, #0
 81006de:	210f      	movs	r1, #15
 81006e0:	f06f 0001 	mvn.w	r0, #1
 81006e4:	f000 fa35 	bl	8100b52 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81006e8:	bf00      	nop
 81006ea:	3708      	adds	r7, #8
 81006ec:	46bd      	mov	sp, r7
 81006ee:	bd80      	pop	{r7, pc}
 81006f0:	58024400 	.word	0x58024400

081006f4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 81006f4:	b580      	push	{r7, lr}
 81006f6:	b0ba      	sub	sp, #232	@ 0xe8
 81006f8:	af00      	add	r7, sp, #0
 81006fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81006fc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8100700:	2200      	movs	r2, #0
 8100702:	601a      	str	r2, [r3, #0]
 8100704:	605a      	str	r2, [r3, #4]
 8100706:	609a      	str	r2, [r3, #8]
 8100708:	60da      	str	r2, [r3, #12]
 810070a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810070c:	f107 0310 	add.w	r3, r7, #16
 8100710:	22c0      	movs	r2, #192	@ 0xc0
 8100712:	2100      	movs	r1, #0
 8100714:	4618      	mov	r0, r3
 8100716:	f005 ff95 	bl	8106644 <memset>
  if(hi2c->Instance==I2C1)
 810071a:	687b      	ldr	r3, [r7, #4]
 810071c:	681b      	ldr	r3, [r3, #0]
 810071e:	4a27      	ldr	r2, [pc, #156]	@ (81007bc <HAL_I2C_MspInit+0xc8>)
 8100720:	4293      	cmp	r3, r2
 8100722:	d146      	bne.n	81007b2 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8100724:	f04f 0208 	mov.w	r2, #8
 8100728:	f04f 0300 	mov.w	r3, #0
 810072c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8100730:	2300      	movs	r3, #0
 8100732:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100736:	f107 0310 	add.w	r3, r7, #16
 810073a:	4618      	mov	r0, r3
 810073c:	f001 fd54 	bl	81021e8 <HAL_RCCEx_PeriphCLKConfig>
 8100740:	4603      	mov	r3, r0
 8100742:	2b00      	cmp	r3, #0
 8100744:	d001      	beq.n	810074a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8100746:	f7ff ffb1 	bl	81006ac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810074a:	4b1d      	ldr	r3, [pc, #116]	@ (81007c0 <HAL_I2C_MspInit+0xcc>)
 810074c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100750:	4a1b      	ldr	r2, [pc, #108]	@ (81007c0 <HAL_I2C_MspInit+0xcc>)
 8100752:	f043 0302 	orr.w	r3, r3, #2
 8100756:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810075a:	4b19      	ldr	r3, [pc, #100]	@ (81007c0 <HAL_I2C_MspInit+0xcc>)
 810075c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100760:	f003 0302 	and.w	r3, r3, #2
 8100764:	60fb      	str	r3, [r7, #12]
 8100766:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8100768:	f44f 7340 	mov.w	r3, #768	@ 0x300
 810076c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8100770:	2312      	movs	r3, #18
 8100772:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100776:	2300      	movs	r3, #0
 8100778:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810077c:	2300      	movs	r3, #0
 810077e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8100782:	2304      	movs	r3, #4
 8100784:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100788:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 810078c:	4619      	mov	r1, r3
 810078e:	480d      	ldr	r0, [pc, #52]	@ (81007c4 <HAL_I2C_MspInit+0xd0>)
 8100790:	f000 fa18 	bl	8100bc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8100794:	4b0a      	ldr	r3, [pc, #40]	@ (81007c0 <HAL_I2C_MspInit+0xcc>)
 8100796:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810079a:	4a09      	ldr	r2, [pc, #36]	@ (81007c0 <HAL_I2C_MspInit+0xcc>)
 810079c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 81007a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81007a4:	4b06      	ldr	r3, [pc, #24]	@ (81007c0 <HAL_I2C_MspInit+0xcc>)
 81007a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81007aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81007ae:	60bb      	str	r3, [r7, #8]
 81007b0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 81007b2:	bf00      	nop
 81007b4:	37e8      	adds	r7, #232	@ 0xe8
 81007b6:	46bd      	mov	sp, r7
 81007b8:	bd80      	pop	{r7, pc}
 81007ba:	bf00      	nop
 81007bc:	40005400 	.word	0x40005400
 81007c0:	58024400 	.word	0x58024400
 81007c4:	58020400 	.word	0x58020400

081007c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81007c8:	b480      	push	{r7}
 81007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 81007cc:	bf00      	nop
 81007ce:	e7fd      	b.n	81007cc <NMI_Handler+0x4>

081007d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81007d0:	b480      	push	{r7}
 81007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81007d4:	bf00      	nop
 81007d6:	e7fd      	b.n	81007d4 <HardFault_Handler+0x4>

081007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81007d8:	b480      	push	{r7}
 81007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81007dc:	bf00      	nop
 81007de:	e7fd      	b.n	81007dc <MemManage_Handler+0x4>

081007e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81007e0:	b480      	push	{r7}
 81007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81007e4:	bf00      	nop
 81007e6:	e7fd      	b.n	81007e4 <BusFault_Handler+0x4>

081007e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81007e8:	b480      	push	{r7}
 81007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81007ec:	bf00      	nop
 81007ee:	e7fd      	b.n	81007ec <UsageFault_Handler+0x4>

081007f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81007f0:	b480      	push	{r7}
 81007f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81007f4:	bf00      	nop
 81007f6:	46bd      	mov	sp, r7
 81007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007fc:	4770      	bx	lr

081007fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81007fe:	b580      	push	{r7, lr}
 8100800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100802:	f000 f8c9 	bl	8100998 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8100806:	f005 fae1 	bl	8105dcc <xTaskGetSchedulerState>
 810080a:	4603      	mov	r3, r0
 810080c:	2b01      	cmp	r3, #1
 810080e:	d001      	beq.n	8100814 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8100810:	f003 fe4a 	bl	81044a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100814:	bf00      	nop
 8100816:	bd80      	pop	{r7, pc}

08100818 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100818:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100854 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 810081c:	f7ff fd78 	bl	8100310 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100820:	f7ff fd5e 	bl	81002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100824:	480c      	ldr	r0, [pc, #48]	@ (8100858 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100826:	490d      	ldr	r1, [pc, #52]	@ (810085c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100828:	4a0d      	ldr	r2, [pc, #52]	@ (8100860 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810082a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 810082c:	e002      	b.n	8100834 <LoopCopyDataInit>

0810082e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810082e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100832:	3304      	adds	r3, #4

08100834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100838:	d3f9      	bcc.n	810082e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810083a:	4a0a      	ldr	r2, [pc, #40]	@ (8100864 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 810083c:	4c0a      	ldr	r4, [pc, #40]	@ (8100868 <LoopFillZerobss+0x22>)
  movs r3, #0
 810083e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100840:	e001      	b.n	8100846 <LoopFillZerobss>

08100842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100844:	3204      	adds	r2, #4

08100846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100848:	d3fb      	bcc.n	8100842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810084a:	f005 ff03 	bl	8106654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810084e:	f7ff fe89 	bl	8100564 <main>
  bx  lr
 8100852:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100854:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100858:	10000000 	.word	0x10000000
  ldr r1, =_edata
 810085c:	10000014 	.word	0x10000014
  ldr r2, =_sidata
 8100860:	08106730 	.word	0x08106730
  ldr r2, =_sbss
 8100864:	10000014 	.word	0x10000014
  ldr r4, =_ebss
 8100868:	10004a64 	.word	0x10004a64

0810086c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 810086c:	e7fe      	b.n	810086c <ADC3_IRQHandler>
	...

08100870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100870:	b580      	push	{r7, lr}
 8100872:	b082      	sub	sp, #8
 8100874:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100876:	4b28      	ldr	r3, [pc, #160]	@ (8100918 <HAL_Init+0xa8>)
 8100878:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810087c:	4a26      	ldr	r2, [pc, #152]	@ (8100918 <HAL_Init+0xa8>)
 810087e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100882:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100886:	4b24      	ldr	r3, [pc, #144]	@ (8100918 <HAL_Init+0xa8>)
 8100888:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810088c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100890:	603b      	str	r3, [r7, #0]
 8100892:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100894:	4b21      	ldr	r3, [pc, #132]	@ (810091c <HAL_Init+0xac>)
 8100896:	681b      	ldr	r3, [r3, #0]
 8100898:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 810089c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81008a0:	4a1e      	ldr	r2, [pc, #120]	@ (810091c <HAL_Init+0xac>)
 81008a2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 81008a6:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81008a8:	4b1c      	ldr	r3, [pc, #112]	@ (810091c <HAL_Init+0xac>)
 81008aa:	681b      	ldr	r3, [r3, #0]
 81008ac:	4a1b      	ldr	r2, [pc, #108]	@ (810091c <HAL_Init+0xac>)
 81008ae:	f043 0301 	orr.w	r3, r3, #1
 81008b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81008b4:	2003      	movs	r0, #3
 81008b6:	f000 f941 	bl	8100b3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81008ba:	f001 fb1b 	bl	8101ef4 <HAL_RCC_GetSysClockFreq>
 81008be:	4602      	mov	r2, r0
 81008c0:	4b15      	ldr	r3, [pc, #84]	@ (8100918 <HAL_Init+0xa8>)
 81008c2:	699b      	ldr	r3, [r3, #24]
 81008c4:	0a1b      	lsrs	r3, r3, #8
 81008c6:	f003 030f 	and.w	r3, r3, #15
 81008ca:	4915      	ldr	r1, [pc, #84]	@ (8100920 <HAL_Init+0xb0>)
 81008cc:	5ccb      	ldrb	r3, [r1, r3]
 81008ce:	f003 031f 	and.w	r3, r3, #31
 81008d2:	fa22 f303 	lsr.w	r3, r2, r3
 81008d6:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8100918 <HAL_Init+0xa8>)
 81008da:	699b      	ldr	r3, [r3, #24]
 81008dc:	f003 030f 	and.w	r3, r3, #15
 81008e0:	4a0f      	ldr	r2, [pc, #60]	@ (8100920 <HAL_Init+0xb0>)
 81008e2:	5cd3      	ldrb	r3, [r2, r3]
 81008e4:	f003 031f 	and.w	r3, r3, #31
 81008e8:	687a      	ldr	r2, [r7, #4]
 81008ea:	fa22 f303 	lsr.w	r3, r2, r3
 81008ee:	4a0d      	ldr	r2, [pc, #52]	@ (8100924 <HAL_Init+0xb4>)
 81008f0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81008f2:	4b0c      	ldr	r3, [pc, #48]	@ (8100924 <HAL_Init+0xb4>)
 81008f4:	681b      	ldr	r3, [r3, #0]
 81008f6:	4a0c      	ldr	r2, [pc, #48]	@ (8100928 <HAL_Init+0xb8>)
 81008f8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81008fa:	200f      	movs	r0, #15
 81008fc:	f000 f816 	bl	810092c <HAL_InitTick>
 8100900:	4603      	mov	r3, r0
 8100902:	2b00      	cmp	r3, #0
 8100904:	d001      	beq.n	810090a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100906:	2301      	movs	r3, #1
 8100908:	e002      	b.n	8100910 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810090a:	f7ff fed5 	bl	81006b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810090e:	2300      	movs	r3, #0
}
 8100910:	4618      	mov	r0, r3
 8100912:	3708      	adds	r7, #8
 8100914:	46bd      	mov	sp, r7
 8100916:	bd80      	pop	{r7, pc}
 8100918:	58024400 	.word	0x58024400
 810091c:	40024400 	.word	0x40024400
 8100920:	081066f4 	.word	0x081066f4
 8100924:	10000004 	.word	0x10000004
 8100928:	10000000 	.word	0x10000000

0810092c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 810092c:	b580      	push	{r7, lr}
 810092e:	b082      	sub	sp, #8
 8100930:	af00      	add	r7, sp, #0
 8100932:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100934:	4b15      	ldr	r3, [pc, #84]	@ (810098c <HAL_InitTick+0x60>)
 8100936:	781b      	ldrb	r3, [r3, #0]
 8100938:	2b00      	cmp	r3, #0
 810093a:	d101      	bne.n	8100940 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 810093c:	2301      	movs	r3, #1
 810093e:	e021      	b.n	8100984 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100940:	4b13      	ldr	r3, [pc, #76]	@ (8100990 <HAL_InitTick+0x64>)
 8100942:	681a      	ldr	r2, [r3, #0]
 8100944:	4b11      	ldr	r3, [pc, #68]	@ (810098c <HAL_InitTick+0x60>)
 8100946:	781b      	ldrb	r3, [r3, #0]
 8100948:	4619      	mov	r1, r3
 810094a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 810094e:	fbb3 f3f1 	udiv	r3, r3, r1
 8100952:	fbb2 f3f3 	udiv	r3, r2, r3
 8100956:	4618      	mov	r0, r3
 8100958:	f000 f915 	bl	8100b86 <HAL_SYSTICK_Config>
 810095c:	4603      	mov	r3, r0
 810095e:	2b00      	cmp	r3, #0
 8100960:	d001      	beq.n	8100966 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100962:	2301      	movs	r3, #1
 8100964:	e00e      	b.n	8100984 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100966:	687b      	ldr	r3, [r7, #4]
 8100968:	2b0f      	cmp	r3, #15
 810096a:	d80a      	bhi.n	8100982 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 810096c:	2200      	movs	r2, #0
 810096e:	6879      	ldr	r1, [r7, #4]
 8100970:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8100974:	f000 f8ed 	bl	8100b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100978:	4a06      	ldr	r2, [pc, #24]	@ (8100994 <HAL_InitTick+0x68>)
 810097a:	687b      	ldr	r3, [r7, #4]
 810097c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810097e:	2300      	movs	r3, #0
 8100980:	e000      	b.n	8100984 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100982:	2301      	movs	r3, #1
}
 8100984:	4618      	mov	r0, r3
 8100986:	3708      	adds	r7, #8
 8100988:	46bd      	mov	sp, r7
 810098a:	bd80      	pop	{r7, pc}
 810098c:	1000000c 	.word	0x1000000c
 8100990:	10000000 	.word	0x10000000
 8100994:	10000008 	.word	0x10000008

08100998 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100998:	b480      	push	{r7}
 810099a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810099c:	4b06      	ldr	r3, [pc, #24]	@ (81009b8 <HAL_IncTick+0x20>)
 810099e:	781b      	ldrb	r3, [r3, #0]
 81009a0:	461a      	mov	r2, r3
 81009a2:	4b06      	ldr	r3, [pc, #24]	@ (81009bc <HAL_IncTick+0x24>)
 81009a4:	681b      	ldr	r3, [r3, #0]
 81009a6:	4413      	add	r3, r2
 81009a8:	4a04      	ldr	r2, [pc, #16]	@ (81009bc <HAL_IncTick+0x24>)
 81009aa:	6013      	str	r3, [r2, #0]
}
 81009ac:	bf00      	nop
 81009ae:	46bd      	mov	sp, r7
 81009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009b4:	4770      	bx	lr
 81009b6:	bf00      	nop
 81009b8:	1000000c 	.word	0x1000000c
 81009bc:	10000110 	.word	0x10000110

081009c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81009c0:	b480      	push	{r7}
 81009c2:	af00      	add	r7, sp, #0
  return uwTick;
 81009c4:	4b03      	ldr	r3, [pc, #12]	@ (81009d4 <HAL_GetTick+0x14>)
 81009c6:	681b      	ldr	r3, [r3, #0]
}
 81009c8:	4618      	mov	r0, r3
 81009ca:	46bd      	mov	sp, r7
 81009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009d0:	4770      	bx	lr
 81009d2:	bf00      	nop
 81009d4:	10000110 	.word	0x10000110

081009d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81009d8:	b480      	push	{r7}
 81009da:	b085      	sub	sp, #20
 81009dc:	af00      	add	r7, sp, #0
 81009de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81009e0:	687b      	ldr	r3, [r7, #4]
 81009e2:	f003 0307 	and.w	r3, r3, #7
 81009e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81009e8:	4b0c      	ldr	r3, [pc, #48]	@ (8100a1c <__NVIC_SetPriorityGrouping+0x44>)
 81009ea:	68db      	ldr	r3, [r3, #12]
 81009ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81009ee:	68ba      	ldr	r2, [r7, #8]
 81009f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81009f4:	4013      	ands	r3, r2
 81009f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81009f8:	68fb      	ldr	r3, [r7, #12]
 81009fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81009fc:	68bb      	ldr	r3, [r7, #8]
 81009fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8100a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8100a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100a0a:	4a04      	ldr	r2, [pc, #16]	@ (8100a1c <__NVIC_SetPriorityGrouping+0x44>)
 8100a0c:	68bb      	ldr	r3, [r7, #8]
 8100a0e:	60d3      	str	r3, [r2, #12]
}
 8100a10:	bf00      	nop
 8100a12:	3714      	adds	r7, #20
 8100a14:	46bd      	mov	sp, r7
 8100a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a1a:	4770      	bx	lr
 8100a1c:	e000ed00 	.word	0xe000ed00

08100a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100a20:	b480      	push	{r7}
 8100a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100a24:	4b04      	ldr	r3, [pc, #16]	@ (8100a38 <__NVIC_GetPriorityGrouping+0x18>)
 8100a26:	68db      	ldr	r3, [r3, #12]
 8100a28:	0a1b      	lsrs	r3, r3, #8
 8100a2a:	f003 0307 	and.w	r3, r3, #7
}
 8100a2e:	4618      	mov	r0, r3
 8100a30:	46bd      	mov	sp, r7
 8100a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a36:	4770      	bx	lr
 8100a38:	e000ed00 	.word	0xe000ed00

08100a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100a3c:	b480      	push	{r7}
 8100a3e:	b083      	sub	sp, #12
 8100a40:	af00      	add	r7, sp, #0
 8100a42:	4603      	mov	r3, r0
 8100a44:	6039      	str	r1, [r7, #0]
 8100a46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100a48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100a4c:	2b00      	cmp	r3, #0
 8100a4e:	db0a      	blt.n	8100a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100a50:	683b      	ldr	r3, [r7, #0]
 8100a52:	b2da      	uxtb	r2, r3
 8100a54:	490c      	ldr	r1, [pc, #48]	@ (8100a88 <__NVIC_SetPriority+0x4c>)
 8100a56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100a5a:	0112      	lsls	r2, r2, #4
 8100a5c:	b2d2      	uxtb	r2, r2
 8100a5e:	440b      	add	r3, r1
 8100a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100a64:	e00a      	b.n	8100a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100a66:	683b      	ldr	r3, [r7, #0]
 8100a68:	b2da      	uxtb	r2, r3
 8100a6a:	4908      	ldr	r1, [pc, #32]	@ (8100a8c <__NVIC_SetPriority+0x50>)
 8100a6c:	88fb      	ldrh	r3, [r7, #6]
 8100a6e:	f003 030f 	and.w	r3, r3, #15
 8100a72:	3b04      	subs	r3, #4
 8100a74:	0112      	lsls	r2, r2, #4
 8100a76:	b2d2      	uxtb	r2, r2
 8100a78:	440b      	add	r3, r1
 8100a7a:	761a      	strb	r2, [r3, #24]
}
 8100a7c:	bf00      	nop
 8100a7e:	370c      	adds	r7, #12
 8100a80:	46bd      	mov	sp, r7
 8100a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a86:	4770      	bx	lr
 8100a88:	e000e100 	.word	0xe000e100
 8100a8c:	e000ed00 	.word	0xe000ed00

08100a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100a90:	b480      	push	{r7}
 8100a92:	b089      	sub	sp, #36	@ 0x24
 8100a94:	af00      	add	r7, sp, #0
 8100a96:	60f8      	str	r0, [r7, #12]
 8100a98:	60b9      	str	r1, [r7, #8]
 8100a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100a9c:	68fb      	ldr	r3, [r7, #12]
 8100a9e:	f003 0307 	and.w	r3, r3, #7
 8100aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100aa4:	69fb      	ldr	r3, [r7, #28]
 8100aa6:	f1c3 0307 	rsb	r3, r3, #7
 8100aaa:	2b04      	cmp	r3, #4
 8100aac:	bf28      	it	cs
 8100aae:	2304      	movcs	r3, #4
 8100ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100ab2:	69fb      	ldr	r3, [r7, #28]
 8100ab4:	3304      	adds	r3, #4
 8100ab6:	2b06      	cmp	r3, #6
 8100ab8:	d902      	bls.n	8100ac0 <NVIC_EncodePriority+0x30>
 8100aba:	69fb      	ldr	r3, [r7, #28]
 8100abc:	3b03      	subs	r3, #3
 8100abe:	e000      	b.n	8100ac2 <NVIC_EncodePriority+0x32>
 8100ac0:	2300      	movs	r3, #0
 8100ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100ac4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8100ac8:	69bb      	ldr	r3, [r7, #24]
 8100aca:	fa02 f303 	lsl.w	r3, r2, r3
 8100ace:	43da      	mvns	r2, r3
 8100ad0:	68bb      	ldr	r3, [r7, #8]
 8100ad2:	401a      	ands	r2, r3
 8100ad4:	697b      	ldr	r3, [r7, #20]
 8100ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100ad8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8100adc:	697b      	ldr	r3, [r7, #20]
 8100ade:	fa01 f303 	lsl.w	r3, r1, r3
 8100ae2:	43d9      	mvns	r1, r3
 8100ae4:	687b      	ldr	r3, [r7, #4]
 8100ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100ae8:	4313      	orrs	r3, r2
         );
}
 8100aea:	4618      	mov	r0, r3
 8100aec:	3724      	adds	r7, #36	@ 0x24
 8100aee:	46bd      	mov	sp, r7
 8100af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100af4:	4770      	bx	lr
	...

08100af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100af8:	b580      	push	{r7, lr}
 8100afa:	b082      	sub	sp, #8
 8100afc:	af00      	add	r7, sp, #0
 8100afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8100b00:	687b      	ldr	r3, [r7, #4]
 8100b02:	3b01      	subs	r3, #1
 8100b04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8100b08:	d301      	bcc.n	8100b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100b0a:	2301      	movs	r3, #1
 8100b0c:	e00f      	b.n	8100b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8100b38 <SysTick_Config+0x40>)
 8100b10:	687b      	ldr	r3, [r7, #4]
 8100b12:	3b01      	subs	r3, #1
 8100b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100b16:	210f      	movs	r1, #15
 8100b18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8100b1c:	f7ff ff8e 	bl	8100a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100b20:	4b05      	ldr	r3, [pc, #20]	@ (8100b38 <SysTick_Config+0x40>)
 8100b22:	2200      	movs	r2, #0
 8100b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100b26:	4b04      	ldr	r3, [pc, #16]	@ (8100b38 <SysTick_Config+0x40>)
 8100b28:	2207      	movs	r2, #7
 8100b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100b2c:	2300      	movs	r3, #0
}
 8100b2e:	4618      	mov	r0, r3
 8100b30:	3708      	adds	r7, #8
 8100b32:	46bd      	mov	sp, r7
 8100b34:	bd80      	pop	{r7, pc}
 8100b36:	bf00      	nop
 8100b38:	e000e010 	.word	0xe000e010

08100b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100b3c:	b580      	push	{r7, lr}
 8100b3e:	b082      	sub	sp, #8
 8100b40:	af00      	add	r7, sp, #0
 8100b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100b44:	6878      	ldr	r0, [r7, #4]
 8100b46:	f7ff ff47 	bl	81009d8 <__NVIC_SetPriorityGrouping>
}
 8100b4a:	bf00      	nop
 8100b4c:	3708      	adds	r7, #8
 8100b4e:	46bd      	mov	sp, r7
 8100b50:	bd80      	pop	{r7, pc}

08100b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100b52:	b580      	push	{r7, lr}
 8100b54:	b086      	sub	sp, #24
 8100b56:	af00      	add	r7, sp, #0
 8100b58:	4603      	mov	r3, r0
 8100b5a:	60b9      	str	r1, [r7, #8]
 8100b5c:	607a      	str	r2, [r7, #4]
 8100b5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100b60:	f7ff ff5e 	bl	8100a20 <__NVIC_GetPriorityGrouping>
 8100b64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100b66:	687a      	ldr	r2, [r7, #4]
 8100b68:	68b9      	ldr	r1, [r7, #8]
 8100b6a:	6978      	ldr	r0, [r7, #20]
 8100b6c:	f7ff ff90 	bl	8100a90 <NVIC_EncodePriority>
 8100b70:	4602      	mov	r2, r0
 8100b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100b76:	4611      	mov	r1, r2
 8100b78:	4618      	mov	r0, r3
 8100b7a:	f7ff ff5f 	bl	8100a3c <__NVIC_SetPriority>
}
 8100b7e:	bf00      	nop
 8100b80:	3718      	adds	r7, #24
 8100b82:	46bd      	mov	sp, r7
 8100b84:	bd80      	pop	{r7, pc}

08100b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8100b86:	b580      	push	{r7, lr}
 8100b88:	b082      	sub	sp, #8
 8100b8a:	af00      	add	r7, sp, #0
 8100b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100b8e:	6878      	ldr	r0, [r7, #4]
 8100b90:	f7ff ffb2 	bl	8100af8 <SysTick_Config>
 8100b94:	4603      	mov	r3, r0
}
 8100b96:	4618      	mov	r0, r3
 8100b98:	3708      	adds	r7, #8
 8100b9a:	46bd      	mov	sp, r7
 8100b9c:	bd80      	pop	{r7, pc}
	...

08100ba0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100ba0:	b480      	push	{r7}
 8100ba2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100ba4:	4b06      	ldr	r3, [pc, #24]	@ (8100bc0 <HAL_GetCurrentCPUID+0x20>)
 8100ba6:	681b      	ldr	r3, [r3, #0]
 8100ba8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100bac:	2b70      	cmp	r3, #112	@ 0x70
 8100bae:	d101      	bne.n	8100bb4 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8100bb0:	2303      	movs	r3, #3
 8100bb2:	e000      	b.n	8100bb6 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8100bb4:	2301      	movs	r3, #1
  }
}
 8100bb6:	4618      	mov	r0, r3
 8100bb8:	46bd      	mov	sp, r7
 8100bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100bbe:	4770      	bx	lr
 8100bc0:	e000ed00 	.word	0xe000ed00

08100bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8100bc4:	b480      	push	{r7}
 8100bc6:	b089      	sub	sp, #36	@ 0x24
 8100bc8:	af00      	add	r7, sp, #0
 8100bca:	6078      	str	r0, [r7, #4]
 8100bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100bce:	2300      	movs	r3, #0
 8100bd0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100bd2:	4b89      	ldr	r3, [pc, #548]	@ (8100df8 <HAL_GPIO_Init+0x234>)
 8100bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100bd6:	e194      	b.n	8100f02 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100bd8:	683b      	ldr	r3, [r7, #0]
 8100bda:	681a      	ldr	r2, [r3, #0]
 8100bdc:	2101      	movs	r1, #1
 8100bde:	69fb      	ldr	r3, [r7, #28]
 8100be0:	fa01 f303 	lsl.w	r3, r1, r3
 8100be4:	4013      	ands	r3, r2
 8100be6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100be8:	693b      	ldr	r3, [r7, #16]
 8100bea:	2b00      	cmp	r3, #0
 8100bec:	f000 8186 	beq.w	8100efc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8100bf0:	683b      	ldr	r3, [r7, #0]
 8100bf2:	685b      	ldr	r3, [r3, #4]
 8100bf4:	f003 0303 	and.w	r3, r3, #3
 8100bf8:	2b01      	cmp	r3, #1
 8100bfa:	d005      	beq.n	8100c08 <HAL_GPIO_Init+0x44>
 8100bfc:	683b      	ldr	r3, [r7, #0]
 8100bfe:	685b      	ldr	r3, [r3, #4]
 8100c00:	f003 0303 	and.w	r3, r3, #3
 8100c04:	2b02      	cmp	r3, #2
 8100c06:	d130      	bne.n	8100c6a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100c08:	687b      	ldr	r3, [r7, #4]
 8100c0a:	689b      	ldr	r3, [r3, #8]
 8100c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100c0e:	69fb      	ldr	r3, [r7, #28]
 8100c10:	005b      	lsls	r3, r3, #1
 8100c12:	2203      	movs	r2, #3
 8100c14:	fa02 f303 	lsl.w	r3, r2, r3
 8100c18:	43db      	mvns	r3, r3
 8100c1a:	69ba      	ldr	r2, [r7, #24]
 8100c1c:	4013      	ands	r3, r2
 8100c1e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100c20:	683b      	ldr	r3, [r7, #0]
 8100c22:	68da      	ldr	r2, [r3, #12]
 8100c24:	69fb      	ldr	r3, [r7, #28]
 8100c26:	005b      	lsls	r3, r3, #1
 8100c28:	fa02 f303 	lsl.w	r3, r2, r3
 8100c2c:	69ba      	ldr	r2, [r7, #24]
 8100c2e:	4313      	orrs	r3, r2
 8100c30:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100c32:	687b      	ldr	r3, [r7, #4]
 8100c34:	69ba      	ldr	r2, [r7, #24]
 8100c36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100c38:	687b      	ldr	r3, [r7, #4]
 8100c3a:	685b      	ldr	r3, [r3, #4]
 8100c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100c3e:	2201      	movs	r2, #1
 8100c40:	69fb      	ldr	r3, [r7, #28]
 8100c42:	fa02 f303 	lsl.w	r3, r2, r3
 8100c46:	43db      	mvns	r3, r3
 8100c48:	69ba      	ldr	r2, [r7, #24]
 8100c4a:	4013      	ands	r3, r2
 8100c4c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100c4e:	683b      	ldr	r3, [r7, #0]
 8100c50:	685b      	ldr	r3, [r3, #4]
 8100c52:	091b      	lsrs	r3, r3, #4
 8100c54:	f003 0201 	and.w	r2, r3, #1
 8100c58:	69fb      	ldr	r3, [r7, #28]
 8100c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8100c5e:	69ba      	ldr	r2, [r7, #24]
 8100c60:	4313      	orrs	r3, r2
 8100c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100c64:	687b      	ldr	r3, [r7, #4]
 8100c66:	69ba      	ldr	r2, [r7, #24]
 8100c68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8100c6a:	683b      	ldr	r3, [r7, #0]
 8100c6c:	685b      	ldr	r3, [r3, #4]
 8100c6e:	f003 0303 	and.w	r3, r3, #3
 8100c72:	2b03      	cmp	r3, #3
 8100c74:	d017      	beq.n	8100ca6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100c76:	687b      	ldr	r3, [r7, #4]
 8100c78:	68db      	ldr	r3, [r3, #12]
 8100c7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100c7c:	69fb      	ldr	r3, [r7, #28]
 8100c7e:	005b      	lsls	r3, r3, #1
 8100c80:	2203      	movs	r2, #3
 8100c82:	fa02 f303 	lsl.w	r3, r2, r3
 8100c86:	43db      	mvns	r3, r3
 8100c88:	69ba      	ldr	r2, [r7, #24]
 8100c8a:	4013      	ands	r3, r2
 8100c8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100c8e:	683b      	ldr	r3, [r7, #0]
 8100c90:	689a      	ldr	r2, [r3, #8]
 8100c92:	69fb      	ldr	r3, [r7, #28]
 8100c94:	005b      	lsls	r3, r3, #1
 8100c96:	fa02 f303 	lsl.w	r3, r2, r3
 8100c9a:	69ba      	ldr	r2, [r7, #24]
 8100c9c:	4313      	orrs	r3, r2
 8100c9e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100ca0:	687b      	ldr	r3, [r7, #4]
 8100ca2:	69ba      	ldr	r2, [r7, #24]
 8100ca4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8100ca6:	683b      	ldr	r3, [r7, #0]
 8100ca8:	685b      	ldr	r3, [r3, #4]
 8100caa:	f003 0303 	and.w	r3, r3, #3
 8100cae:	2b02      	cmp	r3, #2
 8100cb0:	d123      	bne.n	8100cfa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100cb2:	69fb      	ldr	r3, [r7, #28]
 8100cb4:	08da      	lsrs	r2, r3, #3
 8100cb6:	687b      	ldr	r3, [r7, #4]
 8100cb8:	3208      	adds	r2, #8
 8100cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100cc0:	69fb      	ldr	r3, [r7, #28]
 8100cc2:	f003 0307 	and.w	r3, r3, #7
 8100cc6:	009b      	lsls	r3, r3, #2
 8100cc8:	220f      	movs	r2, #15
 8100cca:	fa02 f303 	lsl.w	r3, r2, r3
 8100cce:	43db      	mvns	r3, r3
 8100cd0:	69ba      	ldr	r2, [r7, #24]
 8100cd2:	4013      	ands	r3, r2
 8100cd4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100cd6:	683b      	ldr	r3, [r7, #0]
 8100cd8:	691a      	ldr	r2, [r3, #16]
 8100cda:	69fb      	ldr	r3, [r7, #28]
 8100cdc:	f003 0307 	and.w	r3, r3, #7
 8100ce0:	009b      	lsls	r3, r3, #2
 8100ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8100ce6:	69ba      	ldr	r2, [r7, #24]
 8100ce8:	4313      	orrs	r3, r2
 8100cea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100cec:	69fb      	ldr	r3, [r7, #28]
 8100cee:	08da      	lsrs	r2, r3, #3
 8100cf0:	687b      	ldr	r3, [r7, #4]
 8100cf2:	3208      	adds	r2, #8
 8100cf4:	69b9      	ldr	r1, [r7, #24]
 8100cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100cfa:	687b      	ldr	r3, [r7, #4]
 8100cfc:	681b      	ldr	r3, [r3, #0]
 8100cfe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100d00:	69fb      	ldr	r3, [r7, #28]
 8100d02:	005b      	lsls	r3, r3, #1
 8100d04:	2203      	movs	r2, #3
 8100d06:	fa02 f303 	lsl.w	r3, r2, r3
 8100d0a:	43db      	mvns	r3, r3
 8100d0c:	69ba      	ldr	r2, [r7, #24]
 8100d0e:	4013      	ands	r3, r2
 8100d10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100d12:	683b      	ldr	r3, [r7, #0]
 8100d14:	685b      	ldr	r3, [r3, #4]
 8100d16:	f003 0203 	and.w	r2, r3, #3
 8100d1a:	69fb      	ldr	r3, [r7, #28]
 8100d1c:	005b      	lsls	r3, r3, #1
 8100d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8100d22:	69ba      	ldr	r2, [r7, #24]
 8100d24:	4313      	orrs	r3, r2
 8100d26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100d28:	687b      	ldr	r3, [r7, #4]
 8100d2a:	69ba      	ldr	r2, [r7, #24]
 8100d2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8100d2e:	683b      	ldr	r3, [r7, #0]
 8100d30:	685b      	ldr	r3, [r3, #4]
 8100d32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8100d36:	2b00      	cmp	r3, #0
 8100d38:	f000 80e0 	beq.w	8100efc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100d3c:	4b2f      	ldr	r3, [pc, #188]	@ (8100dfc <HAL_GPIO_Init+0x238>)
 8100d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100d42:	4a2e      	ldr	r2, [pc, #184]	@ (8100dfc <HAL_GPIO_Init+0x238>)
 8100d44:	f043 0302 	orr.w	r3, r3, #2
 8100d48:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8100dfc <HAL_GPIO_Init+0x238>)
 8100d4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100d52:	f003 0302 	and.w	r3, r3, #2
 8100d56:	60fb      	str	r3, [r7, #12]
 8100d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100d5a:	4a29      	ldr	r2, [pc, #164]	@ (8100e00 <HAL_GPIO_Init+0x23c>)
 8100d5c:	69fb      	ldr	r3, [r7, #28]
 8100d5e:	089b      	lsrs	r3, r3, #2
 8100d60:	3302      	adds	r3, #2
 8100d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100d68:	69fb      	ldr	r3, [r7, #28]
 8100d6a:	f003 0303 	and.w	r3, r3, #3
 8100d6e:	009b      	lsls	r3, r3, #2
 8100d70:	220f      	movs	r2, #15
 8100d72:	fa02 f303 	lsl.w	r3, r2, r3
 8100d76:	43db      	mvns	r3, r3
 8100d78:	69ba      	ldr	r2, [r7, #24]
 8100d7a:	4013      	ands	r3, r2
 8100d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100d7e:	687b      	ldr	r3, [r7, #4]
 8100d80:	4a20      	ldr	r2, [pc, #128]	@ (8100e04 <HAL_GPIO_Init+0x240>)
 8100d82:	4293      	cmp	r3, r2
 8100d84:	d052      	beq.n	8100e2c <HAL_GPIO_Init+0x268>
 8100d86:	687b      	ldr	r3, [r7, #4]
 8100d88:	4a1f      	ldr	r2, [pc, #124]	@ (8100e08 <HAL_GPIO_Init+0x244>)
 8100d8a:	4293      	cmp	r3, r2
 8100d8c:	d031      	beq.n	8100df2 <HAL_GPIO_Init+0x22e>
 8100d8e:	687b      	ldr	r3, [r7, #4]
 8100d90:	4a1e      	ldr	r2, [pc, #120]	@ (8100e0c <HAL_GPIO_Init+0x248>)
 8100d92:	4293      	cmp	r3, r2
 8100d94:	d02b      	beq.n	8100dee <HAL_GPIO_Init+0x22a>
 8100d96:	687b      	ldr	r3, [r7, #4]
 8100d98:	4a1d      	ldr	r2, [pc, #116]	@ (8100e10 <HAL_GPIO_Init+0x24c>)
 8100d9a:	4293      	cmp	r3, r2
 8100d9c:	d025      	beq.n	8100dea <HAL_GPIO_Init+0x226>
 8100d9e:	687b      	ldr	r3, [r7, #4]
 8100da0:	4a1c      	ldr	r2, [pc, #112]	@ (8100e14 <HAL_GPIO_Init+0x250>)
 8100da2:	4293      	cmp	r3, r2
 8100da4:	d01f      	beq.n	8100de6 <HAL_GPIO_Init+0x222>
 8100da6:	687b      	ldr	r3, [r7, #4]
 8100da8:	4a1b      	ldr	r2, [pc, #108]	@ (8100e18 <HAL_GPIO_Init+0x254>)
 8100daa:	4293      	cmp	r3, r2
 8100dac:	d019      	beq.n	8100de2 <HAL_GPIO_Init+0x21e>
 8100dae:	687b      	ldr	r3, [r7, #4]
 8100db0:	4a1a      	ldr	r2, [pc, #104]	@ (8100e1c <HAL_GPIO_Init+0x258>)
 8100db2:	4293      	cmp	r3, r2
 8100db4:	d013      	beq.n	8100dde <HAL_GPIO_Init+0x21a>
 8100db6:	687b      	ldr	r3, [r7, #4]
 8100db8:	4a19      	ldr	r2, [pc, #100]	@ (8100e20 <HAL_GPIO_Init+0x25c>)
 8100dba:	4293      	cmp	r3, r2
 8100dbc:	d00d      	beq.n	8100dda <HAL_GPIO_Init+0x216>
 8100dbe:	687b      	ldr	r3, [r7, #4]
 8100dc0:	4a18      	ldr	r2, [pc, #96]	@ (8100e24 <HAL_GPIO_Init+0x260>)
 8100dc2:	4293      	cmp	r3, r2
 8100dc4:	d007      	beq.n	8100dd6 <HAL_GPIO_Init+0x212>
 8100dc6:	687b      	ldr	r3, [r7, #4]
 8100dc8:	4a17      	ldr	r2, [pc, #92]	@ (8100e28 <HAL_GPIO_Init+0x264>)
 8100dca:	4293      	cmp	r3, r2
 8100dcc:	d101      	bne.n	8100dd2 <HAL_GPIO_Init+0x20e>
 8100dce:	2309      	movs	r3, #9
 8100dd0:	e02d      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100dd2:	230a      	movs	r3, #10
 8100dd4:	e02b      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100dd6:	2308      	movs	r3, #8
 8100dd8:	e029      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100dda:	2307      	movs	r3, #7
 8100ddc:	e027      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100dde:	2306      	movs	r3, #6
 8100de0:	e025      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100de2:	2305      	movs	r3, #5
 8100de4:	e023      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100de6:	2304      	movs	r3, #4
 8100de8:	e021      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100dea:	2303      	movs	r3, #3
 8100dec:	e01f      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100dee:	2302      	movs	r3, #2
 8100df0:	e01d      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100df2:	2301      	movs	r3, #1
 8100df4:	e01b      	b.n	8100e2e <HAL_GPIO_Init+0x26a>
 8100df6:	bf00      	nop
 8100df8:	580000c0 	.word	0x580000c0
 8100dfc:	58024400 	.word	0x58024400
 8100e00:	58000400 	.word	0x58000400
 8100e04:	58020000 	.word	0x58020000
 8100e08:	58020400 	.word	0x58020400
 8100e0c:	58020800 	.word	0x58020800
 8100e10:	58020c00 	.word	0x58020c00
 8100e14:	58021000 	.word	0x58021000
 8100e18:	58021400 	.word	0x58021400
 8100e1c:	58021800 	.word	0x58021800
 8100e20:	58021c00 	.word	0x58021c00
 8100e24:	58022000 	.word	0x58022000
 8100e28:	58022400 	.word	0x58022400
 8100e2c:	2300      	movs	r3, #0
 8100e2e:	69fa      	ldr	r2, [r7, #28]
 8100e30:	f002 0203 	and.w	r2, r2, #3
 8100e34:	0092      	lsls	r2, r2, #2
 8100e36:	4093      	lsls	r3, r2
 8100e38:	69ba      	ldr	r2, [r7, #24]
 8100e3a:	4313      	orrs	r3, r2
 8100e3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100e3e:	4938      	ldr	r1, [pc, #224]	@ (8100f20 <HAL_GPIO_Init+0x35c>)
 8100e40:	69fb      	ldr	r3, [r7, #28]
 8100e42:	089b      	lsrs	r3, r3, #2
 8100e44:	3302      	adds	r3, #2
 8100e46:	69ba      	ldr	r2, [r7, #24]
 8100e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8100e50:	681b      	ldr	r3, [r3, #0]
 8100e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100e54:	693b      	ldr	r3, [r7, #16]
 8100e56:	43db      	mvns	r3, r3
 8100e58:	69ba      	ldr	r2, [r7, #24]
 8100e5a:	4013      	ands	r3, r2
 8100e5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8100e5e:	683b      	ldr	r3, [r7, #0]
 8100e60:	685b      	ldr	r3, [r3, #4]
 8100e62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8100e66:	2b00      	cmp	r3, #0
 8100e68:	d003      	beq.n	8100e72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8100e6a:	69ba      	ldr	r2, [r7, #24]
 8100e6c:	693b      	ldr	r3, [r7, #16]
 8100e6e:	4313      	orrs	r3, r2
 8100e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100e72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8100e76:	69bb      	ldr	r3, [r7, #24]
 8100e78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8100e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8100e7e:	685b      	ldr	r3, [r3, #4]
 8100e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100e82:	693b      	ldr	r3, [r7, #16]
 8100e84:	43db      	mvns	r3, r3
 8100e86:	69ba      	ldr	r2, [r7, #24]
 8100e88:	4013      	ands	r3, r2
 8100e8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8100e8c:	683b      	ldr	r3, [r7, #0]
 8100e8e:	685b      	ldr	r3, [r3, #4]
 8100e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8100e94:	2b00      	cmp	r3, #0
 8100e96:	d003      	beq.n	8100ea0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8100e98:	69ba      	ldr	r2, [r7, #24]
 8100e9a:	693b      	ldr	r3, [r7, #16]
 8100e9c:	4313      	orrs	r3, r2
 8100e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8100ea0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8100ea4:	69bb      	ldr	r3, [r7, #24]
 8100ea6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8100ea8:	697b      	ldr	r3, [r7, #20]
 8100eaa:	685b      	ldr	r3, [r3, #4]
 8100eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100eae:	693b      	ldr	r3, [r7, #16]
 8100eb0:	43db      	mvns	r3, r3
 8100eb2:	69ba      	ldr	r2, [r7, #24]
 8100eb4:	4013      	ands	r3, r2
 8100eb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8100eb8:	683b      	ldr	r3, [r7, #0]
 8100eba:	685b      	ldr	r3, [r3, #4]
 8100ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8100ec0:	2b00      	cmp	r3, #0
 8100ec2:	d003      	beq.n	8100ecc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8100ec4:	69ba      	ldr	r2, [r7, #24]
 8100ec6:	693b      	ldr	r3, [r7, #16]
 8100ec8:	4313      	orrs	r3, r2
 8100eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8100ecc:	697b      	ldr	r3, [r7, #20]
 8100ece:	69ba      	ldr	r2, [r7, #24]
 8100ed0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8100ed2:	697b      	ldr	r3, [r7, #20]
 8100ed4:	681b      	ldr	r3, [r3, #0]
 8100ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100ed8:	693b      	ldr	r3, [r7, #16]
 8100eda:	43db      	mvns	r3, r3
 8100edc:	69ba      	ldr	r2, [r7, #24]
 8100ede:	4013      	ands	r3, r2
 8100ee0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8100ee2:	683b      	ldr	r3, [r7, #0]
 8100ee4:	685b      	ldr	r3, [r3, #4]
 8100ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8100eea:	2b00      	cmp	r3, #0
 8100eec:	d003      	beq.n	8100ef6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8100eee:	69ba      	ldr	r2, [r7, #24]
 8100ef0:	693b      	ldr	r3, [r7, #16]
 8100ef2:	4313      	orrs	r3, r2
 8100ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8100ef6:	697b      	ldr	r3, [r7, #20]
 8100ef8:	69ba      	ldr	r2, [r7, #24]
 8100efa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8100efc:	69fb      	ldr	r3, [r7, #28]
 8100efe:	3301      	adds	r3, #1
 8100f00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100f02:	683b      	ldr	r3, [r7, #0]
 8100f04:	681a      	ldr	r2, [r3, #0]
 8100f06:	69fb      	ldr	r3, [r7, #28]
 8100f08:	fa22 f303 	lsr.w	r3, r2, r3
 8100f0c:	2b00      	cmp	r3, #0
 8100f0e:	f47f ae63 	bne.w	8100bd8 <HAL_GPIO_Init+0x14>
  }
}
 8100f12:	bf00      	nop
 8100f14:	bf00      	nop
 8100f16:	3724      	adds	r7, #36	@ 0x24
 8100f18:	46bd      	mov	sp, r7
 8100f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f1e:	4770      	bx	lr
 8100f20:	58000400 	.word	0x58000400

08100f24 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8100f24:	b480      	push	{r7}
 8100f26:	b083      	sub	sp, #12
 8100f28:	af00      	add	r7, sp, #0
 8100f2a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8100f2c:	4b05      	ldr	r3, [pc, #20]	@ (8100f44 <HAL_HSEM_ActivateNotification+0x20>)
 8100f2e:	681a      	ldr	r2, [r3, #0]
 8100f30:	4904      	ldr	r1, [pc, #16]	@ (8100f44 <HAL_HSEM_ActivateNotification+0x20>)
 8100f32:	687b      	ldr	r3, [r7, #4]
 8100f34:	4313      	orrs	r3, r2
 8100f36:	600b      	str	r3, [r1, #0]
#endif
}
 8100f38:	bf00      	nop
 8100f3a:	370c      	adds	r7, #12
 8100f3c:	46bd      	mov	sp, r7
 8100f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f42:	4770      	bx	lr
 8100f44:	58026510 	.word	0x58026510

08100f48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8100f48:	b580      	push	{r7, lr}
 8100f4a:	b082      	sub	sp, #8
 8100f4c:	af00      	add	r7, sp, #0
 8100f4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8100f50:	687b      	ldr	r3, [r7, #4]
 8100f52:	2b00      	cmp	r3, #0
 8100f54:	d101      	bne.n	8100f5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8100f56:	2301      	movs	r3, #1
 8100f58:	e08d      	b.n	8101076 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8100f5a:	687b      	ldr	r3, [r7, #4]
 8100f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8100f60:	b2db      	uxtb	r3, r3
 8100f62:	2b00      	cmp	r3, #0
 8100f64:	d106      	bne.n	8100f74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8100f66:	687b      	ldr	r3, [r7, #4]
 8100f68:	2200      	movs	r2, #0
 8100f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8100f6e:	6878      	ldr	r0, [r7, #4]
 8100f70:	f7ff fbc0 	bl	81006f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8100f74:	687b      	ldr	r3, [r7, #4]
 8100f76:	2224      	movs	r2, #36	@ 0x24
 8100f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8100f7c:	687b      	ldr	r3, [r7, #4]
 8100f7e:	681b      	ldr	r3, [r3, #0]
 8100f80:	681a      	ldr	r2, [r3, #0]
 8100f82:	687b      	ldr	r3, [r7, #4]
 8100f84:	681b      	ldr	r3, [r3, #0]
 8100f86:	f022 0201 	bic.w	r2, r2, #1
 8100f8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8100f8c:	687b      	ldr	r3, [r7, #4]
 8100f8e:	685a      	ldr	r2, [r3, #4]
 8100f90:	687b      	ldr	r3, [r7, #4]
 8100f92:	681b      	ldr	r3, [r3, #0]
 8100f94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8100f98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8100f9a:	687b      	ldr	r3, [r7, #4]
 8100f9c:	681b      	ldr	r3, [r3, #0]
 8100f9e:	689a      	ldr	r2, [r3, #8]
 8100fa0:	687b      	ldr	r3, [r7, #4]
 8100fa2:	681b      	ldr	r3, [r3, #0]
 8100fa4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8100fa8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8100faa:	687b      	ldr	r3, [r7, #4]
 8100fac:	68db      	ldr	r3, [r3, #12]
 8100fae:	2b01      	cmp	r3, #1
 8100fb0:	d107      	bne.n	8100fc2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8100fb2:	687b      	ldr	r3, [r7, #4]
 8100fb4:	689a      	ldr	r2, [r3, #8]
 8100fb6:	687b      	ldr	r3, [r7, #4]
 8100fb8:	681b      	ldr	r3, [r3, #0]
 8100fba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8100fbe:	609a      	str	r2, [r3, #8]
 8100fc0:	e006      	b.n	8100fd0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8100fc2:	687b      	ldr	r3, [r7, #4]
 8100fc4:	689a      	ldr	r2, [r3, #8]
 8100fc6:	687b      	ldr	r3, [r7, #4]
 8100fc8:	681b      	ldr	r3, [r3, #0]
 8100fca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8100fce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8100fd0:	687b      	ldr	r3, [r7, #4]
 8100fd2:	68db      	ldr	r3, [r3, #12]
 8100fd4:	2b02      	cmp	r3, #2
 8100fd6:	d108      	bne.n	8100fea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8100fd8:	687b      	ldr	r3, [r7, #4]
 8100fda:	681b      	ldr	r3, [r3, #0]
 8100fdc:	685a      	ldr	r2, [r3, #4]
 8100fde:	687b      	ldr	r3, [r7, #4]
 8100fe0:	681b      	ldr	r3, [r3, #0]
 8100fe2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8100fe6:	605a      	str	r2, [r3, #4]
 8100fe8:	e007      	b.n	8100ffa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8100fea:	687b      	ldr	r3, [r7, #4]
 8100fec:	681b      	ldr	r3, [r3, #0]
 8100fee:	685a      	ldr	r2, [r3, #4]
 8100ff0:	687b      	ldr	r3, [r7, #4]
 8100ff2:	681b      	ldr	r3, [r3, #0]
 8100ff4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8100ff8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8100ffa:	687b      	ldr	r3, [r7, #4]
 8100ffc:	681b      	ldr	r3, [r3, #0]
 8100ffe:	685b      	ldr	r3, [r3, #4]
 8101000:	687a      	ldr	r2, [r7, #4]
 8101002:	6812      	ldr	r2, [r2, #0]
 8101004:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8101008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 810100c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 810100e:	687b      	ldr	r3, [r7, #4]
 8101010:	681b      	ldr	r3, [r3, #0]
 8101012:	68da      	ldr	r2, [r3, #12]
 8101014:	687b      	ldr	r3, [r7, #4]
 8101016:	681b      	ldr	r3, [r3, #0]
 8101018:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 810101c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 810101e:	687b      	ldr	r3, [r7, #4]
 8101020:	691a      	ldr	r2, [r3, #16]
 8101022:	687b      	ldr	r3, [r7, #4]
 8101024:	695b      	ldr	r3, [r3, #20]
 8101026:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 810102a:	687b      	ldr	r3, [r7, #4]
 810102c:	699b      	ldr	r3, [r3, #24]
 810102e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8101030:	687b      	ldr	r3, [r7, #4]
 8101032:	681b      	ldr	r3, [r3, #0]
 8101034:	430a      	orrs	r2, r1
 8101036:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8101038:	687b      	ldr	r3, [r7, #4]
 810103a:	69d9      	ldr	r1, [r3, #28]
 810103c:	687b      	ldr	r3, [r7, #4]
 810103e:	6a1a      	ldr	r2, [r3, #32]
 8101040:	687b      	ldr	r3, [r7, #4]
 8101042:	681b      	ldr	r3, [r3, #0]
 8101044:	430a      	orrs	r2, r1
 8101046:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8101048:	687b      	ldr	r3, [r7, #4]
 810104a:	681b      	ldr	r3, [r3, #0]
 810104c:	681a      	ldr	r2, [r3, #0]
 810104e:	687b      	ldr	r3, [r7, #4]
 8101050:	681b      	ldr	r3, [r3, #0]
 8101052:	f042 0201 	orr.w	r2, r2, #1
 8101056:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101058:	687b      	ldr	r3, [r7, #4]
 810105a:	2200      	movs	r2, #0
 810105c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810105e:	687b      	ldr	r3, [r7, #4]
 8101060:	2220      	movs	r2, #32
 8101062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8101066:	687b      	ldr	r3, [r7, #4]
 8101068:	2200      	movs	r2, #0
 810106a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 810106c:	687b      	ldr	r3, [r7, #4]
 810106e:	2200      	movs	r2, #0
 8101070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8101074:	2300      	movs	r3, #0
}
 8101076:	4618      	mov	r0, r3
 8101078:	3708      	adds	r7, #8
 810107a:	46bd      	mov	sp, r7
 810107c:	bd80      	pop	{r7, pc}
	...

08101080 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8101080:	b580      	push	{r7, lr}
 8101082:	b088      	sub	sp, #32
 8101084:	af02      	add	r7, sp, #8
 8101086:	60f8      	str	r0, [r7, #12]
 8101088:	4608      	mov	r0, r1
 810108a:	4611      	mov	r1, r2
 810108c:	461a      	mov	r2, r3
 810108e:	4603      	mov	r3, r0
 8101090:	817b      	strh	r3, [r7, #10]
 8101092:	460b      	mov	r3, r1
 8101094:	813b      	strh	r3, [r7, #8]
 8101096:	4613      	mov	r3, r2
 8101098:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810109a:	68fb      	ldr	r3, [r7, #12]
 810109c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81010a0:	b2db      	uxtb	r3, r3
 81010a2:	2b20      	cmp	r3, #32
 81010a4:	f040 80f9 	bne.w	810129a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 81010a8:	6a3b      	ldr	r3, [r7, #32]
 81010aa:	2b00      	cmp	r3, #0
 81010ac:	d002      	beq.n	81010b4 <HAL_I2C_Mem_Write+0x34>
 81010ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81010b0:	2b00      	cmp	r3, #0
 81010b2:	d105      	bne.n	81010c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81010b4:	68fb      	ldr	r3, [r7, #12]
 81010b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81010ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 81010bc:	2301      	movs	r3, #1
 81010be:	e0ed      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81010c0:	68fb      	ldr	r3, [r7, #12]
 81010c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81010c6:	2b01      	cmp	r3, #1
 81010c8:	d101      	bne.n	81010ce <HAL_I2C_Mem_Write+0x4e>
 81010ca:	2302      	movs	r3, #2
 81010cc:	e0e6      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
 81010ce:	68fb      	ldr	r3, [r7, #12]
 81010d0:	2201      	movs	r2, #1
 81010d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81010d6:	f7ff fc73 	bl	81009c0 <HAL_GetTick>
 81010da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81010dc:	697b      	ldr	r3, [r7, #20]
 81010de:	9300      	str	r3, [sp, #0]
 81010e0:	2319      	movs	r3, #25
 81010e2:	2201      	movs	r2, #1
 81010e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 81010e8:	68f8      	ldr	r0, [r7, #12]
 81010ea:	f000 fbc9 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 81010ee:	4603      	mov	r3, r0
 81010f0:	2b00      	cmp	r3, #0
 81010f2:	d001      	beq.n	81010f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 81010f4:	2301      	movs	r3, #1
 81010f6:	e0d1      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81010f8:	68fb      	ldr	r3, [r7, #12]
 81010fa:	2221      	movs	r2, #33	@ 0x21
 81010fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8101100:	68fb      	ldr	r3, [r7, #12]
 8101102:	2240      	movs	r2, #64	@ 0x40
 8101104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101108:	68fb      	ldr	r3, [r7, #12]
 810110a:	2200      	movs	r2, #0
 810110c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 810110e:	68fb      	ldr	r3, [r7, #12]
 8101110:	6a3a      	ldr	r2, [r7, #32]
 8101112:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8101114:	68fb      	ldr	r3, [r7, #12]
 8101116:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8101118:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 810111a:	68fb      	ldr	r3, [r7, #12]
 810111c:	2200      	movs	r2, #0
 810111e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8101120:	88f8      	ldrh	r0, [r7, #6]
 8101122:	893a      	ldrh	r2, [r7, #8]
 8101124:	8979      	ldrh	r1, [r7, #10]
 8101126:	697b      	ldr	r3, [r7, #20]
 8101128:	9301      	str	r3, [sp, #4]
 810112a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810112c:	9300      	str	r3, [sp, #0]
 810112e:	4603      	mov	r3, r0
 8101130:	68f8      	ldr	r0, [r7, #12]
 8101132:	f000 fad9 	bl	81016e8 <I2C_RequestMemoryWrite>
 8101136:	4603      	mov	r3, r0
 8101138:	2b00      	cmp	r3, #0
 810113a:	d005      	beq.n	8101148 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 810113c:	68fb      	ldr	r3, [r7, #12]
 810113e:	2200      	movs	r2, #0
 8101140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8101144:	2301      	movs	r3, #1
 8101146:	e0a9      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8101148:	68fb      	ldr	r3, [r7, #12]
 810114a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810114c:	b29b      	uxth	r3, r3
 810114e:	2bff      	cmp	r3, #255	@ 0xff
 8101150:	d90e      	bls.n	8101170 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8101152:	68fb      	ldr	r3, [r7, #12]
 8101154:	22ff      	movs	r2, #255	@ 0xff
 8101156:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8101158:	68fb      	ldr	r3, [r7, #12]
 810115a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810115c:	b2da      	uxtb	r2, r3
 810115e:	8979      	ldrh	r1, [r7, #10]
 8101160:	2300      	movs	r3, #0
 8101162:	9300      	str	r3, [sp, #0]
 8101164:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8101168:	68f8      	ldr	r0, [r7, #12]
 810116a:	f000 fd4d 	bl	8101c08 <I2C_TransferConfig>
 810116e:	e00f      	b.n	8101190 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8101170:	68fb      	ldr	r3, [r7, #12]
 8101172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8101174:	b29a      	uxth	r2, r3
 8101176:	68fb      	ldr	r3, [r7, #12]
 8101178:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 810117a:	68fb      	ldr	r3, [r7, #12]
 810117c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810117e:	b2da      	uxtb	r2, r3
 8101180:	8979      	ldrh	r1, [r7, #10]
 8101182:	2300      	movs	r3, #0
 8101184:	9300      	str	r3, [sp, #0]
 8101186:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 810118a:	68f8      	ldr	r0, [r7, #12]
 810118c:	f000 fd3c 	bl	8101c08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8101190:	697a      	ldr	r2, [r7, #20]
 8101192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8101194:	68f8      	ldr	r0, [r7, #12]
 8101196:	f000 fbcc 	bl	8101932 <I2C_WaitOnTXISFlagUntilTimeout>
 810119a:	4603      	mov	r3, r0
 810119c:	2b00      	cmp	r3, #0
 810119e:	d001      	beq.n	81011a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 81011a0:	2301      	movs	r3, #1
 81011a2:	e07b      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 81011a4:	68fb      	ldr	r3, [r7, #12]
 81011a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81011a8:	781a      	ldrb	r2, [r3, #0]
 81011aa:	68fb      	ldr	r3, [r7, #12]
 81011ac:	681b      	ldr	r3, [r3, #0]
 81011ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81011b0:	68fb      	ldr	r3, [r7, #12]
 81011b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81011b4:	1c5a      	adds	r2, r3, #1
 81011b6:	68fb      	ldr	r3, [r7, #12]
 81011b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 81011ba:	68fb      	ldr	r3, [r7, #12]
 81011bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81011be:	b29b      	uxth	r3, r3
 81011c0:	3b01      	subs	r3, #1
 81011c2:	b29a      	uxth	r2, r3
 81011c4:	68fb      	ldr	r3, [r7, #12]
 81011c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 81011c8:	68fb      	ldr	r3, [r7, #12]
 81011ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81011cc:	3b01      	subs	r3, #1
 81011ce:	b29a      	uxth	r2, r3
 81011d0:	68fb      	ldr	r3, [r7, #12]
 81011d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81011d4:	68fb      	ldr	r3, [r7, #12]
 81011d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81011d8:	b29b      	uxth	r3, r3
 81011da:	2b00      	cmp	r3, #0
 81011dc:	d034      	beq.n	8101248 <HAL_I2C_Mem_Write+0x1c8>
 81011de:	68fb      	ldr	r3, [r7, #12]
 81011e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81011e2:	2b00      	cmp	r3, #0
 81011e4:	d130      	bne.n	8101248 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81011e6:	697b      	ldr	r3, [r7, #20]
 81011e8:	9300      	str	r3, [sp, #0]
 81011ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81011ec:	2200      	movs	r2, #0
 81011ee:	2180      	movs	r1, #128	@ 0x80
 81011f0:	68f8      	ldr	r0, [r7, #12]
 81011f2:	f000 fb45 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 81011f6:	4603      	mov	r3, r0
 81011f8:	2b00      	cmp	r3, #0
 81011fa:	d001      	beq.n	8101200 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 81011fc:	2301      	movs	r3, #1
 81011fe:	e04d      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8101200:	68fb      	ldr	r3, [r7, #12]
 8101202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8101204:	b29b      	uxth	r3, r3
 8101206:	2bff      	cmp	r3, #255	@ 0xff
 8101208:	d90e      	bls.n	8101228 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810120a:	68fb      	ldr	r3, [r7, #12]
 810120c:	22ff      	movs	r2, #255	@ 0xff
 810120e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8101210:	68fb      	ldr	r3, [r7, #12]
 8101212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8101214:	b2da      	uxtb	r2, r3
 8101216:	8979      	ldrh	r1, [r7, #10]
 8101218:	2300      	movs	r3, #0
 810121a:	9300      	str	r3, [sp, #0]
 810121c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8101220:	68f8      	ldr	r0, [r7, #12]
 8101222:	f000 fcf1 	bl	8101c08 <I2C_TransferConfig>
 8101226:	e00f      	b.n	8101248 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8101228:	68fb      	ldr	r3, [r7, #12]
 810122a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810122c:	b29a      	uxth	r2, r3
 810122e:	68fb      	ldr	r3, [r7, #12]
 8101230:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8101232:	68fb      	ldr	r3, [r7, #12]
 8101234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8101236:	b2da      	uxtb	r2, r3
 8101238:	8979      	ldrh	r1, [r7, #10]
 810123a:	2300      	movs	r3, #0
 810123c:	9300      	str	r3, [sp, #0]
 810123e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8101242:	68f8      	ldr	r0, [r7, #12]
 8101244:	f000 fce0 	bl	8101c08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8101248:	68fb      	ldr	r3, [r7, #12]
 810124a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810124c:	b29b      	uxth	r3, r3
 810124e:	2b00      	cmp	r3, #0
 8101250:	d19e      	bne.n	8101190 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8101252:	697a      	ldr	r2, [r7, #20]
 8101254:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8101256:	68f8      	ldr	r0, [r7, #12]
 8101258:	f000 fbb2 	bl	81019c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 810125c:	4603      	mov	r3, r0
 810125e:	2b00      	cmp	r3, #0
 8101260:	d001      	beq.n	8101266 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8101262:	2301      	movs	r3, #1
 8101264:	e01a      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8101266:	68fb      	ldr	r3, [r7, #12]
 8101268:	681b      	ldr	r3, [r3, #0]
 810126a:	2220      	movs	r2, #32
 810126c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810126e:	68fb      	ldr	r3, [r7, #12]
 8101270:	681b      	ldr	r3, [r3, #0]
 8101272:	6859      	ldr	r1, [r3, #4]
 8101274:	68fb      	ldr	r3, [r7, #12]
 8101276:	681a      	ldr	r2, [r3, #0]
 8101278:	4b0a      	ldr	r3, [pc, #40]	@ (81012a4 <HAL_I2C_Mem_Write+0x224>)
 810127a:	400b      	ands	r3, r1
 810127c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810127e:	68fb      	ldr	r3, [r7, #12]
 8101280:	2220      	movs	r2, #32
 8101282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8101286:	68fb      	ldr	r3, [r7, #12]
 8101288:	2200      	movs	r2, #0
 810128a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810128e:	68fb      	ldr	r3, [r7, #12]
 8101290:	2200      	movs	r2, #0
 8101292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8101296:	2300      	movs	r3, #0
 8101298:	e000      	b.n	810129c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 810129a:	2302      	movs	r3, #2
  }
}
 810129c:	4618      	mov	r0, r3
 810129e:	3718      	adds	r7, #24
 81012a0:	46bd      	mov	sp, r7
 81012a2:	bd80      	pop	{r7, pc}
 81012a4:	fe00e800 	.word	0xfe00e800

081012a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81012a8:	b580      	push	{r7, lr}
 81012aa:	b088      	sub	sp, #32
 81012ac:	af02      	add	r7, sp, #8
 81012ae:	60f8      	str	r0, [r7, #12]
 81012b0:	4608      	mov	r0, r1
 81012b2:	4611      	mov	r1, r2
 81012b4:	461a      	mov	r2, r3
 81012b6:	4603      	mov	r3, r0
 81012b8:	817b      	strh	r3, [r7, #10]
 81012ba:	460b      	mov	r3, r1
 81012bc:	813b      	strh	r3, [r7, #8]
 81012be:	4613      	mov	r3, r2
 81012c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81012c2:	68fb      	ldr	r3, [r7, #12]
 81012c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81012c8:	b2db      	uxtb	r3, r3
 81012ca:	2b20      	cmp	r3, #32
 81012cc:	f040 80fd 	bne.w	81014ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 81012d0:	6a3b      	ldr	r3, [r7, #32]
 81012d2:	2b00      	cmp	r3, #0
 81012d4:	d002      	beq.n	81012dc <HAL_I2C_Mem_Read+0x34>
 81012d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81012d8:	2b00      	cmp	r3, #0
 81012da:	d105      	bne.n	81012e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81012dc:	68fb      	ldr	r3, [r7, #12]
 81012de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81012e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 81012e4:	2301      	movs	r3, #1
 81012e6:	e0f1      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81012e8:	68fb      	ldr	r3, [r7, #12]
 81012ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81012ee:	2b01      	cmp	r3, #1
 81012f0:	d101      	bne.n	81012f6 <HAL_I2C_Mem_Read+0x4e>
 81012f2:	2302      	movs	r3, #2
 81012f4:	e0ea      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
 81012f6:	68fb      	ldr	r3, [r7, #12]
 81012f8:	2201      	movs	r2, #1
 81012fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81012fe:	f7ff fb5f 	bl	81009c0 <HAL_GetTick>
 8101302:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8101304:	697b      	ldr	r3, [r7, #20]
 8101306:	9300      	str	r3, [sp, #0]
 8101308:	2319      	movs	r3, #25
 810130a:	2201      	movs	r2, #1
 810130c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8101310:	68f8      	ldr	r0, [r7, #12]
 8101312:	f000 fab5 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 8101316:	4603      	mov	r3, r0
 8101318:	2b00      	cmp	r3, #0
 810131a:	d001      	beq.n	8101320 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 810131c:	2301      	movs	r3, #1
 810131e:	e0d5      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8101320:	68fb      	ldr	r3, [r7, #12]
 8101322:	2222      	movs	r2, #34	@ 0x22
 8101324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8101328:	68fb      	ldr	r3, [r7, #12]
 810132a:	2240      	movs	r2, #64	@ 0x40
 810132c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101330:	68fb      	ldr	r3, [r7, #12]
 8101332:	2200      	movs	r2, #0
 8101334:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8101336:	68fb      	ldr	r3, [r7, #12]
 8101338:	6a3a      	ldr	r2, [r7, #32]
 810133a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 810133c:	68fb      	ldr	r3, [r7, #12]
 810133e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8101340:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8101342:	68fb      	ldr	r3, [r7, #12]
 8101344:	2200      	movs	r2, #0
 8101346:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8101348:	88f8      	ldrh	r0, [r7, #6]
 810134a:	893a      	ldrh	r2, [r7, #8]
 810134c:	8979      	ldrh	r1, [r7, #10]
 810134e:	697b      	ldr	r3, [r7, #20]
 8101350:	9301      	str	r3, [sp, #4]
 8101352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101354:	9300      	str	r3, [sp, #0]
 8101356:	4603      	mov	r3, r0
 8101358:	68f8      	ldr	r0, [r7, #12]
 810135a:	f000 fa19 	bl	8101790 <I2C_RequestMemoryRead>
 810135e:	4603      	mov	r3, r0
 8101360:	2b00      	cmp	r3, #0
 8101362:	d005      	beq.n	8101370 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8101364:	68fb      	ldr	r3, [r7, #12]
 8101366:	2200      	movs	r2, #0
 8101368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 810136c:	2301      	movs	r3, #1
 810136e:	e0ad      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8101370:	68fb      	ldr	r3, [r7, #12]
 8101372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8101374:	b29b      	uxth	r3, r3
 8101376:	2bff      	cmp	r3, #255	@ 0xff
 8101378:	d90e      	bls.n	8101398 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810137a:	68fb      	ldr	r3, [r7, #12]
 810137c:	22ff      	movs	r2, #255	@ 0xff
 810137e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8101380:	68fb      	ldr	r3, [r7, #12]
 8101382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8101384:	b2da      	uxtb	r2, r3
 8101386:	8979      	ldrh	r1, [r7, #10]
 8101388:	4b52      	ldr	r3, [pc, #328]	@ (81014d4 <HAL_I2C_Mem_Read+0x22c>)
 810138a:	9300      	str	r3, [sp, #0]
 810138c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8101390:	68f8      	ldr	r0, [r7, #12]
 8101392:	f000 fc39 	bl	8101c08 <I2C_TransferConfig>
 8101396:	e00f      	b.n	81013b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8101398:	68fb      	ldr	r3, [r7, #12]
 810139a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810139c:	b29a      	uxth	r2, r3
 810139e:	68fb      	ldr	r3, [r7, #12]
 81013a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81013a2:	68fb      	ldr	r3, [r7, #12]
 81013a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81013a6:	b2da      	uxtb	r2, r3
 81013a8:	8979      	ldrh	r1, [r7, #10]
 81013aa:	4b4a      	ldr	r3, [pc, #296]	@ (81014d4 <HAL_I2C_Mem_Read+0x22c>)
 81013ac:	9300      	str	r3, [sp, #0]
 81013ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 81013b2:	68f8      	ldr	r0, [r7, #12]
 81013b4:	f000 fc28 	bl	8101c08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 81013b8:	697b      	ldr	r3, [r7, #20]
 81013ba:	9300      	str	r3, [sp, #0]
 81013bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81013be:	2200      	movs	r2, #0
 81013c0:	2104      	movs	r1, #4
 81013c2:	68f8      	ldr	r0, [r7, #12]
 81013c4:	f000 fa5c 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 81013c8:	4603      	mov	r3, r0
 81013ca:	2b00      	cmp	r3, #0
 81013cc:	d001      	beq.n	81013d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 81013ce:	2301      	movs	r3, #1
 81013d0:	e07c      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 81013d2:	68fb      	ldr	r3, [r7, #12]
 81013d4:	681b      	ldr	r3, [r3, #0]
 81013d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 81013d8:	68fb      	ldr	r3, [r7, #12]
 81013da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81013dc:	b2d2      	uxtb	r2, r2
 81013de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81013e0:	68fb      	ldr	r3, [r7, #12]
 81013e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81013e4:	1c5a      	adds	r2, r3, #1
 81013e6:	68fb      	ldr	r3, [r7, #12]
 81013e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 81013ea:	68fb      	ldr	r3, [r7, #12]
 81013ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81013ee:	3b01      	subs	r3, #1
 81013f0:	b29a      	uxth	r2, r3
 81013f2:	68fb      	ldr	r3, [r7, #12]
 81013f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 81013f6:	68fb      	ldr	r3, [r7, #12]
 81013f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81013fa:	b29b      	uxth	r3, r3
 81013fc:	3b01      	subs	r3, #1
 81013fe:	b29a      	uxth	r2, r3
 8101400:	68fb      	ldr	r3, [r7, #12]
 8101402:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8101404:	68fb      	ldr	r3, [r7, #12]
 8101406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8101408:	b29b      	uxth	r3, r3
 810140a:	2b00      	cmp	r3, #0
 810140c:	d034      	beq.n	8101478 <HAL_I2C_Mem_Read+0x1d0>
 810140e:	68fb      	ldr	r3, [r7, #12]
 8101410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8101412:	2b00      	cmp	r3, #0
 8101414:	d130      	bne.n	8101478 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8101416:	697b      	ldr	r3, [r7, #20]
 8101418:	9300      	str	r3, [sp, #0]
 810141a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810141c:	2200      	movs	r2, #0
 810141e:	2180      	movs	r1, #128	@ 0x80
 8101420:	68f8      	ldr	r0, [r7, #12]
 8101422:	f000 fa2d 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 8101426:	4603      	mov	r3, r0
 8101428:	2b00      	cmp	r3, #0
 810142a:	d001      	beq.n	8101430 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 810142c:	2301      	movs	r3, #1
 810142e:	e04d      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8101430:	68fb      	ldr	r3, [r7, #12]
 8101432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8101434:	b29b      	uxth	r3, r3
 8101436:	2bff      	cmp	r3, #255	@ 0xff
 8101438:	d90e      	bls.n	8101458 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810143a:	68fb      	ldr	r3, [r7, #12]
 810143c:	22ff      	movs	r2, #255	@ 0xff
 810143e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8101440:	68fb      	ldr	r3, [r7, #12]
 8101442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8101444:	b2da      	uxtb	r2, r3
 8101446:	8979      	ldrh	r1, [r7, #10]
 8101448:	2300      	movs	r3, #0
 810144a:	9300      	str	r3, [sp, #0]
 810144c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8101450:	68f8      	ldr	r0, [r7, #12]
 8101452:	f000 fbd9 	bl	8101c08 <I2C_TransferConfig>
 8101456:	e00f      	b.n	8101478 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8101458:	68fb      	ldr	r3, [r7, #12]
 810145a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810145c:	b29a      	uxth	r2, r3
 810145e:	68fb      	ldr	r3, [r7, #12]
 8101460:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8101462:	68fb      	ldr	r3, [r7, #12]
 8101464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8101466:	b2da      	uxtb	r2, r3
 8101468:	8979      	ldrh	r1, [r7, #10]
 810146a:	2300      	movs	r3, #0
 810146c:	9300      	str	r3, [sp, #0]
 810146e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8101472:	68f8      	ldr	r0, [r7, #12]
 8101474:	f000 fbc8 	bl	8101c08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8101478:	68fb      	ldr	r3, [r7, #12]
 810147a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810147c:	b29b      	uxth	r3, r3
 810147e:	2b00      	cmp	r3, #0
 8101480:	d19a      	bne.n	81013b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8101482:	697a      	ldr	r2, [r7, #20]
 8101484:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8101486:	68f8      	ldr	r0, [r7, #12]
 8101488:	f000 fa9a 	bl	81019c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 810148c:	4603      	mov	r3, r0
 810148e:	2b00      	cmp	r3, #0
 8101490:	d001      	beq.n	8101496 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8101492:	2301      	movs	r3, #1
 8101494:	e01a      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8101496:	68fb      	ldr	r3, [r7, #12]
 8101498:	681b      	ldr	r3, [r3, #0]
 810149a:	2220      	movs	r2, #32
 810149c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810149e:	68fb      	ldr	r3, [r7, #12]
 81014a0:	681b      	ldr	r3, [r3, #0]
 81014a2:	6859      	ldr	r1, [r3, #4]
 81014a4:	68fb      	ldr	r3, [r7, #12]
 81014a6:	681a      	ldr	r2, [r3, #0]
 81014a8:	4b0b      	ldr	r3, [pc, #44]	@ (81014d8 <HAL_I2C_Mem_Read+0x230>)
 81014aa:	400b      	ands	r3, r1
 81014ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81014ae:	68fb      	ldr	r3, [r7, #12]
 81014b0:	2220      	movs	r2, #32
 81014b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81014b6:	68fb      	ldr	r3, [r7, #12]
 81014b8:	2200      	movs	r2, #0
 81014ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81014be:	68fb      	ldr	r3, [r7, #12]
 81014c0:	2200      	movs	r2, #0
 81014c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 81014c6:	2300      	movs	r3, #0
 81014c8:	e000      	b.n	81014cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 81014ca:	2302      	movs	r3, #2
  }
}
 81014cc:	4618      	mov	r0, r3
 81014ce:	3718      	adds	r7, #24
 81014d0:	46bd      	mov	sp, r7
 81014d2:	bd80      	pop	{r7, pc}
 81014d4:	80002400 	.word	0x80002400
 81014d8:	fe00e800 	.word	0xfe00e800

081014dc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 81014dc:	b580      	push	{r7, lr}
 81014de:	b08a      	sub	sp, #40	@ 0x28
 81014e0:	af02      	add	r7, sp, #8
 81014e2:	60f8      	str	r0, [r7, #12]
 81014e4:	607a      	str	r2, [r7, #4]
 81014e6:	603b      	str	r3, [r7, #0]
 81014e8:	460b      	mov	r3, r1
 81014ea:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 81014ec:	2300      	movs	r3, #0
 81014ee:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 81014f0:	2300      	movs	r3, #0
 81014f2:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81014f4:	68fb      	ldr	r3, [r7, #12]
 81014f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81014fa:	b2db      	uxtb	r3, r3
 81014fc:	2b20      	cmp	r3, #32
 81014fe:	f040 80ed 	bne.w	81016dc <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8101502:	68fb      	ldr	r3, [r7, #12]
 8101504:	681b      	ldr	r3, [r3, #0]
 8101506:	699b      	ldr	r3, [r3, #24]
 8101508:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810150c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8101510:	d101      	bne.n	8101516 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8101512:	2302      	movs	r3, #2
 8101514:	e0e3      	b.n	81016de <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8101516:	68fb      	ldr	r3, [r7, #12]
 8101518:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 810151c:	2b01      	cmp	r3, #1
 810151e:	d101      	bne.n	8101524 <HAL_I2C_IsDeviceReady+0x48>
 8101520:	2302      	movs	r3, #2
 8101522:	e0dc      	b.n	81016de <HAL_I2C_IsDeviceReady+0x202>
 8101524:	68fb      	ldr	r3, [r7, #12]
 8101526:	2201      	movs	r2, #1
 8101528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 810152c:	68fb      	ldr	r3, [r7, #12]
 810152e:	2224      	movs	r2, #36	@ 0x24
 8101530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101534:	68fb      	ldr	r3, [r7, #12]
 8101536:	2200      	movs	r2, #0
 8101538:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 810153a:	68fb      	ldr	r3, [r7, #12]
 810153c:	68db      	ldr	r3, [r3, #12]
 810153e:	2b01      	cmp	r3, #1
 8101540:	d107      	bne.n	8101552 <HAL_I2C_IsDeviceReady+0x76>
 8101542:	897b      	ldrh	r3, [r7, #10]
 8101544:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8101548:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810154c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8101550:	e006      	b.n	8101560 <HAL_I2C_IsDeviceReady+0x84>
 8101552:	897b      	ldrh	r3, [r7, #10]
 8101554:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8101558:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810155c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8101560:	68fa      	ldr	r2, [r7, #12]
 8101562:	6812      	ldr	r2, [r2, #0]
 8101564:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8101566:	f7ff fa2b 	bl	81009c0 <HAL_GetTick>
 810156a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 810156c:	68fb      	ldr	r3, [r7, #12]
 810156e:	681b      	ldr	r3, [r3, #0]
 8101570:	699b      	ldr	r3, [r3, #24]
 8101572:	f003 0320 	and.w	r3, r3, #32
 8101576:	2b20      	cmp	r3, #32
 8101578:	bf0c      	ite	eq
 810157a:	2301      	moveq	r3, #1
 810157c:	2300      	movne	r3, #0
 810157e:	b2db      	uxtb	r3, r3
 8101580:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8101582:	68fb      	ldr	r3, [r7, #12]
 8101584:	681b      	ldr	r3, [r3, #0]
 8101586:	699b      	ldr	r3, [r3, #24]
 8101588:	f003 0310 	and.w	r3, r3, #16
 810158c:	2b10      	cmp	r3, #16
 810158e:	bf0c      	ite	eq
 8101590:	2301      	moveq	r3, #1
 8101592:	2300      	movne	r3, #0
 8101594:	b2db      	uxtb	r3, r3
 8101596:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8101598:	e034      	b.n	8101604 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 810159a:	683b      	ldr	r3, [r7, #0]
 810159c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 81015a0:	d01a      	beq.n	81015d8 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 81015a2:	f7ff fa0d 	bl	81009c0 <HAL_GetTick>
 81015a6:	4602      	mov	r2, r0
 81015a8:	69bb      	ldr	r3, [r7, #24]
 81015aa:	1ad3      	subs	r3, r2, r3
 81015ac:	683a      	ldr	r2, [r7, #0]
 81015ae:	429a      	cmp	r2, r3
 81015b0:	d302      	bcc.n	81015b8 <HAL_I2C_IsDeviceReady+0xdc>
 81015b2:	683b      	ldr	r3, [r7, #0]
 81015b4:	2b00      	cmp	r3, #0
 81015b6:	d10f      	bne.n	81015d8 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 81015b8:	68fb      	ldr	r3, [r7, #12]
 81015ba:	2220      	movs	r2, #32
 81015bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81015c0:	68fb      	ldr	r3, [r7, #12]
 81015c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81015c4:	f043 0220 	orr.w	r2, r3, #32
 81015c8:	68fb      	ldr	r3, [r7, #12]
 81015ca:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 81015cc:	68fb      	ldr	r3, [r7, #12]
 81015ce:	2200      	movs	r2, #0
 81015d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 81015d4:	2301      	movs	r3, #1
 81015d6:	e082      	b.n	81016de <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 81015d8:	68fb      	ldr	r3, [r7, #12]
 81015da:	681b      	ldr	r3, [r3, #0]
 81015dc:	699b      	ldr	r3, [r3, #24]
 81015de:	f003 0320 	and.w	r3, r3, #32
 81015e2:	2b20      	cmp	r3, #32
 81015e4:	bf0c      	ite	eq
 81015e6:	2301      	moveq	r3, #1
 81015e8:	2300      	movne	r3, #0
 81015ea:	b2db      	uxtb	r3, r3
 81015ec:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 81015ee:	68fb      	ldr	r3, [r7, #12]
 81015f0:	681b      	ldr	r3, [r3, #0]
 81015f2:	699b      	ldr	r3, [r3, #24]
 81015f4:	f003 0310 	and.w	r3, r3, #16
 81015f8:	2b10      	cmp	r3, #16
 81015fa:	bf0c      	ite	eq
 81015fc:	2301      	moveq	r3, #1
 81015fe:	2300      	movne	r3, #0
 8101600:	b2db      	uxtb	r3, r3
 8101602:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8101604:	7fbb      	ldrb	r3, [r7, #30]
 8101606:	2b00      	cmp	r3, #0
 8101608:	d102      	bne.n	8101610 <HAL_I2C_IsDeviceReady+0x134>
 810160a:	7f7b      	ldrb	r3, [r7, #29]
 810160c:	2b00      	cmp	r3, #0
 810160e:	d0c4      	beq.n	810159a <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8101610:	68fb      	ldr	r3, [r7, #12]
 8101612:	681b      	ldr	r3, [r3, #0]
 8101614:	699b      	ldr	r3, [r3, #24]
 8101616:	f003 0310 	and.w	r3, r3, #16
 810161a:	2b10      	cmp	r3, #16
 810161c:	d027      	beq.n	810166e <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 810161e:	69bb      	ldr	r3, [r7, #24]
 8101620:	9300      	str	r3, [sp, #0]
 8101622:	683b      	ldr	r3, [r7, #0]
 8101624:	2200      	movs	r2, #0
 8101626:	2120      	movs	r1, #32
 8101628:	68f8      	ldr	r0, [r7, #12]
 810162a:	f000 f929 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 810162e:	4603      	mov	r3, r0
 8101630:	2b00      	cmp	r3, #0
 8101632:	d00e      	beq.n	8101652 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8101634:	68fb      	ldr	r3, [r7, #12]
 8101636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8101638:	2b04      	cmp	r3, #4
 810163a:	d107      	bne.n	810164c <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810163c:	68fb      	ldr	r3, [r7, #12]
 810163e:	681b      	ldr	r3, [r3, #0]
 8101640:	2220      	movs	r2, #32
 8101642:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101644:	68fb      	ldr	r3, [r7, #12]
 8101646:	2200      	movs	r2, #0
 8101648:	645a      	str	r2, [r3, #68]	@ 0x44
 810164a:	e026      	b.n	810169a <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 810164c:	2301      	movs	r3, #1
 810164e:	77fb      	strb	r3, [r7, #31]
 8101650:	e023      	b.n	810169a <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8101652:	68fb      	ldr	r3, [r7, #12]
 8101654:	681b      	ldr	r3, [r3, #0]
 8101656:	2220      	movs	r2, #32
 8101658:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 810165a:	68fb      	ldr	r3, [r7, #12]
 810165c:	2220      	movs	r2, #32
 810165e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8101662:	68fb      	ldr	r3, [r7, #12]
 8101664:	2200      	movs	r2, #0
 8101666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 810166a:	2300      	movs	r3, #0
 810166c:	e037      	b.n	81016de <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810166e:	68fb      	ldr	r3, [r7, #12]
 8101670:	681b      	ldr	r3, [r3, #0]
 8101672:	2210      	movs	r2, #16
 8101674:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8101676:	69bb      	ldr	r3, [r7, #24]
 8101678:	9300      	str	r3, [sp, #0]
 810167a:	683b      	ldr	r3, [r7, #0]
 810167c:	2200      	movs	r2, #0
 810167e:	2120      	movs	r1, #32
 8101680:	68f8      	ldr	r0, [r7, #12]
 8101682:	f000 f8fd 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 8101686:	4603      	mov	r3, r0
 8101688:	2b00      	cmp	r3, #0
 810168a:	d002      	beq.n	8101692 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 810168c:	2301      	movs	r3, #1
 810168e:	77fb      	strb	r3, [r7, #31]
 8101690:	e003      	b.n	810169a <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8101692:	68fb      	ldr	r3, [r7, #12]
 8101694:	681b      	ldr	r3, [r3, #0]
 8101696:	2220      	movs	r2, #32
 8101698:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 810169a:	697b      	ldr	r3, [r7, #20]
 810169c:	3301      	adds	r3, #1
 810169e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 81016a0:	697b      	ldr	r3, [r7, #20]
 81016a2:	687a      	ldr	r2, [r7, #4]
 81016a4:	429a      	cmp	r2, r3
 81016a6:	d904      	bls.n	81016b2 <HAL_I2C_IsDeviceReady+0x1d6>
 81016a8:	7ffb      	ldrb	r3, [r7, #31]
 81016aa:	2b01      	cmp	r3, #1
 81016ac:	d101      	bne.n	81016b2 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 81016ae:	2300      	movs	r3, #0
 81016b0:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 81016b2:	697b      	ldr	r3, [r7, #20]
 81016b4:	687a      	ldr	r2, [r7, #4]
 81016b6:	429a      	cmp	r2, r3
 81016b8:	f63f af3f 	bhi.w	810153a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 81016bc:	68fb      	ldr	r3, [r7, #12]
 81016be:	2220      	movs	r2, #32
 81016c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81016c4:	68fb      	ldr	r3, [r7, #12]
 81016c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81016c8:	f043 0220 	orr.w	r2, r3, #32
 81016cc:	68fb      	ldr	r3, [r7, #12]
 81016ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81016d0:	68fb      	ldr	r3, [r7, #12]
 81016d2:	2200      	movs	r2, #0
 81016d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 81016d8:	2301      	movs	r3, #1
 81016da:	e000      	b.n	81016de <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 81016dc:	2302      	movs	r3, #2
  }
}
 81016de:	4618      	mov	r0, r3
 81016e0:	3720      	adds	r7, #32
 81016e2:	46bd      	mov	sp, r7
 81016e4:	bd80      	pop	{r7, pc}
	...

081016e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 81016e8:	b580      	push	{r7, lr}
 81016ea:	b086      	sub	sp, #24
 81016ec:	af02      	add	r7, sp, #8
 81016ee:	60f8      	str	r0, [r7, #12]
 81016f0:	4608      	mov	r0, r1
 81016f2:	4611      	mov	r1, r2
 81016f4:	461a      	mov	r2, r3
 81016f6:	4603      	mov	r3, r0
 81016f8:	817b      	strh	r3, [r7, #10]
 81016fa:	460b      	mov	r3, r1
 81016fc:	813b      	strh	r3, [r7, #8]
 81016fe:	4613      	mov	r3, r2
 8101700:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8101702:	88fb      	ldrh	r3, [r7, #6]
 8101704:	b2da      	uxtb	r2, r3
 8101706:	8979      	ldrh	r1, [r7, #10]
 8101708:	4b20      	ldr	r3, [pc, #128]	@ (810178c <I2C_RequestMemoryWrite+0xa4>)
 810170a:	9300      	str	r3, [sp, #0]
 810170c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8101710:	68f8      	ldr	r0, [r7, #12]
 8101712:	f000 fa79 	bl	8101c08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8101716:	69fa      	ldr	r2, [r7, #28]
 8101718:	69b9      	ldr	r1, [r7, #24]
 810171a:	68f8      	ldr	r0, [r7, #12]
 810171c:	f000 f909 	bl	8101932 <I2C_WaitOnTXISFlagUntilTimeout>
 8101720:	4603      	mov	r3, r0
 8101722:	2b00      	cmp	r3, #0
 8101724:	d001      	beq.n	810172a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8101726:	2301      	movs	r3, #1
 8101728:	e02c      	b.n	8101784 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 810172a:	88fb      	ldrh	r3, [r7, #6]
 810172c:	2b01      	cmp	r3, #1
 810172e:	d105      	bne.n	810173c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8101730:	893b      	ldrh	r3, [r7, #8]
 8101732:	b2da      	uxtb	r2, r3
 8101734:	68fb      	ldr	r3, [r7, #12]
 8101736:	681b      	ldr	r3, [r3, #0]
 8101738:	629a      	str	r2, [r3, #40]	@ 0x28
 810173a:	e015      	b.n	8101768 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 810173c:	893b      	ldrh	r3, [r7, #8]
 810173e:	0a1b      	lsrs	r3, r3, #8
 8101740:	b29b      	uxth	r3, r3
 8101742:	b2da      	uxtb	r2, r3
 8101744:	68fb      	ldr	r3, [r7, #12]
 8101746:	681b      	ldr	r3, [r3, #0]
 8101748:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810174a:	69fa      	ldr	r2, [r7, #28]
 810174c:	69b9      	ldr	r1, [r7, #24]
 810174e:	68f8      	ldr	r0, [r7, #12]
 8101750:	f000 f8ef 	bl	8101932 <I2C_WaitOnTXISFlagUntilTimeout>
 8101754:	4603      	mov	r3, r0
 8101756:	2b00      	cmp	r3, #0
 8101758:	d001      	beq.n	810175e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 810175a:	2301      	movs	r3, #1
 810175c:	e012      	b.n	8101784 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 810175e:	893b      	ldrh	r3, [r7, #8]
 8101760:	b2da      	uxtb	r2, r3
 8101762:	68fb      	ldr	r3, [r7, #12]
 8101764:	681b      	ldr	r3, [r3, #0]
 8101766:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8101768:	69fb      	ldr	r3, [r7, #28]
 810176a:	9300      	str	r3, [sp, #0]
 810176c:	69bb      	ldr	r3, [r7, #24]
 810176e:	2200      	movs	r2, #0
 8101770:	2180      	movs	r1, #128	@ 0x80
 8101772:	68f8      	ldr	r0, [r7, #12]
 8101774:	f000 f884 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 8101778:	4603      	mov	r3, r0
 810177a:	2b00      	cmp	r3, #0
 810177c:	d001      	beq.n	8101782 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 810177e:	2301      	movs	r3, #1
 8101780:	e000      	b.n	8101784 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8101782:	2300      	movs	r3, #0
}
 8101784:	4618      	mov	r0, r3
 8101786:	3710      	adds	r7, #16
 8101788:	46bd      	mov	sp, r7
 810178a:	bd80      	pop	{r7, pc}
 810178c:	80002000 	.word	0x80002000

08101790 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8101790:	b580      	push	{r7, lr}
 8101792:	b086      	sub	sp, #24
 8101794:	af02      	add	r7, sp, #8
 8101796:	60f8      	str	r0, [r7, #12]
 8101798:	4608      	mov	r0, r1
 810179a:	4611      	mov	r1, r2
 810179c:	461a      	mov	r2, r3
 810179e:	4603      	mov	r3, r0
 81017a0:	817b      	strh	r3, [r7, #10]
 81017a2:	460b      	mov	r3, r1
 81017a4:	813b      	strh	r3, [r7, #8]
 81017a6:	4613      	mov	r3, r2
 81017a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 81017aa:	88fb      	ldrh	r3, [r7, #6]
 81017ac:	b2da      	uxtb	r2, r3
 81017ae:	8979      	ldrh	r1, [r7, #10]
 81017b0:	4b20      	ldr	r3, [pc, #128]	@ (8101834 <I2C_RequestMemoryRead+0xa4>)
 81017b2:	9300      	str	r3, [sp, #0]
 81017b4:	2300      	movs	r3, #0
 81017b6:	68f8      	ldr	r0, [r7, #12]
 81017b8:	f000 fa26 	bl	8101c08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81017bc:	69fa      	ldr	r2, [r7, #28]
 81017be:	69b9      	ldr	r1, [r7, #24]
 81017c0:	68f8      	ldr	r0, [r7, #12]
 81017c2:	f000 f8b6 	bl	8101932 <I2C_WaitOnTXISFlagUntilTimeout>
 81017c6:	4603      	mov	r3, r0
 81017c8:	2b00      	cmp	r3, #0
 81017ca:	d001      	beq.n	81017d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 81017cc:	2301      	movs	r3, #1
 81017ce:	e02c      	b.n	810182a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 81017d0:	88fb      	ldrh	r3, [r7, #6]
 81017d2:	2b01      	cmp	r3, #1
 81017d4:	d105      	bne.n	81017e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81017d6:	893b      	ldrh	r3, [r7, #8]
 81017d8:	b2da      	uxtb	r2, r3
 81017da:	68fb      	ldr	r3, [r7, #12]
 81017dc:	681b      	ldr	r3, [r3, #0]
 81017de:	629a      	str	r2, [r3, #40]	@ 0x28
 81017e0:	e015      	b.n	810180e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 81017e2:	893b      	ldrh	r3, [r7, #8]
 81017e4:	0a1b      	lsrs	r3, r3, #8
 81017e6:	b29b      	uxth	r3, r3
 81017e8:	b2da      	uxtb	r2, r3
 81017ea:	68fb      	ldr	r3, [r7, #12]
 81017ec:	681b      	ldr	r3, [r3, #0]
 81017ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81017f0:	69fa      	ldr	r2, [r7, #28]
 81017f2:	69b9      	ldr	r1, [r7, #24]
 81017f4:	68f8      	ldr	r0, [r7, #12]
 81017f6:	f000 f89c 	bl	8101932 <I2C_WaitOnTXISFlagUntilTimeout>
 81017fa:	4603      	mov	r3, r0
 81017fc:	2b00      	cmp	r3, #0
 81017fe:	d001      	beq.n	8101804 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8101800:	2301      	movs	r3, #1
 8101802:	e012      	b.n	810182a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8101804:	893b      	ldrh	r3, [r7, #8]
 8101806:	b2da      	uxtb	r2, r3
 8101808:	68fb      	ldr	r3, [r7, #12]
 810180a:	681b      	ldr	r3, [r3, #0]
 810180c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 810180e:	69fb      	ldr	r3, [r7, #28]
 8101810:	9300      	str	r3, [sp, #0]
 8101812:	69bb      	ldr	r3, [r7, #24]
 8101814:	2200      	movs	r2, #0
 8101816:	2140      	movs	r1, #64	@ 0x40
 8101818:	68f8      	ldr	r0, [r7, #12]
 810181a:	f000 f831 	bl	8101880 <I2C_WaitOnFlagUntilTimeout>
 810181e:	4603      	mov	r3, r0
 8101820:	2b00      	cmp	r3, #0
 8101822:	d001      	beq.n	8101828 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8101824:	2301      	movs	r3, #1
 8101826:	e000      	b.n	810182a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8101828:	2300      	movs	r3, #0
}
 810182a:	4618      	mov	r0, r3
 810182c:	3710      	adds	r7, #16
 810182e:	46bd      	mov	sp, r7
 8101830:	bd80      	pop	{r7, pc}
 8101832:	bf00      	nop
 8101834:	80002000 	.word	0x80002000

08101838 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8101838:	b480      	push	{r7}
 810183a:	b083      	sub	sp, #12
 810183c:	af00      	add	r7, sp, #0
 810183e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8101840:	687b      	ldr	r3, [r7, #4]
 8101842:	681b      	ldr	r3, [r3, #0]
 8101844:	699b      	ldr	r3, [r3, #24]
 8101846:	f003 0302 	and.w	r3, r3, #2
 810184a:	2b02      	cmp	r3, #2
 810184c:	d103      	bne.n	8101856 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 810184e:	687b      	ldr	r3, [r7, #4]
 8101850:	681b      	ldr	r3, [r3, #0]
 8101852:	2200      	movs	r2, #0
 8101854:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8101856:	687b      	ldr	r3, [r7, #4]
 8101858:	681b      	ldr	r3, [r3, #0]
 810185a:	699b      	ldr	r3, [r3, #24]
 810185c:	f003 0301 	and.w	r3, r3, #1
 8101860:	2b01      	cmp	r3, #1
 8101862:	d007      	beq.n	8101874 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8101864:	687b      	ldr	r3, [r7, #4]
 8101866:	681b      	ldr	r3, [r3, #0]
 8101868:	699a      	ldr	r2, [r3, #24]
 810186a:	687b      	ldr	r3, [r7, #4]
 810186c:	681b      	ldr	r3, [r3, #0]
 810186e:	f042 0201 	orr.w	r2, r2, #1
 8101872:	619a      	str	r2, [r3, #24]
  }
}
 8101874:	bf00      	nop
 8101876:	370c      	adds	r7, #12
 8101878:	46bd      	mov	sp, r7
 810187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810187e:	4770      	bx	lr

08101880 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8101880:	b580      	push	{r7, lr}
 8101882:	b084      	sub	sp, #16
 8101884:	af00      	add	r7, sp, #0
 8101886:	60f8      	str	r0, [r7, #12]
 8101888:	60b9      	str	r1, [r7, #8]
 810188a:	603b      	str	r3, [r7, #0]
 810188c:	4613      	mov	r3, r2
 810188e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8101890:	e03b      	b.n	810190a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8101892:	69ba      	ldr	r2, [r7, #24]
 8101894:	6839      	ldr	r1, [r7, #0]
 8101896:	68f8      	ldr	r0, [r7, #12]
 8101898:	f000 f8d6 	bl	8101a48 <I2C_IsErrorOccurred>
 810189c:	4603      	mov	r3, r0
 810189e:	2b00      	cmp	r3, #0
 81018a0:	d001      	beq.n	81018a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 81018a2:	2301      	movs	r3, #1
 81018a4:	e041      	b.n	810192a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81018a6:	683b      	ldr	r3, [r7, #0]
 81018a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 81018ac:	d02d      	beq.n	810190a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81018ae:	f7ff f887 	bl	81009c0 <HAL_GetTick>
 81018b2:	4602      	mov	r2, r0
 81018b4:	69bb      	ldr	r3, [r7, #24]
 81018b6:	1ad3      	subs	r3, r2, r3
 81018b8:	683a      	ldr	r2, [r7, #0]
 81018ba:	429a      	cmp	r2, r3
 81018bc:	d302      	bcc.n	81018c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 81018be:	683b      	ldr	r3, [r7, #0]
 81018c0:	2b00      	cmp	r3, #0
 81018c2:	d122      	bne.n	810190a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 81018c4:	68fb      	ldr	r3, [r7, #12]
 81018c6:	681b      	ldr	r3, [r3, #0]
 81018c8:	699a      	ldr	r2, [r3, #24]
 81018ca:	68bb      	ldr	r3, [r7, #8]
 81018cc:	4013      	ands	r3, r2
 81018ce:	68ba      	ldr	r2, [r7, #8]
 81018d0:	429a      	cmp	r2, r3
 81018d2:	bf0c      	ite	eq
 81018d4:	2301      	moveq	r3, #1
 81018d6:	2300      	movne	r3, #0
 81018d8:	b2db      	uxtb	r3, r3
 81018da:	461a      	mov	r2, r3
 81018dc:	79fb      	ldrb	r3, [r7, #7]
 81018de:	429a      	cmp	r2, r3
 81018e0:	d113      	bne.n	810190a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81018e2:	68fb      	ldr	r3, [r7, #12]
 81018e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81018e6:	f043 0220 	orr.w	r2, r3, #32
 81018ea:	68fb      	ldr	r3, [r7, #12]
 81018ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 81018ee:	68fb      	ldr	r3, [r7, #12]
 81018f0:	2220      	movs	r2, #32
 81018f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 81018f6:	68fb      	ldr	r3, [r7, #12]
 81018f8:	2200      	movs	r2, #0
 81018fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 81018fe:	68fb      	ldr	r3, [r7, #12]
 8101900:	2200      	movs	r2, #0
 8101902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8101906:	2301      	movs	r3, #1
 8101908:	e00f      	b.n	810192a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810190a:	68fb      	ldr	r3, [r7, #12]
 810190c:	681b      	ldr	r3, [r3, #0]
 810190e:	699a      	ldr	r2, [r3, #24]
 8101910:	68bb      	ldr	r3, [r7, #8]
 8101912:	4013      	ands	r3, r2
 8101914:	68ba      	ldr	r2, [r7, #8]
 8101916:	429a      	cmp	r2, r3
 8101918:	bf0c      	ite	eq
 810191a:	2301      	moveq	r3, #1
 810191c:	2300      	movne	r3, #0
 810191e:	b2db      	uxtb	r3, r3
 8101920:	461a      	mov	r2, r3
 8101922:	79fb      	ldrb	r3, [r7, #7]
 8101924:	429a      	cmp	r2, r3
 8101926:	d0b4      	beq.n	8101892 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8101928:	2300      	movs	r3, #0
}
 810192a:	4618      	mov	r0, r3
 810192c:	3710      	adds	r7, #16
 810192e:	46bd      	mov	sp, r7
 8101930:	bd80      	pop	{r7, pc}

08101932 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8101932:	b580      	push	{r7, lr}
 8101934:	b084      	sub	sp, #16
 8101936:	af00      	add	r7, sp, #0
 8101938:	60f8      	str	r0, [r7, #12]
 810193a:	60b9      	str	r1, [r7, #8]
 810193c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810193e:	e033      	b.n	81019a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8101940:	687a      	ldr	r2, [r7, #4]
 8101942:	68b9      	ldr	r1, [r7, #8]
 8101944:	68f8      	ldr	r0, [r7, #12]
 8101946:	f000 f87f 	bl	8101a48 <I2C_IsErrorOccurred>
 810194a:	4603      	mov	r3, r0
 810194c:	2b00      	cmp	r3, #0
 810194e:	d001      	beq.n	8101954 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8101950:	2301      	movs	r3, #1
 8101952:	e031      	b.n	81019b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8101954:	68bb      	ldr	r3, [r7, #8]
 8101956:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810195a:	d025      	beq.n	81019a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810195c:	f7ff f830 	bl	81009c0 <HAL_GetTick>
 8101960:	4602      	mov	r2, r0
 8101962:	687b      	ldr	r3, [r7, #4]
 8101964:	1ad3      	subs	r3, r2, r3
 8101966:	68ba      	ldr	r2, [r7, #8]
 8101968:	429a      	cmp	r2, r3
 810196a:	d302      	bcc.n	8101972 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 810196c:	68bb      	ldr	r3, [r7, #8]
 810196e:	2b00      	cmp	r3, #0
 8101970:	d11a      	bne.n	81019a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8101972:	68fb      	ldr	r3, [r7, #12]
 8101974:	681b      	ldr	r3, [r3, #0]
 8101976:	699b      	ldr	r3, [r3, #24]
 8101978:	f003 0302 	and.w	r3, r3, #2
 810197c:	2b02      	cmp	r3, #2
 810197e:	d013      	beq.n	81019a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8101980:	68fb      	ldr	r3, [r7, #12]
 8101982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8101984:	f043 0220 	orr.w	r2, r3, #32
 8101988:	68fb      	ldr	r3, [r7, #12]
 810198a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 810198c:	68fb      	ldr	r3, [r7, #12]
 810198e:	2220      	movs	r2, #32
 8101990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8101994:	68fb      	ldr	r3, [r7, #12]
 8101996:	2200      	movs	r2, #0
 8101998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 810199c:	68fb      	ldr	r3, [r7, #12]
 810199e:	2200      	movs	r2, #0
 81019a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 81019a4:	2301      	movs	r3, #1
 81019a6:	e007      	b.n	81019b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81019a8:	68fb      	ldr	r3, [r7, #12]
 81019aa:	681b      	ldr	r3, [r3, #0]
 81019ac:	699b      	ldr	r3, [r3, #24]
 81019ae:	f003 0302 	and.w	r3, r3, #2
 81019b2:	2b02      	cmp	r3, #2
 81019b4:	d1c4      	bne.n	8101940 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 81019b6:	2300      	movs	r3, #0
}
 81019b8:	4618      	mov	r0, r3
 81019ba:	3710      	adds	r7, #16
 81019bc:	46bd      	mov	sp, r7
 81019be:	bd80      	pop	{r7, pc}

081019c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 81019c0:	b580      	push	{r7, lr}
 81019c2:	b084      	sub	sp, #16
 81019c4:	af00      	add	r7, sp, #0
 81019c6:	60f8      	str	r0, [r7, #12]
 81019c8:	60b9      	str	r1, [r7, #8]
 81019ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81019cc:	e02f      	b.n	8101a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81019ce:	687a      	ldr	r2, [r7, #4]
 81019d0:	68b9      	ldr	r1, [r7, #8]
 81019d2:	68f8      	ldr	r0, [r7, #12]
 81019d4:	f000 f838 	bl	8101a48 <I2C_IsErrorOccurred>
 81019d8:	4603      	mov	r3, r0
 81019da:	2b00      	cmp	r3, #0
 81019dc:	d001      	beq.n	81019e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81019de:	2301      	movs	r3, #1
 81019e0:	e02d      	b.n	8101a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81019e2:	f7fe ffed 	bl	81009c0 <HAL_GetTick>
 81019e6:	4602      	mov	r2, r0
 81019e8:	687b      	ldr	r3, [r7, #4]
 81019ea:	1ad3      	subs	r3, r2, r3
 81019ec:	68ba      	ldr	r2, [r7, #8]
 81019ee:	429a      	cmp	r2, r3
 81019f0:	d302      	bcc.n	81019f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 81019f2:	68bb      	ldr	r3, [r7, #8]
 81019f4:	2b00      	cmp	r3, #0
 81019f6:	d11a      	bne.n	8101a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 81019f8:	68fb      	ldr	r3, [r7, #12]
 81019fa:	681b      	ldr	r3, [r3, #0]
 81019fc:	699b      	ldr	r3, [r3, #24]
 81019fe:	f003 0320 	and.w	r3, r3, #32
 8101a02:	2b20      	cmp	r3, #32
 8101a04:	d013      	beq.n	8101a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8101a06:	68fb      	ldr	r3, [r7, #12]
 8101a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8101a0a:	f043 0220 	orr.w	r2, r3, #32
 8101a0e:	68fb      	ldr	r3, [r7, #12]
 8101a10:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8101a12:	68fb      	ldr	r3, [r7, #12]
 8101a14:	2220      	movs	r2, #32
 8101a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8101a1a:	68fb      	ldr	r3, [r7, #12]
 8101a1c:	2200      	movs	r2, #0
 8101a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8101a22:	68fb      	ldr	r3, [r7, #12]
 8101a24:	2200      	movs	r2, #0
 8101a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8101a2a:	2301      	movs	r3, #1
 8101a2c:	e007      	b.n	8101a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8101a2e:	68fb      	ldr	r3, [r7, #12]
 8101a30:	681b      	ldr	r3, [r3, #0]
 8101a32:	699b      	ldr	r3, [r3, #24]
 8101a34:	f003 0320 	and.w	r3, r3, #32
 8101a38:	2b20      	cmp	r3, #32
 8101a3a:	d1c8      	bne.n	81019ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8101a3c:	2300      	movs	r3, #0
}
 8101a3e:	4618      	mov	r0, r3
 8101a40:	3710      	adds	r7, #16
 8101a42:	46bd      	mov	sp, r7
 8101a44:	bd80      	pop	{r7, pc}
	...

08101a48 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8101a48:	b580      	push	{r7, lr}
 8101a4a:	b08a      	sub	sp, #40	@ 0x28
 8101a4c:	af00      	add	r7, sp, #0
 8101a4e:	60f8      	str	r0, [r7, #12]
 8101a50:	60b9      	str	r1, [r7, #8]
 8101a52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8101a54:	2300      	movs	r3, #0
 8101a56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8101a5a:	68fb      	ldr	r3, [r7, #12]
 8101a5c:	681b      	ldr	r3, [r3, #0]
 8101a5e:	699b      	ldr	r3, [r3, #24]
 8101a60:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8101a62:	2300      	movs	r3, #0
 8101a64:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8101a66:	687b      	ldr	r3, [r7, #4]
 8101a68:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8101a6a:	69bb      	ldr	r3, [r7, #24]
 8101a6c:	f003 0310 	and.w	r3, r3, #16
 8101a70:	2b00      	cmp	r3, #0
 8101a72:	d068      	beq.n	8101b46 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8101a74:	68fb      	ldr	r3, [r7, #12]
 8101a76:	681b      	ldr	r3, [r3, #0]
 8101a78:	2210      	movs	r2, #16
 8101a7a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8101a7c:	e049      	b.n	8101b12 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8101a7e:	68bb      	ldr	r3, [r7, #8]
 8101a80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8101a84:	d045      	beq.n	8101b12 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8101a86:	f7fe ff9b 	bl	81009c0 <HAL_GetTick>
 8101a8a:	4602      	mov	r2, r0
 8101a8c:	69fb      	ldr	r3, [r7, #28]
 8101a8e:	1ad3      	subs	r3, r2, r3
 8101a90:	68ba      	ldr	r2, [r7, #8]
 8101a92:	429a      	cmp	r2, r3
 8101a94:	d302      	bcc.n	8101a9c <I2C_IsErrorOccurred+0x54>
 8101a96:	68bb      	ldr	r3, [r7, #8]
 8101a98:	2b00      	cmp	r3, #0
 8101a9a:	d13a      	bne.n	8101b12 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8101a9c:	68fb      	ldr	r3, [r7, #12]
 8101a9e:	681b      	ldr	r3, [r3, #0]
 8101aa0:	685b      	ldr	r3, [r3, #4]
 8101aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101aa6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8101aa8:	68fb      	ldr	r3, [r7, #12]
 8101aaa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8101aae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8101ab0:	68fb      	ldr	r3, [r7, #12]
 8101ab2:	681b      	ldr	r3, [r3, #0]
 8101ab4:	699b      	ldr	r3, [r3, #24]
 8101ab6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8101aba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8101abe:	d121      	bne.n	8101b04 <I2C_IsErrorOccurred+0xbc>
 8101ac0:	697b      	ldr	r3, [r7, #20]
 8101ac2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101ac6:	d01d      	beq.n	8101b04 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8101ac8:	7cfb      	ldrb	r3, [r7, #19]
 8101aca:	2b20      	cmp	r3, #32
 8101acc:	d01a      	beq.n	8101b04 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8101ace:	68fb      	ldr	r3, [r7, #12]
 8101ad0:	681b      	ldr	r3, [r3, #0]
 8101ad2:	685a      	ldr	r2, [r3, #4]
 8101ad4:	68fb      	ldr	r3, [r7, #12]
 8101ad6:	681b      	ldr	r3, [r3, #0]
 8101ad8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8101adc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8101ade:	f7fe ff6f 	bl	81009c0 <HAL_GetTick>
 8101ae2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8101ae4:	e00e      	b.n	8101b04 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8101ae6:	f7fe ff6b 	bl	81009c0 <HAL_GetTick>
 8101aea:	4602      	mov	r2, r0
 8101aec:	69fb      	ldr	r3, [r7, #28]
 8101aee:	1ad3      	subs	r3, r2, r3
 8101af0:	2b19      	cmp	r3, #25
 8101af2:	d907      	bls.n	8101b04 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8101af4:	6a3b      	ldr	r3, [r7, #32]
 8101af6:	f043 0320 	orr.w	r3, r3, #32
 8101afa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8101afc:	2301      	movs	r3, #1
 8101afe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8101b02:	e006      	b.n	8101b12 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8101b04:	68fb      	ldr	r3, [r7, #12]
 8101b06:	681b      	ldr	r3, [r3, #0]
 8101b08:	699b      	ldr	r3, [r3, #24]
 8101b0a:	f003 0320 	and.w	r3, r3, #32
 8101b0e:	2b20      	cmp	r3, #32
 8101b10:	d1e9      	bne.n	8101ae6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8101b12:	68fb      	ldr	r3, [r7, #12]
 8101b14:	681b      	ldr	r3, [r3, #0]
 8101b16:	699b      	ldr	r3, [r3, #24]
 8101b18:	f003 0320 	and.w	r3, r3, #32
 8101b1c:	2b20      	cmp	r3, #32
 8101b1e:	d003      	beq.n	8101b28 <I2C_IsErrorOccurred+0xe0>
 8101b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101b24:	2b00      	cmp	r3, #0
 8101b26:	d0aa      	beq.n	8101a7e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8101b28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101b2c:	2b00      	cmp	r3, #0
 8101b2e:	d103      	bne.n	8101b38 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8101b30:	68fb      	ldr	r3, [r7, #12]
 8101b32:	681b      	ldr	r3, [r3, #0]
 8101b34:	2220      	movs	r2, #32
 8101b36:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8101b38:	6a3b      	ldr	r3, [r7, #32]
 8101b3a:	f043 0304 	orr.w	r3, r3, #4
 8101b3e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8101b40:	2301      	movs	r3, #1
 8101b42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8101b46:	68fb      	ldr	r3, [r7, #12]
 8101b48:	681b      	ldr	r3, [r3, #0]
 8101b4a:	699b      	ldr	r3, [r3, #24]
 8101b4c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8101b4e:	69bb      	ldr	r3, [r7, #24]
 8101b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101b54:	2b00      	cmp	r3, #0
 8101b56:	d00b      	beq.n	8101b70 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8101b58:	6a3b      	ldr	r3, [r7, #32]
 8101b5a:	f043 0301 	orr.w	r3, r3, #1
 8101b5e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8101b60:	68fb      	ldr	r3, [r7, #12]
 8101b62:	681b      	ldr	r3, [r3, #0]
 8101b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101b68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8101b6a:	2301      	movs	r3, #1
 8101b6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8101b70:	69bb      	ldr	r3, [r7, #24]
 8101b72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101b76:	2b00      	cmp	r3, #0
 8101b78:	d00b      	beq.n	8101b92 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8101b7a:	6a3b      	ldr	r3, [r7, #32]
 8101b7c:	f043 0308 	orr.w	r3, r3, #8
 8101b80:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8101b82:	68fb      	ldr	r3, [r7, #12]
 8101b84:	681b      	ldr	r3, [r3, #0]
 8101b86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8101b8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8101b8c:	2301      	movs	r3, #1
 8101b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8101b92:	69bb      	ldr	r3, [r7, #24]
 8101b94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101b98:	2b00      	cmp	r3, #0
 8101b9a:	d00b      	beq.n	8101bb4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8101b9c:	6a3b      	ldr	r3, [r7, #32]
 8101b9e:	f043 0302 	orr.w	r3, r3, #2
 8101ba2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8101ba4:	68fb      	ldr	r3, [r7, #12]
 8101ba6:	681b      	ldr	r3, [r3, #0]
 8101ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8101bac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8101bae:	2301      	movs	r3, #1
 8101bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8101bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101bb8:	2b00      	cmp	r3, #0
 8101bba:	d01c      	beq.n	8101bf6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8101bbc:	68f8      	ldr	r0, [r7, #12]
 8101bbe:	f7ff fe3b 	bl	8101838 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8101bc2:	68fb      	ldr	r3, [r7, #12]
 8101bc4:	681b      	ldr	r3, [r3, #0]
 8101bc6:	6859      	ldr	r1, [r3, #4]
 8101bc8:	68fb      	ldr	r3, [r7, #12]
 8101bca:	681a      	ldr	r2, [r3, #0]
 8101bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8101c04 <I2C_IsErrorOccurred+0x1bc>)
 8101bce:	400b      	ands	r3, r1
 8101bd0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8101bd2:	68fb      	ldr	r3, [r7, #12]
 8101bd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8101bd6:	6a3b      	ldr	r3, [r7, #32]
 8101bd8:	431a      	orrs	r2, r3
 8101bda:	68fb      	ldr	r3, [r7, #12]
 8101bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8101bde:	68fb      	ldr	r3, [r7, #12]
 8101be0:	2220      	movs	r2, #32
 8101be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8101be6:	68fb      	ldr	r3, [r7, #12]
 8101be8:	2200      	movs	r2, #0
 8101bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101bee:	68fb      	ldr	r3, [r7, #12]
 8101bf0:	2200      	movs	r2, #0
 8101bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8101bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8101bfa:	4618      	mov	r0, r3
 8101bfc:	3728      	adds	r7, #40	@ 0x28
 8101bfe:	46bd      	mov	sp, r7
 8101c00:	bd80      	pop	{r7, pc}
 8101c02:	bf00      	nop
 8101c04:	fe00e800 	.word	0xfe00e800

08101c08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8101c08:	b480      	push	{r7}
 8101c0a:	b087      	sub	sp, #28
 8101c0c:	af00      	add	r7, sp, #0
 8101c0e:	60f8      	str	r0, [r7, #12]
 8101c10:	607b      	str	r3, [r7, #4]
 8101c12:	460b      	mov	r3, r1
 8101c14:	817b      	strh	r3, [r7, #10]
 8101c16:	4613      	mov	r3, r2
 8101c18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8101c1a:	897b      	ldrh	r3, [r7, #10]
 8101c1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8101c20:	7a7b      	ldrb	r3, [r7, #9]
 8101c22:	041b      	lsls	r3, r3, #16
 8101c24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8101c28:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8101c2a:	687b      	ldr	r3, [r7, #4]
 8101c2c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8101c2e:	6a3b      	ldr	r3, [r7, #32]
 8101c30:	4313      	orrs	r3, r2
 8101c32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8101c36:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8101c38:	68fb      	ldr	r3, [r7, #12]
 8101c3a:	681b      	ldr	r3, [r3, #0]
 8101c3c:	685a      	ldr	r2, [r3, #4]
 8101c3e:	6a3b      	ldr	r3, [r7, #32]
 8101c40:	0d5b      	lsrs	r3, r3, #21
 8101c42:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8101c46:	4b08      	ldr	r3, [pc, #32]	@ (8101c68 <I2C_TransferConfig+0x60>)
 8101c48:	430b      	orrs	r3, r1
 8101c4a:	43db      	mvns	r3, r3
 8101c4c:	ea02 0103 	and.w	r1, r2, r3
 8101c50:	68fb      	ldr	r3, [r7, #12]
 8101c52:	681b      	ldr	r3, [r3, #0]
 8101c54:	697a      	ldr	r2, [r7, #20]
 8101c56:	430a      	orrs	r2, r1
 8101c58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8101c5a:	bf00      	nop
 8101c5c:	371c      	adds	r7, #28
 8101c5e:	46bd      	mov	sp, r7
 8101c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c64:	4770      	bx	lr
 8101c66:	bf00      	nop
 8101c68:	03ff63ff 	.word	0x03ff63ff

08101c6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8101c6c:	b480      	push	{r7}
 8101c6e:	b083      	sub	sp, #12
 8101c70:	af00      	add	r7, sp, #0
 8101c72:	6078      	str	r0, [r7, #4]
 8101c74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8101c76:	687b      	ldr	r3, [r7, #4]
 8101c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8101c7c:	b2db      	uxtb	r3, r3
 8101c7e:	2b20      	cmp	r3, #32
 8101c80:	d138      	bne.n	8101cf4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8101c82:	687b      	ldr	r3, [r7, #4]
 8101c84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8101c88:	2b01      	cmp	r3, #1
 8101c8a:	d101      	bne.n	8101c90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8101c8c:	2302      	movs	r3, #2
 8101c8e:	e032      	b.n	8101cf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8101c90:	687b      	ldr	r3, [r7, #4]
 8101c92:	2201      	movs	r2, #1
 8101c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8101c98:	687b      	ldr	r3, [r7, #4]
 8101c9a:	2224      	movs	r2, #36	@ 0x24
 8101c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8101ca0:	687b      	ldr	r3, [r7, #4]
 8101ca2:	681b      	ldr	r3, [r3, #0]
 8101ca4:	681a      	ldr	r2, [r3, #0]
 8101ca6:	687b      	ldr	r3, [r7, #4]
 8101ca8:	681b      	ldr	r3, [r3, #0]
 8101caa:	f022 0201 	bic.w	r2, r2, #1
 8101cae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8101cb0:	687b      	ldr	r3, [r7, #4]
 8101cb2:	681b      	ldr	r3, [r3, #0]
 8101cb4:	681a      	ldr	r2, [r3, #0]
 8101cb6:	687b      	ldr	r3, [r7, #4]
 8101cb8:	681b      	ldr	r3, [r3, #0]
 8101cba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8101cbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8101cc0:	687b      	ldr	r3, [r7, #4]
 8101cc2:	681b      	ldr	r3, [r3, #0]
 8101cc4:	6819      	ldr	r1, [r3, #0]
 8101cc6:	687b      	ldr	r3, [r7, #4]
 8101cc8:	681b      	ldr	r3, [r3, #0]
 8101cca:	683a      	ldr	r2, [r7, #0]
 8101ccc:	430a      	orrs	r2, r1
 8101cce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8101cd0:	687b      	ldr	r3, [r7, #4]
 8101cd2:	681b      	ldr	r3, [r3, #0]
 8101cd4:	681a      	ldr	r2, [r3, #0]
 8101cd6:	687b      	ldr	r3, [r7, #4]
 8101cd8:	681b      	ldr	r3, [r3, #0]
 8101cda:	f042 0201 	orr.w	r2, r2, #1
 8101cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8101ce0:	687b      	ldr	r3, [r7, #4]
 8101ce2:	2220      	movs	r2, #32
 8101ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101ce8:	687b      	ldr	r3, [r7, #4]
 8101cea:	2200      	movs	r2, #0
 8101cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8101cf0:	2300      	movs	r3, #0
 8101cf2:	e000      	b.n	8101cf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8101cf4:	2302      	movs	r3, #2
  }
}
 8101cf6:	4618      	mov	r0, r3
 8101cf8:	370c      	adds	r7, #12
 8101cfa:	46bd      	mov	sp, r7
 8101cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d00:	4770      	bx	lr

08101d02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8101d02:	b480      	push	{r7}
 8101d04:	b085      	sub	sp, #20
 8101d06:	af00      	add	r7, sp, #0
 8101d08:	6078      	str	r0, [r7, #4]
 8101d0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8101d0c:	687b      	ldr	r3, [r7, #4]
 8101d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8101d12:	b2db      	uxtb	r3, r3
 8101d14:	2b20      	cmp	r3, #32
 8101d16:	d139      	bne.n	8101d8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8101d18:	687b      	ldr	r3, [r7, #4]
 8101d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8101d1e:	2b01      	cmp	r3, #1
 8101d20:	d101      	bne.n	8101d26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8101d22:	2302      	movs	r3, #2
 8101d24:	e033      	b.n	8101d8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8101d26:	687b      	ldr	r3, [r7, #4]
 8101d28:	2201      	movs	r2, #1
 8101d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8101d2e:	687b      	ldr	r3, [r7, #4]
 8101d30:	2224      	movs	r2, #36	@ 0x24
 8101d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8101d36:	687b      	ldr	r3, [r7, #4]
 8101d38:	681b      	ldr	r3, [r3, #0]
 8101d3a:	681a      	ldr	r2, [r3, #0]
 8101d3c:	687b      	ldr	r3, [r7, #4]
 8101d3e:	681b      	ldr	r3, [r3, #0]
 8101d40:	f022 0201 	bic.w	r2, r2, #1
 8101d44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8101d46:	687b      	ldr	r3, [r7, #4]
 8101d48:	681b      	ldr	r3, [r3, #0]
 8101d4a:	681b      	ldr	r3, [r3, #0]
 8101d4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8101d4e:	68fb      	ldr	r3, [r7, #12]
 8101d50:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101d54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8101d56:	683b      	ldr	r3, [r7, #0]
 8101d58:	021b      	lsls	r3, r3, #8
 8101d5a:	68fa      	ldr	r2, [r7, #12]
 8101d5c:	4313      	orrs	r3, r2
 8101d5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8101d60:	687b      	ldr	r3, [r7, #4]
 8101d62:	681b      	ldr	r3, [r3, #0]
 8101d64:	68fa      	ldr	r2, [r7, #12]
 8101d66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8101d68:	687b      	ldr	r3, [r7, #4]
 8101d6a:	681b      	ldr	r3, [r3, #0]
 8101d6c:	681a      	ldr	r2, [r3, #0]
 8101d6e:	687b      	ldr	r3, [r7, #4]
 8101d70:	681b      	ldr	r3, [r3, #0]
 8101d72:	f042 0201 	orr.w	r2, r2, #1
 8101d76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8101d78:	687b      	ldr	r3, [r7, #4]
 8101d7a:	2220      	movs	r2, #32
 8101d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101d80:	687b      	ldr	r3, [r7, #4]
 8101d82:	2200      	movs	r2, #0
 8101d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8101d88:	2300      	movs	r3, #0
 8101d8a:	e000      	b.n	8101d8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8101d8c:	2302      	movs	r3, #2
  }
}
 8101d8e:	4618      	mov	r0, r3
 8101d90:	3714      	adds	r7, #20
 8101d92:	46bd      	mov	sp, r7
 8101d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d98:	4770      	bx	lr
	...

08101d9c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8101d9c:	b480      	push	{r7}
 8101d9e:	b085      	sub	sp, #20
 8101da0:	af00      	add	r7, sp, #0
 8101da2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101da4:	4b0d      	ldr	r3, [pc, #52]	@ (8101ddc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8101da6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101daa:	4a0c      	ldr	r2, [pc, #48]	@ (8101ddc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8101dac:	f043 0302 	orr.w	r3, r3, #2
 8101db0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101db4:	4b09      	ldr	r3, [pc, #36]	@ (8101ddc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8101db6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101dba:	f003 0302 	and.w	r3, r3, #2
 8101dbe:	60fb      	str	r3, [r7, #12]
 8101dc0:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8101dc2:	4b07      	ldr	r3, [pc, #28]	@ (8101de0 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8101dc4:	685a      	ldr	r2, [r3, #4]
 8101dc6:	4906      	ldr	r1, [pc, #24]	@ (8101de0 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8101dc8:	687b      	ldr	r3, [r7, #4]
 8101dca:	4313      	orrs	r3, r2
 8101dcc:	604b      	str	r3, [r1, #4]
}
 8101dce:	bf00      	nop
 8101dd0:	3714      	adds	r7, #20
 8101dd2:	46bd      	mov	sp, r7
 8101dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dd8:	4770      	bx	lr
 8101dda:	bf00      	nop
 8101ddc:	58024400 	.word	0x58024400
 8101de0:	58000400 	.word	0x58000400

08101de4 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101de4:	b580      	push	{r7, lr}
 8101de6:	b084      	sub	sp, #16
 8101de8:	af00      	add	r7, sp, #0
 8101dea:	60f8      	str	r0, [r7, #12]
 8101dec:	460b      	mov	r3, r1
 8101dee:	607a      	str	r2, [r7, #4]
 8101df0:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101df2:	4b37      	ldr	r3, [pc, #220]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101df4:	681b      	ldr	r3, [r3, #0]
 8101df6:	f023 0201 	bic.w	r2, r3, #1
 8101dfa:	4935      	ldr	r1, [pc, #212]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101dfc:	68fb      	ldr	r3, [r7, #12]
 8101dfe:	4313      	orrs	r3, r2
 8101e00:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101e02:	687b      	ldr	r3, [r7, #4]
 8101e04:	2b00      	cmp	r3, #0
 8101e06:	d123      	bne.n	8101e50 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101e08:	f7fe feca 	bl	8100ba0 <HAL_GetCurrentCPUID>
 8101e0c:	4603      	mov	r3, r0
 8101e0e:	2b03      	cmp	r3, #3
 8101e10:	d158      	bne.n	8101ec4 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101e12:	4b2f      	ldr	r3, [pc, #188]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e14:	691b      	ldr	r3, [r3, #16]
 8101e16:	4a2e      	ldr	r2, [pc, #184]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e18:	f023 0301 	bic.w	r3, r3, #1
 8101e1c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101e1e:	4b2d      	ldr	r3, [pc, #180]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e20:	691b      	ldr	r3, [r3, #16]
 8101e22:	4a2c      	ldr	r2, [pc, #176]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e24:	f043 0304 	orr.w	r3, r3, #4
 8101e28:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101e2a:	f3bf 8f4f 	dsb	sy
}
 8101e2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101e30:	f3bf 8f6f 	isb	sy
}
 8101e34:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101e36:	7afb      	ldrb	r3, [r7, #11]
 8101e38:	2b01      	cmp	r3, #1
 8101e3a:	d101      	bne.n	8101e40 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101e3c:	bf30      	wfi
 8101e3e:	e000      	b.n	8101e42 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101e40:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101e42:	4b24      	ldr	r3, [pc, #144]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e44:	691b      	ldr	r3, [r3, #16]
 8101e46:	4a23      	ldr	r2, [pc, #140]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e48:	f023 0304 	bic.w	r3, r3, #4
 8101e4c:	6113      	str	r3, [r2, #16]
 8101e4e:	e03c      	b.n	8101eca <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101e50:	687b      	ldr	r3, [r7, #4]
 8101e52:	2b01      	cmp	r3, #1
 8101e54:	d123      	bne.n	8101e9e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101e56:	f7fe fea3 	bl	8100ba0 <HAL_GetCurrentCPUID>
 8101e5a:	4603      	mov	r3, r0
 8101e5c:	2b01      	cmp	r3, #1
 8101e5e:	d133      	bne.n	8101ec8 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101e60:	4b1b      	ldr	r3, [pc, #108]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e62:	695b      	ldr	r3, [r3, #20]
 8101e64:	4a1a      	ldr	r2, [pc, #104]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e66:	f023 0302 	bic.w	r3, r3, #2
 8101e6a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101e6c:	4b19      	ldr	r3, [pc, #100]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e6e:	691b      	ldr	r3, [r3, #16]
 8101e70:	4a18      	ldr	r2, [pc, #96]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e72:	f043 0304 	orr.w	r3, r3, #4
 8101e76:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101e78:	f3bf 8f4f 	dsb	sy
}
 8101e7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101e7e:	f3bf 8f6f 	isb	sy
}
 8101e82:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101e84:	7afb      	ldrb	r3, [r7, #11]
 8101e86:	2b01      	cmp	r3, #1
 8101e88:	d101      	bne.n	8101e8e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101e8a:	bf30      	wfi
 8101e8c:	e000      	b.n	8101e90 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101e8e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101e90:	4b10      	ldr	r3, [pc, #64]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e92:	691b      	ldr	r3, [r3, #16]
 8101e94:	4a0f      	ldr	r2, [pc, #60]	@ (8101ed4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e96:	f023 0304 	bic.w	r3, r3, #4
 8101e9a:	6113      	str	r3, [r2, #16]
 8101e9c:	e015      	b.n	8101eca <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101e9e:	f7fe fe7f 	bl	8100ba0 <HAL_GetCurrentCPUID>
 8101ea2:	4603      	mov	r3, r0
 8101ea4:	2b03      	cmp	r3, #3
 8101ea6:	d106      	bne.n	8101eb6 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101ea8:	4b09      	ldr	r3, [pc, #36]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101eaa:	691b      	ldr	r3, [r3, #16]
 8101eac:	4a08      	ldr	r2, [pc, #32]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101eae:	f023 0304 	bic.w	r3, r3, #4
 8101eb2:	6113      	str	r3, [r2, #16]
 8101eb4:	e009      	b.n	8101eca <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8101eb6:	4b06      	ldr	r3, [pc, #24]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101eb8:	695b      	ldr	r3, [r3, #20]
 8101eba:	4a05      	ldr	r2, [pc, #20]	@ (8101ed0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101ebc:	f023 0304 	bic.w	r3, r3, #4
 8101ec0:	6153      	str	r3, [r2, #20]
 8101ec2:	e002      	b.n	8101eca <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101ec4:	bf00      	nop
 8101ec6:	e000      	b.n	8101eca <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101ec8:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101eca:	3710      	adds	r7, #16
 8101ecc:	46bd      	mov	sp, r7
 8101ece:	bd80      	pop	{r7, pc}
 8101ed0:	58024800 	.word	0x58024800
 8101ed4:	e000ed00 	.word	0xe000ed00

08101ed8 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101ed8:	b580      	push	{r7, lr}
 8101eda:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101edc:	f7fe fe60 	bl	8100ba0 <HAL_GetCurrentCPUID>
 8101ee0:	4603      	mov	r3, r0
 8101ee2:	2b03      	cmp	r3, #3
 8101ee4:	d101      	bne.n	8101eea <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101ee6:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101ee8:	e001      	b.n	8101eee <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101eea:	bf40      	sev
    __WFE ();
 8101eec:	bf20      	wfe
}
 8101eee:	bf00      	nop
 8101ef0:	bd80      	pop	{r7, pc}
	...

08101ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101ef4:	b480      	push	{r7}
 8101ef6:	b089      	sub	sp, #36	@ 0x24
 8101ef8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101efa:	4bb3      	ldr	r3, [pc, #716]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101efc:	691b      	ldr	r3, [r3, #16]
 8101efe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8101f02:	2b18      	cmp	r3, #24
 8101f04:	f200 8155 	bhi.w	81021b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8101f08:	a201      	add	r2, pc, #4	@ (adr r2, 8101f10 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101f0e:	bf00      	nop
 8101f10:	08101f75 	.word	0x08101f75
 8101f14:	081021b3 	.word	0x081021b3
 8101f18:	081021b3 	.word	0x081021b3
 8101f1c:	081021b3 	.word	0x081021b3
 8101f20:	081021b3 	.word	0x081021b3
 8101f24:	081021b3 	.word	0x081021b3
 8101f28:	081021b3 	.word	0x081021b3
 8101f2c:	081021b3 	.word	0x081021b3
 8101f30:	08101f9b 	.word	0x08101f9b
 8101f34:	081021b3 	.word	0x081021b3
 8101f38:	081021b3 	.word	0x081021b3
 8101f3c:	081021b3 	.word	0x081021b3
 8101f40:	081021b3 	.word	0x081021b3
 8101f44:	081021b3 	.word	0x081021b3
 8101f48:	081021b3 	.word	0x081021b3
 8101f4c:	081021b3 	.word	0x081021b3
 8101f50:	08101fa1 	.word	0x08101fa1
 8101f54:	081021b3 	.word	0x081021b3
 8101f58:	081021b3 	.word	0x081021b3
 8101f5c:	081021b3 	.word	0x081021b3
 8101f60:	081021b3 	.word	0x081021b3
 8101f64:	081021b3 	.word	0x081021b3
 8101f68:	081021b3 	.word	0x081021b3
 8101f6c:	081021b3 	.word	0x081021b3
 8101f70:	08101fa7 	.word	0x08101fa7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101f74:	4b94      	ldr	r3, [pc, #592]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101f76:	681b      	ldr	r3, [r3, #0]
 8101f78:	f003 0320 	and.w	r3, r3, #32
 8101f7c:	2b00      	cmp	r3, #0
 8101f7e:	d009      	beq.n	8101f94 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101f80:	4b91      	ldr	r3, [pc, #580]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101f82:	681b      	ldr	r3, [r3, #0]
 8101f84:	08db      	lsrs	r3, r3, #3
 8101f86:	f003 0303 	and.w	r3, r3, #3
 8101f8a:	4a90      	ldr	r2, [pc, #576]	@ (81021cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101f8c:	fa22 f303 	lsr.w	r3, r2, r3
 8101f90:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8101f92:	e111      	b.n	81021b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101f94:	4b8d      	ldr	r3, [pc, #564]	@ (81021cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101f96:	61bb      	str	r3, [r7, #24]
      break;
 8101f98:	e10e      	b.n	81021b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8101f9a:	4b8d      	ldr	r3, [pc, #564]	@ (81021d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101f9c:	61bb      	str	r3, [r7, #24]
      break;
 8101f9e:	e10b      	b.n	81021b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8101fa0:	4b8c      	ldr	r3, [pc, #560]	@ (81021d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101fa2:	61bb      	str	r3, [r7, #24]
      break;
 8101fa4:	e108      	b.n	81021b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101fa6:	4b88      	ldr	r3, [pc, #544]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101faa:	f003 0303 	and.w	r3, r3, #3
 8101fae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8101fb0:	4b85      	ldr	r3, [pc, #532]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101fb4:	091b      	lsrs	r3, r3, #4
 8101fb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8101fba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101fbc:	4b82      	ldr	r3, [pc, #520]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101fc0:	f003 0301 	and.w	r3, r3, #1
 8101fc4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8101fc6:	4b80      	ldr	r3, [pc, #512]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8101fca:	08db      	lsrs	r3, r3, #3
 8101fcc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101fd0:	68fa      	ldr	r2, [r7, #12]
 8101fd2:	fb02 f303 	mul.w	r3, r2, r3
 8101fd6:	ee07 3a90 	vmov	s15, r3
 8101fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101fde:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8101fe2:	693b      	ldr	r3, [r7, #16]
 8101fe4:	2b00      	cmp	r3, #0
 8101fe6:	f000 80e1 	beq.w	81021ac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8101fea:	697b      	ldr	r3, [r7, #20]
 8101fec:	2b02      	cmp	r3, #2
 8101fee:	f000 8083 	beq.w	81020f8 <HAL_RCC_GetSysClockFreq+0x204>
 8101ff2:	697b      	ldr	r3, [r7, #20]
 8101ff4:	2b02      	cmp	r3, #2
 8101ff6:	f200 80a1 	bhi.w	810213c <HAL_RCC_GetSysClockFreq+0x248>
 8101ffa:	697b      	ldr	r3, [r7, #20]
 8101ffc:	2b00      	cmp	r3, #0
 8101ffe:	d003      	beq.n	8102008 <HAL_RCC_GetSysClockFreq+0x114>
 8102000:	697b      	ldr	r3, [r7, #20]
 8102002:	2b01      	cmp	r3, #1
 8102004:	d056      	beq.n	81020b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8102006:	e099      	b.n	810213c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102008:	4b6f      	ldr	r3, [pc, #444]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810200a:	681b      	ldr	r3, [r3, #0]
 810200c:	f003 0320 	and.w	r3, r3, #32
 8102010:	2b00      	cmp	r3, #0
 8102012:	d02d      	beq.n	8102070 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102014:	4b6c      	ldr	r3, [pc, #432]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102016:	681b      	ldr	r3, [r3, #0]
 8102018:	08db      	lsrs	r3, r3, #3
 810201a:	f003 0303 	and.w	r3, r3, #3
 810201e:	4a6b      	ldr	r2, [pc, #428]	@ (81021cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102020:	fa22 f303 	lsr.w	r3, r2, r3
 8102024:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102026:	687b      	ldr	r3, [r7, #4]
 8102028:	ee07 3a90 	vmov	s15, r3
 810202c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102030:	693b      	ldr	r3, [r7, #16]
 8102032:	ee07 3a90 	vmov	s15, r3
 8102036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810203a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810203e:	4b62      	ldr	r3, [pc, #392]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102046:	ee07 3a90 	vmov	s15, r3
 810204a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810204e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102052:	eddf 5a61 	vldr	s11, [pc, #388]	@ 81021d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810205a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810205e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102066:	ee67 7a27 	vmul.f32	s15, s14, s15
 810206a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 810206e:	e087      	b.n	8102180 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102070:	693b      	ldr	r3, [r7, #16]
 8102072:	ee07 3a90 	vmov	s15, r3
 8102076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810207a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 81021dc <HAL_RCC_GetSysClockFreq+0x2e8>
 810207e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102082:	4b51      	ldr	r3, [pc, #324]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810208a:	ee07 3a90 	vmov	s15, r3
 810208e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102092:	ed97 6a02 	vldr	s12, [r7, #8]
 8102096:	eddf 5a50 	vldr	s11, [pc, #320]	@ 81021d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 810209a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810209e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81020a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81020a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81020aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81020ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81020b2:	e065      	b.n	8102180 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81020b4:	693b      	ldr	r3, [r7, #16]
 81020b6:	ee07 3a90 	vmov	s15, r3
 81020ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81020be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 81021e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 81020c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81020c6:	4b40      	ldr	r3, [pc, #256]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81020ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81020ce:	ee07 3a90 	vmov	s15, r3
 81020d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81020d6:	ed97 6a02 	vldr	s12, [r7, #8]
 81020da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 81021d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 81020de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81020e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81020e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81020ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81020ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 81020f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81020f6:	e043      	b.n	8102180 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81020f8:	693b      	ldr	r3, [r7, #16]
 81020fa:	ee07 3a90 	vmov	s15, r3
 81020fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102102:	eddf 6a38 	vldr	s13, [pc, #224]	@ 81021e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8102106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810210a:	4b2f      	ldr	r3, [pc, #188]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810210e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102112:	ee07 3a90 	vmov	s15, r3
 8102116:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810211a:	ed97 6a02 	vldr	s12, [r7, #8]
 810211e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 81021d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102122:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102126:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810212a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810212e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102136:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810213a:	e021      	b.n	8102180 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810213c:	693b      	ldr	r3, [r7, #16]
 810213e:	ee07 3a90 	vmov	s15, r3
 8102142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102146:	eddf 6a26 	vldr	s13, [pc, #152]	@ 81021e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 810214a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810214e:	4b1e      	ldr	r3, [pc, #120]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102156:	ee07 3a90 	vmov	s15, r3
 810215a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810215e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102162:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 81021d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810216a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810216e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102176:	ee67 7a27 	vmul.f32	s15, s14, s15
 810217a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810217e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8102180:	4b11      	ldr	r3, [pc, #68]	@ (81021c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102184:	0a5b      	lsrs	r3, r3, #9
 8102186:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810218a:	3301      	adds	r3, #1
 810218c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 810218e:	683b      	ldr	r3, [r7, #0]
 8102190:	ee07 3a90 	vmov	s15, r3
 8102194:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8102198:	edd7 6a07 	vldr	s13, [r7, #28]
 810219c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81021a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81021a4:	ee17 3a90 	vmov	r3, s15
 81021a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81021aa:	e005      	b.n	81021b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81021ac:	2300      	movs	r3, #0
 81021ae:	61bb      	str	r3, [r7, #24]
      break;
 81021b0:	e002      	b.n	81021b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81021b2:	4b07      	ldr	r3, [pc, #28]	@ (81021d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81021b4:	61bb      	str	r3, [r7, #24]
      break;
 81021b6:	bf00      	nop
  }

  return sysclockfreq;
 81021b8:	69bb      	ldr	r3, [r7, #24]
}
 81021ba:	4618      	mov	r0, r3
 81021bc:	3724      	adds	r7, #36	@ 0x24
 81021be:	46bd      	mov	sp, r7
 81021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021c4:	4770      	bx	lr
 81021c6:	bf00      	nop
 81021c8:	58024400 	.word	0x58024400
 81021cc:	03d09000 	.word	0x03d09000
 81021d0:	003d0900 	.word	0x003d0900
 81021d4:	017d7840 	.word	0x017d7840
 81021d8:	46000000 	.word	0x46000000
 81021dc:	4c742400 	.word	0x4c742400
 81021e0:	4a742400 	.word	0x4a742400
 81021e4:	4bbebc20 	.word	0x4bbebc20

081021e8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81021e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81021ec:	b0ca      	sub	sp, #296	@ 0x128
 81021ee:	af00      	add	r7, sp, #0
 81021f0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81021f4:	2300      	movs	r3, #0
 81021f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81021fa:	2300      	movs	r3, #0
 81021fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102208:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 810220c:	2500      	movs	r5, #0
 810220e:	ea54 0305 	orrs.w	r3, r4, r5
 8102212:	d049      	beq.n	81022a8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8102214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102218:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810221a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810221e:	d02f      	beq.n	8102280 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8102220:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102224:	d828      	bhi.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8102226:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810222a:	d01a      	beq.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 810222c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102230:	d822      	bhi.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8102232:	2b00      	cmp	r3, #0
 8102234:	d003      	beq.n	810223e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8102236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810223a:	d007      	beq.n	810224c <HAL_RCCEx_PeriphCLKConfig+0x64>
 810223c:	e01c      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810223e:	4bb8      	ldr	r3, [pc, #736]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102242:	4ab7      	ldr	r2, [pc, #732]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102244:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102248:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810224a:	e01a      	b.n	8102282 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810224c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102250:	3308      	adds	r3, #8
 8102252:	2102      	movs	r1, #2
 8102254:	4618      	mov	r0, r3
 8102256:	f001 f9d1 	bl	81035fc <RCCEx_PLL2_Config>
 810225a:	4603      	mov	r3, r0
 810225c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102260:	e00f      	b.n	8102282 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102266:	3328      	adds	r3, #40	@ 0x28
 8102268:	2102      	movs	r1, #2
 810226a:	4618      	mov	r0, r3
 810226c:	f001 fa78 	bl	8103760 <RCCEx_PLL3_Config>
 8102270:	4603      	mov	r3, r0
 8102272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102276:	e004      	b.n	8102282 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102278:	2301      	movs	r3, #1
 810227a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810227e:	e000      	b.n	8102282 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8102280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102286:	2b00      	cmp	r3, #0
 8102288:	d10a      	bne.n	81022a0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810228a:	4ba5      	ldr	r3, [pc, #660]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810228c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810228e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102296:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8102298:	4aa1      	ldr	r2, [pc, #644]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810229a:	430b      	orrs	r3, r1
 810229c:	6513      	str	r3, [r2, #80]	@ 0x50
 810229e:	e003      	b.n	81022a8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81022a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81022a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81022a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81022b0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 81022b4:	f04f 0900 	mov.w	r9, #0
 81022b8:	ea58 0309 	orrs.w	r3, r8, r9
 81022bc:	d047      	beq.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 81022be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81022c4:	2b04      	cmp	r3, #4
 81022c6:	d82a      	bhi.n	810231e <HAL_RCCEx_PeriphCLKConfig+0x136>
 81022c8:	a201      	add	r2, pc, #4	@ (adr r2, 81022d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 81022ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81022ce:	bf00      	nop
 81022d0:	081022e5 	.word	0x081022e5
 81022d4:	081022f3 	.word	0x081022f3
 81022d8:	08102309 	.word	0x08102309
 81022dc:	08102327 	.word	0x08102327
 81022e0:	08102327 	.word	0x08102327
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81022e4:	4b8e      	ldr	r3, [pc, #568]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81022e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81022e8:	4a8d      	ldr	r2, [pc, #564]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81022ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81022ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81022f0:	e01a      	b.n	8102328 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81022f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022f6:	3308      	adds	r3, #8
 81022f8:	2100      	movs	r1, #0
 81022fa:	4618      	mov	r0, r3
 81022fc:	f001 f97e 	bl	81035fc <RCCEx_PLL2_Config>
 8102300:	4603      	mov	r3, r0
 8102302:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102306:	e00f      	b.n	8102328 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810230c:	3328      	adds	r3, #40	@ 0x28
 810230e:	2100      	movs	r1, #0
 8102310:	4618      	mov	r0, r3
 8102312:	f001 fa25 	bl	8103760 <RCCEx_PLL3_Config>
 8102316:	4603      	mov	r3, r0
 8102318:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810231c:	e004      	b.n	8102328 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810231e:	2301      	movs	r3, #1
 8102320:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102324:	e000      	b.n	8102328 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8102326:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810232c:	2b00      	cmp	r3, #0
 810232e:	d10a      	bne.n	8102346 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8102330:	4b7b      	ldr	r3, [pc, #492]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102334:	f023 0107 	bic.w	r1, r3, #7
 8102338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810233e:	4a78      	ldr	r2, [pc, #480]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102340:	430b      	orrs	r3, r1
 8102342:	6513      	str	r3, [r2, #80]	@ 0x50
 8102344:	e003      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810234a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810234e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102356:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 810235a:	f04f 0b00 	mov.w	fp, #0
 810235e:	ea5a 030b 	orrs.w	r3, sl, fp
 8102362:	d04c      	beq.n	81023fe <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8102364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810236a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810236e:	d030      	beq.n	81023d2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8102370:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102374:	d829      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8102376:	2bc0      	cmp	r3, #192	@ 0xc0
 8102378:	d02d      	beq.n	81023d6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 810237a:	2bc0      	cmp	r3, #192	@ 0xc0
 810237c:	d825      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810237e:	2b80      	cmp	r3, #128	@ 0x80
 8102380:	d018      	beq.n	81023b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8102382:	2b80      	cmp	r3, #128	@ 0x80
 8102384:	d821      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8102386:	2b00      	cmp	r3, #0
 8102388:	d002      	beq.n	8102390 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 810238a:	2b40      	cmp	r3, #64	@ 0x40
 810238c:	d007      	beq.n	810239e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 810238e:	e01c      	b.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102390:	4b63      	ldr	r3, [pc, #396]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102394:	4a62      	ldr	r2, [pc, #392]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810239a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810239c:	e01c      	b.n	81023d8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810239e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023a2:	3308      	adds	r3, #8
 81023a4:	2100      	movs	r1, #0
 81023a6:	4618      	mov	r0, r3
 81023a8:	f001 f928 	bl	81035fc <RCCEx_PLL2_Config>
 81023ac:	4603      	mov	r3, r0
 81023ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81023b2:	e011      	b.n	81023d8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81023b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023b8:	3328      	adds	r3, #40	@ 0x28
 81023ba:	2100      	movs	r1, #0
 81023bc:	4618      	mov	r0, r3
 81023be:	f001 f9cf 	bl	8103760 <RCCEx_PLL3_Config>
 81023c2:	4603      	mov	r3, r0
 81023c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81023c8:	e006      	b.n	81023d8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81023ca:	2301      	movs	r3, #1
 81023cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81023d0:	e002      	b.n	81023d8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 81023d2:	bf00      	nop
 81023d4:	e000      	b.n	81023d8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 81023d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81023d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023dc:	2b00      	cmp	r3, #0
 81023de:	d10a      	bne.n	81023f6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81023e0:	4b4f      	ldr	r3, [pc, #316]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81023e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81023e4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 81023e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81023ee:	4a4c      	ldr	r2, [pc, #304]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81023f0:	430b      	orrs	r3, r1
 81023f2:	6513      	str	r3, [r2, #80]	@ 0x50
 81023f4:	e003      	b.n	81023fe <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81023fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102406:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 810240a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 810240e:	2300      	movs	r3, #0
 8102410:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8102414:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8102418:	460b      	mov	r3, r1
 810241a:	4313      	orrs	r3, r2
 810241c:	d053      	beq.n	81024c6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 810241e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102422:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8102426:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810242a:	d035      	beq.n	8102498 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 810242c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8102430:	d82e      	bhi.n	8102490 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8102432:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8102436:	d031      	beq.n	810249c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8102438:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 810243c:	d828      	bhi.n	8102490 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810243e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8102442:	d01a      	beq.n	810247a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8102444:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8102448:	d822      	bhi.n	8102490 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810244a:	2b00      	cmp	r3, #0
 810244c:	d003      	beq.n	8102456 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 810244e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102452:	d007      	beq.n	8102464 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8102454:	e01c      	b.n	8102490 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102456:	4b32      	ldr	r3, [pc, #200]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810245a:	4a31      	ldr	r2, [pc, #196]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810245c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102460:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102462:	e01c      	b.n	810249e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102468:	3308      	adds	r3, #8
 810246a:	2100      	movs	r1, #0
 810246c:	4618      	mov	r0, r3
 810246e:	f001 f8c5 	bl	81035fc <RCCEx_PLL2_Config>
 8102472:	4603      	mov	r3, r0
 8102474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8102478:	e011      	b.n	810249e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810247a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810247e:	3328      	adds	r3, #40	@ 0x28
 8102480:	2100      	movs	r1, #0
 8102482:	4618      	mov	r0, r3
 8102484:	f001 f96c 	bl	8103760 <RCCEx_PLL3_Config>
 8102488:	4603      	mov	r3, r0
 810248a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810248e:	e006      	b.n	810249e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8102490:	2301      	movs	r3, #1
 8102492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102496:	e002      	b.n	810249e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8102498:	bf00      	nop
 810249a:	e000      	b.n	810249e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 810249c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810249e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81024a2:	2b00      	cmp	r3, #0
 81024a4:	d10b      	bne.n	81024be <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 81024a6:	4b1e      	ldr	r3, [pc, #120]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81024a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81024aa:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 81024ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81024b6:	4a1a      	ldr	r2, [pc, #104]	@ (8102520 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81024b8:	430b      	orrs	r3, r1
 81024ba:	6593      	str	r3, [r2, #88]	@ 0x58
 81024bc:	e003      	b.n	81024c6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81024c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 81024c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024ce:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 81024d2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 81024d6:	2300      	movs	r3, #0
 81024d8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 81024dc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 81024e0:	460b      	mov	r3, r1
 81024e2:	4313      	orrs	r3, r2
 81024e4:	d056      	beq.n	8102594 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 81024e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 81024ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81024f2:	d038      	beq.n	8102566 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 81024f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81024f8:	d831      	bhi.n	810255e <HAL_RCCEx_PeriphCLKConfig+0x376>
 81024fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81024fe:	d034      	beq.n	810256a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8102500:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8102504:	d82b      	bhi.n	810255e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8102506:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810250a:	d01d      	beq.n	8102548 <HAL_RCCEx_PeriphCLKConfig+0x360>
 810250c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8102510:	d825      	bhi.n	810255e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8102512:	2b00      	cmp	r3, #0
 8102514:	d006      	beq.n	8102524 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8102516:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810251a:	d00a      	beq.n	8102532 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810251c:	e01f      	b.n	810255e <HAL_RCCEx_PeriphCLKConfig+0x376>
 810251e:	bf00      	nop
 8102520:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102524:	4ba2      	ldr	r3, [pc, #648]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102528:	4aa1      	ldr	r2, [pc, #644]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810252a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810252e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102530:	e01c      	b.n	810256c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102536:	3308      	adds	r3, #8
 8102538:	2100      	movs	r1, #0
 810253a:	4618      	mov	r0, r3
 810253c:	f001 f85e 	bl	81035fc <RCCEx_PLL2_Config>
 8102540:	4603      	mov	r3, r0
 8102542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8102546:	e011      	b.n	810256c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810254c:	3328      	adds	r3, #40	@ 0x28
 810254e:	2100      	movs	r1, #0
 8102550:	4618      	mov	r0, r3
 8102552:	f001 f905 	bl	8103760 <RCCEx_PLL3_Config>
 8102556:	4603      	mov	r3, r0
 8102558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810255c:	e006      	b.n	810256c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 810255e:	2301      	movs	r3, #1
 8102560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102564:	e002      	b.n	810256c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8102566:	bf00      	nop
 8102568:	e000      	b.n	810256c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 810256a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810256c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102570:	2b00      	cmp	r3, #0
 8102572:	d10b      	bne.n	810258c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8102574:	4b8e      	ldr	r3, [pc, #568]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102578:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 810257c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102580:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8102584:	4a8a      	ldr	r2, [pc, #552]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102586:	430b      	orrs	r3, r1
 8102588:	6593      	str	r3, [r2, #88]	@ 0x58
 810258a:	e003      	b.n	8102594 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810258c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102590:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8102594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102598:	e9d3 2300 	ldrd	r2, r3, [r3]
 810259c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 81025a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 81025a4:	2300      	movs	r3, #0
 81025a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 81025aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 81025ae:	460b      	mov	r3, r1
 81025b0:	4313      	orrs	r3, r2
 81025b2:	d03a      	beq.n	810262a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 81025b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81025ba:	2b30      	cmp	r3, #48	@ 0x30
 81025bc:	d01f      	beq.n	81025fe <HAL_RCCEx_PeriphCLKConfig+0x416>
 81025be:	2b30      	cmp	r3, #48	@ 0x30
 81025c0:	d819      	bhi.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81025c2:	2b20      	cmp	r3, #32
 81025c4:	d00c      	beq.n	81025e0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 81025c6:	2b20      	cmp	r3, #32
 81025c8:	d815      	bhi.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81025ca:	2b00      	cmp	r3, #0
 81025cc:	d019      	beq.n	8102602 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 81025ce:	2b10      	cmp	r3, #16
 81025d0:	d111      	bne.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81025d2:	4b77      	ldr	r3, [pc, #476]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81025d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81025d6:	4a76      	ldr	r2, [pc, #472]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81025d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81025dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81025de:	e011      	b.n	8102604 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81025e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025e4:	3308      	adds	r3, #8
 81025e6:	2102      	movs	r1, #2
 81025e8:	4618      	mov	r0, r3
 81025ea:	f001 f807 	bl	81035fc <RCCEx_PLL2_Config>
 81025ee:	4603      	mov	r3, r0
 81025f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81025f4:	e006      	b.n	8102604 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81025f6:	2301      	movs	r3, #1
 81025f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81025fc:	e002      	b.n	8102604 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81025fe:	bf00      	nop
 8102600:	e000      	b.n	8102604 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8102602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102608:	2b00      	cmp	r3, #0
 810260a:	d10a      	bne.n	8102622 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810260c:	4b68      	ldr	r3, [pc, #416]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810260e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102610:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8102614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810261a:	4a65      	ldr	r2, [pc, #404]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810261c:	430b      	orrs	r3, r1
 810261e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102620:	e003      	b.n	810262a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810262a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810262e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102632:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8102636:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 810263a:	2300      	movs	r3, #0
 810263c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8102640:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8102644:	460b      	mov	r3, r1
 8102646:	4313      	orrs	r3, r2
 8102648:	d051      	beq.n	81026ee <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 810264a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810264e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102650:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102654:	d035      	beq.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8102656:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810265a:	d82e      	bhi.n	81026ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 810265c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8102660:	d031      	beq.n	81026c6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8102662:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8102666:	d828      	bhi.n	81026ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8102668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810266c:	d01a      	beq.n	81026a4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 810266e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8102672:	d822      	bhi.n	81026ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8102674:	2b00      	cmp	r3, #0
 8102676:	d003      	beq.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8102678:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810267c:	d007      	beq.n	810268e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 810267e:	e01c      	b.n	81026ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102680:	4b4b      	ldr	r3, [pc, #300]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102684:	4a4a      	ldr	r2, [pc, #296]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102686:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810268a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810268c:	e01c      	b.n	81026c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810268e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102692:	3308      	adds	r3, #8
 8102694:	2100      	movs	r1, #0
 8102696:	4618      	mov	r0, r3
 8102698:	f000 ffb0 	bl	81035fc <RCCEx_PLL2_Config>
 810269c:	4603      	mov	r3, r0
 810269e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81026a2:	e011      	b.n	81026c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81026a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026a8:	3328      	adds	r3, #40	@ 0x28
 81026aa:	2100      	movs	r1, #0
 81026ac:	4618      	mov	r0, r3
 81026ae:	f001 f857 	bl	8103760 <RCCEx_PLL3_Config>
 81026b2:	4603      	mov	r3, r0
 81026b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81026b8:	e006      	b.n	81026c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81026ba:	2301      	movs	r3, #1
 81026bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81026c0:	e002      	b.n	81026c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81026c2:	bf00      	nop
 81026c4:	e000      	b.n	81026c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81026c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81026c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026cc:	2b00      	cmp	r3, #0
 81026ce:	d10a      	bne.n	81026e6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81026d0:	4b37      	ldr	r3, [pc, #220]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81026d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81026d4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 81026d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81026de:	4a34      	ldr	r2, [pc, #208]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81026e0:	430b      	orrs	r3, r1
 81026e2:	6513      	str	r3, [r2, #80]	@ 0x50
 81026e4:	e003      	b.n	81026ee <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81026ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81026f6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 81026fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 81026fe:	2300      	movs	r3, #0
 8102700:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8102704:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8102708:	460b      	mov	r3, r1
 810270a:	4313      	orrs	r3, r2
 810270c:	d056      	beq.n	81027bc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 810270e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102714:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8102718:	d033      	beq.n	8102782 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810271a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810271e:	d82c      	bhi.n	810277a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102720:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8102724:	d02f      	beq.n	8102786 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8102726:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810272a:	d826      	bhi.n	810277a <HAL_RCCEx_PeriphCLKConfig+0x592>
 810272c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102730:	d02b      	beq.n	810278a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8102732:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102736:	d820      	bhi.n	810277a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102738:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810273c:	d012      	beq.n	8102764 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 810273e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102742:	d81a      	bhi.n	810277a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102744:	2b00      	cmp	r3, #0
 8102746:	d022      	beq.n	810278e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8102748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810274c:	d115      	bne.n	810277a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810274e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102752:	3308      	adds	r3, #8
 8102754:	2101      	movs	r1, #1
 8102756:	4618      	mov	r0, r3
 8102758:	f000 ff50 	bl	81035fc <RCCEx_PLL2_Config>
 810275c:	4603      	mov	r3, r0
 810275e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8102762:	e015      	b.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102768:	3328      	adds	r3, #40	@ 0x28
 810276a:	2101      	movs	r1, #1
 810276c:	4618      	mov	r0, r3
 810276e:	f000 fff7 	bl	8103760 <RCCEx_PLL3_Config>
 8102772:	4603      	mov	r3, r0
 8102774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8102778:	e00a      	b.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810277a:	2301      	movs	r3, #1
 810277c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102780:	e006      	b.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102782:	bf00      	nop
 8102784:	e004      	b.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102786:	bf00      	nop
 8102788:	e002      	b.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810278a:	bf00      	nop
 810278c:	e000      	b.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810278e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102790:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102794:	2b00      	cmp	r3, #0
 8102796:	d10d      	bne.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102798:	4b05      	ldr	r3, [pc, #20]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810279a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810279c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 81027a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81027a6:	4a02      	ldr	r2, [pc, #8]	@ (81027b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81027a8:	430b      	orrs	r3, r1
 81027aa:	6513      	str	r3, [r2, #80]	@ 0x50
 81027ac:	e006      	b.n	81027bc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 81027ae:	bf00      	nop
 81027b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81027bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81027c4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 81027c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 81027cc:	2300      	movs	r3, #0
 81027ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 81027d2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 81027d6:	460b      	mov	r3, r1
 81027d8:	4313      	orrs	r3, r2
 81027da:	d055      	beq.n	8102888 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 81027dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81027e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81027e8:	d033      	beq.n	8102852 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 81027ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81027ee:	d82c      	bhi.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x662>
 81027f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81027f4:	d02f      	beq.n	8102856 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 81027f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81027fa:	d826      	bhi.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x662>
 81027fc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102800:	d02b      	beq.n	810285a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8102802:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102806:	d820      	bhi.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810280c:	d012      	beq.n	8102834 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 810280e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102812:	d81a      	bhi.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102814:	2b00      	cmp	r3, #0
 8102816:	d022      	beq.n	810285e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8102818:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810281c:	d115      	bne.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810281e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102822:	3308      	adds	r3, #8
 8102824:	2101      	movs	r1, #1
 8102826:	4618      	mov	r0, r3
 8102828:	f000 fee8 	bl	81035fc <RCCEx_PLL2_Config>
 810282c:	4603      	mov	r3, r0
 810282e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8102832:	e015      	b.n	8102860 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102838:	3328      	adds	r3, #40	@ 0x28
 810283a:	2101      	movs	r1, #1
 810283c:	4618      	mov	r0, r3
 810283e:	f000 ff8f 	bl	8103760 <RCCEx_PLL3_Config>
 8102842:	4603      	mov	r3, r0
 8102844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8102848:	e00a      	b.n	8102860 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 810284a:	2301      	movs	r3, #1
 810284c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102850:	e006      	b.n	8102860 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102852:	bf00      	nop
 8102854:	e004      	b.n	8102860 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102856:	bf00      	nop
 8102858:	e002      	b.n	8102860 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810285a:	bf00      	nop
 810285c:	e000      	b.n	8102860 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810285e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102864:	2b00      	cmp	r3, #0
 8102866:	d10b      	bne.n	8102880 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8102868:	4ba4      	ldr	r3, [pc, #656]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810286a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810286c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102874:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102878:	4aa0      	ldr	r2, [pc, #640]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810287a:	430b      	orrs	r3, r1
 810287c:	6593      	str	r3, [r2, #88]	@ 0x58
 810287e:	e003      	b.n	8102888 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102880:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102884:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810288c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102890:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8102894:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8102898:	2300      	movs	r3, #0
 810289a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 810289e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 81028a2:	460b      	mov	r3, r1
 81028a4:	4313      	orrs	r3, r2
 81028a6:	d037      	beq.n	8102918 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 81028a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81028ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81028b2:	d00e      	beq.n	81028d2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 81028b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81028b8:	d816      	bhi.n	81028e8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 81028ba:	2b00      	cmp	r3, #0
 81028bc:	d018      	beq.n	81028f0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 81028be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81028c2:	d111      	bne.n	81028e8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81028c4:	4b8d      	ldr	r3, [pc, #564]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81028c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81028c8:	4a8c      	ldr	r2, [pc, #560]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81028ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81028ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81028d0:	e00f      	b.n	81028f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81028d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028d6:	3308      	adds	r3, #8
 81028d8:	2101      	movs	r1, #1
 81028da:	4618      	mov	r0, r3
 81028dc:	f000 fe8e 	bl	81035fc <RCCEx_PLL2_Config>
 81028e0:	4603      	mov	r3, r0
 81028e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81028e6:	e004      	b.n	81028f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81028e8:	2301      	movs	r3, #1
 81028ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81028ee:	e000      	b.n	81028f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 81028f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81028f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81028f6:	2b00      	cmp	r3, #0
 81028f8:	d10a      	bne.n	8102910 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81028fa:	4b80      	ldr	r3, [pc, #512]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81028fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81028fe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102908:	4a7c      	ldr	r2, [pc, #496]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810290a:	430b      	orrs	r3, r1
 810290c:	6513      	str	r3, [r2, #80]	@ 0x50
 810290e:	e003      	b.n	8102918 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8102918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102920:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8102924:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8102928:	2300      	movs	r3, #0
 810292a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 810292e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8102932:	460b      	mov	r3, r1
 8102934:	4313      	orrs	r3, r2
 8102936:	d039      	beq.n	81029ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8102938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810293c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810293e:	2b03      	cmp	r3, #3
 8102940:	d81c      	bhi.n	810297c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8102942:	a201      	add	r2, pc, #4	@ (adr r2, 8102948 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8102944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102948:	08102985 	.word	0x08102985
 810294c:	08102959 	.word	0x08102959
 8102950:	08102967 	.word	0x08102967
 8102954:	08102985 	.word	0x08102985
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102958:	4b68      	ldr	r3, [pc, #416]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810295a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810295c:	4a67      	ldr	r2, [pc, #412]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810295e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102962:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8102964:	e00f      	b.n	8102986 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810296a:	3308      	adds	r3, #8
 810296c:	2102      	movs	r1, #2
 810296e:	4618      	mov	r0, r3
 8102970:	f000 fe44 	bl	81035fc <RCCEx_PLL2_Config>
 8102974:	4603      	mov	r3, r0
 8102976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 810297a:	e004      	b.n	8102986 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810297c:	2301      	movs	r3, #1
 810297e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102982:	e000      	b.n	8102986 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8102984:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810298a:	2b00      	cmp	r3, #0
 810298c:	d10a      	bne.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810298e:	4b5b      	ldr	r3, [pc, #364]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102992:	f023 0103 	bic.w	r1, r3, #3
 8102996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810299a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810299c:	4a57      	ldr	r2, [pc, #348]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810299e:	430b      	orrs	r3, r1
 81029a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81029a2:	e003      	b.n	81029ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81029ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029b4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81029b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 81029bc:	2300      	movs	r3, #0
 81029be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 81029c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 81029c6:	460b      	mov	r3, r1
 81029c8:	4313      	orrs	r3, r2
 81029ca:	f000 809f 	beq.w	8102b0c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81029ce:	4b4c      	ldr	r3, [pc, #304]	@ (8102b00 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81029d0:	681b      	ldr	r3, [r3, #0]
 81029d2:	4a4b      	ldr	r2, [pc, #300]	@ (8102b00 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81029d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81029d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81029da:	f7fd fff1 	bl	81009c0 <HAL_GetTick>
 81029de:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81029e2:	e00b      	b.n	81029fc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81029e4:	f7fd ffec 	bl	81009c0 <HAL_GetTick>
 81029e8:	4602      	mov	r2, r0
 81029ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81029ee:	1ad3      	subs	r3, r2, r3
 81029f0:	2b64      	cmp	r3, #100	@ 0x64
 81029f2:	d903      	bls.n	81029fc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81029f4:	2303      	movs	r3, #3
 81029f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81029fa:	e005      	b.n	8102a08 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81029fc:	4b40      	ldr	r3, [pc, #256]	@ (8102b00 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81029fe:	681b      	ldr	r3, [r3, #0]
 8102a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8102a04:	2b00      	cmp	r3, #0
 8102a06:	d0ed      	beq.n	81029e4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8102a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a0c:	2b00      	cmp	r3, #0
 8102a0e:	d179      	bne.n	8102b04 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8102a10:	4b3a      	ldr	r3, [pc, #232]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a12:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8102a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a18:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102a1c:	4053      	eors	r3, r2
 8102a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102a22:	2b00      	cmp	r3, #0
 8102a24:	d015      	beq.n	8102a52 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8102a26:	4b35      	ldr	r3, [pc, #212]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102a2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8102a2e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102a32:	4b32      	ldr	r3, [pc, #200]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102a36:	4a31      	ldr	r2, [pc, #196]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8102a3c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102a42:	4a2e      	ldr	r2, [pc, #184]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8102a48:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102a4a:	4a2c      	ldr	r2, [pc, #176]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102a50:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102a5e:	d118      	bne.n	8102a92 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102a60:	f7fd ffae 	bl	81009c0 <HAL_GetTick>
 8102a64:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102a68:	e00d      	b.n	8102a86 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8102a6a:	f7fd ffa9 	bl	81009c0 <HAL_GetTick>
 8102a6e:	4602      	mov	r2, r0
 8102a70:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8102a74:	1ad2      	subs	r2, r2, r3
 8102a76:	f241 3388 	movw	r3, #5000	@ 0x1388
 8102a7a:	429a      	cmp	r2, r3
 8102a7c:	d903      	bls.n	8102a86 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8102a7e:	2303      	movs	r3, #3
 8102a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8102a84:	e005      	b.n	8102a92 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102a86:	4b1d      	ldr	r3, [pc, #116]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102a8a:	f003 0302 	and.w	r3, r3, #2
 8102a8e:	2b00      	cmp	r3, #0
 8102a90:	d0eb      	beq.n	8102a6a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8102a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a96:	2b00      	cmp	r3, #0
 8102a98:	d12b      	bne.n	8102af2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8102a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102aa6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102aaa:	d110      	bne.n	8102ace <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8102aac:	4b13      	ldr	r3, [pc, #76]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102aae:	691b      	ldr	r3, [r3, #16]
 8102ab0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8102ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ab8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102abc:	091b      	lsrs	r3, r3, #4
 8102abe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8102ac2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8102ac6:	4a0d      	ldr	r2, [pc, #52]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102ac8:	430b      	orrs	r3, r1
 8102aca:	6113      	str	r3, [r2, #16]
 8102acc:	e005      	b.n	8102ada <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8102ace:	4b0b      	ldr	r3, [pc, #44]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102ad0:	691b      	ldr	r3, [r3, #16]
 8102ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102ad4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8102ad8:	6113      	str	r3, [r2, #16]
 8102ada:	4b08      	ldr	r3, [pc, #32]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102adc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8102ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ae2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102ae6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8102aea:	4a04      	ldr	r2, [pc, #16]	@ (8102afc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102aec:	430b      	orrs	r3, r1
 8102aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8102af0:	e00c      	b.n	8102b0c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8102afa:	e007      	b.n	8102b0c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8102afc:	58024400 	.word	0x58024400
 8102b00:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b14:	f002 0301 	and.w	r3, r2, #1
 8102b18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8102b1c:	2300      	movs	r3, #0
 8102b1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8102b22:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8102b26:	460b      	mov	r3, r1
 8102b28:	4313      	orrs	r3, r2
 8102b2a:	f000 8089 	beq.w	8102c40 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8102b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102b34:	2b28      	cmp	r3, #40	@ 0x28
 8102b36:	d86b      	bhi.n	8102c10 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8102b38:	a201      	add	r2, pc, #4	@ (adr r2, 8102b40 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8102b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102b3e:	bf00      	nop
 8102b40:	08102c19 	.word	0x08102c19
 8102b44:	08102c11 	.word	0x08102c11
 8102b48:	08102c11 	.word	0x08102c11
 8102b4c:	08102c11 	.word	0x08102c11
 8102b50:	08102c11 	.word	0x08102c11
 8102b54:	08102c11 	.word	0x08102c11
 8102b58:	08102c11 	.word	0x08102c11
 8102b5c:	08102c11 	.word	0x08102c11
 8102b60:	08102be5 	.word	0x08102be5
 8102b64:	08102c11 	.word	0x08102c11
 8102b68:	08102c11 	.word	0x08102c11
 8102b6c:	08102c11 	.word	0x08102c11
 8102b70:	08102c11 	.word	0x08102c11
 8102b74:	08102c11 	.word	0x08102c11
 8102b78:	08102c11 	.word	0x08102c11
 8102b7c:	08102c11 	.word	0x08102c11
 8102b80:	08102bfb 	.word	0x08102bfb
 8102b84:	08102c11 	.word	0x08102c11
 8102b88:	08102c11 	.word	0x08102c11
 8102b8c:	08102c11 	.word	0x08102c11
 8102b90:	08102c11 	.word	0x08102c11
 8102b94:	08102c11 	.word	0x08102c11
 8102b98:	08102c11 	.word	0x08102c11
 8102b9c:	08102c11 	.word	0x08102c11
 8102ba0:	08102c19 	.word	0x08102c19
 8102ba4:	08102c11 	.word	0x08102c11
 8102ba8:	08102c11 	.word	0x08102c11
 8102bac:	08102c11 	.word	0x08102c11
 8102bb0:	08102c11 	.word	0x08102c11
 8102bb4:	08102c11 	.word	0x08102c11
 8102bb8:	08102c11 	.word	0x08102c11
 8102bbc:	08102c11 	.word	0x08102c11
 8102bc0:	08102c19 	.word	0x08102c19
 8102bc4:	08102c11 	.word	0x08102c11
 8102bc8:	08102c11 	.word	0x08102c11
 8102bcc:	08102c11 	.word	0x08102c11
 8102bd0:	08102c11 	.word	0x08102c11
 8102bd4:	08102c11 	.word	0x08102c11
 8102bd8:	08102c11 	.word	0x08102c11
 8102bdc:	08102c11 	.word	0x08102c11
 8102be0:	08102c19 	.word	0x08102c19
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102be8:	3308      	adds	r3, #8
 8102bea:	2101      	movs	r1, #1
 8102bec:	4618      	mov	r0, r3
 8102bee:	f000 fd05 	bl	81035fc <RCCEx_PLL2_Config>
 8102bf2:	4603      	mov	r3, r0
 8102bf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102bf8:	e00f      	b.n	8102c1a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bfe:	3328      	adds	r3, #40	@ 0x28
 8102c00:	2101      	movs	r1, #1
 8102c02:	4618      	mov	r0, r3
 8102c04:	f000 fdac 	bl	8103760 <RCCEx_PLL3_Config>
 8102c08:	4603      	mov	r3, r0
 8102c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102c0e:	e004      	b.n	8102c1a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102c10:	2301      	movs	r3, #1
 8102c12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102c16:	e000      	b.n	8102c1a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8102c18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c1e:	2b00      	cmp	r3, #0
 8102c20:	d10a      	bne.n	8102c38 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8102c22:	4bbf      	ldr	r3, [pc, #764]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102c26:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8102c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102c30:	4abb      	ldr	r2, [pc, #748]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102c32:	430b      	orrs	r3, r1
 8102c34:	6553      	str	r3, [r2, #84]	@ 0x54
 8102c36:	e003      	b.n	8102c40 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c48:	f002 0302 	and.w	r3, r2, #2
 8102c4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8102c50:	2300      	movs	r3, #0
 8102c52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8102c56:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8102c5a:	460b      	mov	r3, r1
 8102c5c:	4313      	orrs	r3, r2
 8102c5e:	d041      	beq.n	8102ce4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8102c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102c66:	2b05      	cmp	r3, #5
 8102c68:	d824      	bhi.n	8102cb4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8102c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8102c70 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8102c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102c70:	08102cbd 	.word	0x08102cbd
 8102c74:	08102c89 	.word	0x08102c89
 8102c78:	08102c9f 	.word	0x08102c9f
 8102c7c:	08102cbd 	.word	0x08102cbd
 8102c80:	08102cbd 	.word	0x08102cbd
 8102c84:	08102cbd 	.word	0x08102cbd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c8c:	3308      	adds	r3, #8
 8102c8e:	2101      	movs	r1, #1
 8102c90:	4618      	mov	r0, r3
 8102c92:	f000 fcb3 	bl	81035fc <RCCEx_PLL2_Config>
 8102c96:	4603      	mov	r3, r0
 8102c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102c9c:	e00f      	b.n	8102cbe <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ca2:	3328      	adds	r3, #40	@ 0x28
 8102ca4:	2101      	movs	r1, #1
 8102ca6:	4618      	mov	r0, r3
 8102ca8:	f000 fd5a 	bl	8103760 <RCCEx_PLL3_Config>
 8102cac:	4603      	mov	r3, r0
 8102cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102cb2:	e004      	b.n	8102cbe <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102cb4:	2301      	movs	r3, #1
 8102cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102cba:	e000      	b.n	8102cbe <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8102cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cc2:	2b00      	cmp	r3, #0
 8102cc4:	d10a      	bne.n	8102cdc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8102cc6:	4b96      	ldr	r3, [pc, #600]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102cca:	f023 0107 	bic.w	r1, r3, #7
 8102cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102cd4:	4a92      	ldr	r2, [pc, #584]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102cd6:	430b      	orrs	r3, r1
 8102cd8:	6553      	str	r3, [r2, #84]	@ 0x54
 8102cda:	e003      	b.n	8102ce4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ce0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102cec:	f002 0304 	and.w	r3, r2, #4
 8102cf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8102cf4:	2300      	movs	r3, #0
 8102cf6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8102cfa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8102cfe:	460b      	mov	r3, r1
 8102d00:	4313      	orrs	r3, r2
 8102d02:	d044      	beq.n	8102d8e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8102d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8102d0c:	2b05      	cmp	r3, #5
 8102d0e:	d825      	bhi.n	8102d5c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8102d10:	a201      	add	r2, pc, #4	@ (adr r2, 8102d18 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8102d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102d16:	bf00      	nop
 8102d18:	08102d65 	.word	0x08102d65
 8102d1c:	08102d31 	.word	0x08102d31
 8102d20:	08102d47 	.word	0x08102d47
 8102d24:	08102d65 	.word	0x08102d65
 8102d28:	08102d65 	.word	0x08102d65
 8102d2c:	08102d65 	.word	0x08102d65
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d34:	3308      	adds	r3, #8
 8102d36:	2101      	movs	r1, #1
 8102d38:	4618      	mov	r0, r3
 8102d3a:	f000 fc5f 	bl	81035fc <RCCEx_PLL2_Config>
 8102d3e:	4603      	mov	r3, r0
 8102d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8102d44:	e00f      	b.n	8102d66 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d4a:	3328      	adds	r3, #40	@ 0x28
 8102d4c:	2101      	movs	r1, #1
 8102d4e:	4618      	mov	r0, r3
 8102d50:	f000 fd06 	bl	8103760 <RCCEx_PLL3_Config>
 8102d54:	4603      	mov	r3, r0
 8102d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8102d5a:	e004      	b.n	8102d66 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102d5c:	2301      	movs	r3, #1
 8102d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102d62:	e000      	b.n	8102d66 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8102d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d6a:	2b00      	cmp	r3, #0
 8102d6c:	d10b      	bne.n	8102d86 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8102d6e:	4b6c      	ldr	r3, [pc, #432]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102d72:	f023 0107 	bic.w	r1, r3, #7
 8102d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8102d7e:	4a68      	ldr	r2, [pc, #416]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102d80:	430b      	orrs	r3, r1
 8102d82:	6593      	str	r3, [r2, #88]	@ 0x58
 8102d84:	e003      	b.n	8102d8e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d96:	f002 0320 	and.w	r3, r2, #32
 8102d9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8102d9e:	2300      	movs	r3, #0
 8102da0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8102da4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8102da8:	460b      	mov	r3, r1
 8102daa:	4313      	orrs	r3, r2
 8102dac:	d055      	beq.n	8102e5a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8102dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102db6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102dba:	d033      	beq.n	8102e24 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8102dbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102dc0:	d82c      	bhi.n	8102e1c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102dc6:	d02f      	beq.n	8102e28 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8102dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102dcc:	d826      	bhi.n	8102e1c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102dce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102dd2:	d02b      	beq.n	8102e2c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8102dd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102dd8:	d820      	bhi.n	8102e1c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102dde:	d012      	beq.n	8102e06 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8102de0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102de4:	d81a      	bhi.n	8102e1c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102de6:	2b00      	cmp	r3, #0
 8102de8:	d022      	beq.n	8102e30 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8102dea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102dee:	d115      	bne.n	8102e1c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102df4:	3308      	adds	r3, #8
 8102df6:	2100      	movs	r1, #0
 8102df8:	4618      	mov	r0, r3
 8102dfa:	f000 fbff 	bl	81035fc <RCCEx_PLL2_Config>
 8102dfe:	4603      	mov	r3, r0
 8102e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8102e04:	e015      	b.n	8102e32 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e0a:	3328      	adds	r3, #40	@ 0x28
 8102e0c:	2102      	movs	r1, #2
 8102e0e:	4618      	mov	r0, r3
 8102e10:	f000 fca6 	bl	8103760 <RCCEx_PLL3_Config>
 8102e14:	4603      	mov	r3, r0
 8102e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8102e1a:	e00a      	b.n	8102e32 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102e1c:	2301      	movs	r3, #1
 8102e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102e22:	e006      	b.n	8102e32 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102e24:	bf00      	nop
 8102e26:	e004      	b.n	8102e32 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102e28:	bf00      	nop
 8102e2a:	e002      	b.n	8102e32 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102e2c:	bf00      	nop
 8102e2e:	e000      	b.n	8102e32 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102e30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102e32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e36:	2b00      	cmp	r3, #0
 8102e38:	d10b      	bne.n	8102e52 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8102e3a:	4b39      	ldr	r3, [pc, #228]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102e3e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102e4a:	4a35      	ldr	r2, [pc, #212]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102e4c:	430b      	orrs	r3, r1
 8102e4e:	6553      	str	r3, [r2, #84]	@ 0x54
 8102e50:	e003      	b.n	8102e5a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8102e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e62:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8102e66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8102e6a:	2300      	movs	r3, #0
 8102e6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8102e70:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8102e74:	460b      	mov	r3, r1
 8102e76:	4313      	orrs	r3, r2
 8102e78:	d058      	beq.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8102e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102e82:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8102e86:	d033      	beq.n	8102ef0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8102e88:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8102e8c:	d82c      	bhi.n	8102ee8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102e92:	d02f      	beq.n	8102ef4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8102e94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102e98:	d826      	bhi.n	8102ee8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102e9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102e9e:	d02b      	beq.n	8102ef8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8102ea0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102ea4:	d820      	bhi.n	8102ee8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102ea6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102eaa:	d012      	beq.n	8102ed2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8102eac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102eb0:	d81a      	bhi.n	8102ee8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102eb2:	2b00      	cmp	r3, #0
 8102eb4:	d022      	beq.n	8102efc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8102eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8102eba:	d115      	bne.n	8102ee8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ec0:	3308      	adds	r3, #8
 8102ec2:	2100      	movs	r1, #0
 8102ec4:	4618      	mov	r0, r3
 8102ec6:	f000 fb99 	bl	81035fc <RCCEx_PLL2_Config>
 8102eca:	4603      	mov	r3, r0
 8102ecc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102ed0:	e015      	b.n	8102efe <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ed6:	3328      	adds	r3, #40	@ 0x28
 8102ed8:	2102      	movs	r1, #2
 8102eda:	4618      	mov	r0, r3
 8102edc:	f000 fc40 	bl	8103760 <RCCEx_PLL3_Config>
 8102ee0:	4603      	mov	r3, r0
 8102ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102ee6:	e00a      	b.n	8102efe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102ee8:	2301      	movs	r3, #1
 8102eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102eee:	e006      	b.n	8102efe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102ef0:	bf00      	nop
 8102ef2:	e004      	b.n	8102efe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102ef4:	bf00      	nop
 8102ef6:	e002      	b.n	8102efe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102ef8:	bf00      	nop
 8102efa:	e000      	b.n	8102efe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102efc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102f02:	2b00      	cmp	r3, #0
 8102f04:	d10e      	bne.n	8102f24 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8102f06:	4b06      	ldr	r3, [pc, #24]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102f0a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8102f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102f16:	4a02      	ldr	r2, [pc, #8]	@ (8102f20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102f18:	430b      	orrs	r3, r1
 8102f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8102f1c:	e006      	b.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8102f1e:	bf00      	nop
 8102f20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102f28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f34:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8102f38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8102f3c:	2300      	movs	r3, #0
 8102f3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8102f42:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8102f46:	460b      	mov	r3, r1
 8102f48:	4313      	orrs	r3, r2
 8102f4a:	d055      	beq.n	8102ff8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8102f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102f54:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102f58:	d033      	beq.n	8102fc2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8102f5a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102f5e:	d82c      	bhi.n	8102fba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102f60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102f64:	d02f      	beq.n	8102fc6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8102f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102f6a:	d826      	bhi.n	8102fba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102f6c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102f70:	d02b      	beq.n	8102fca <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8102f72:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102f76:	d820      	bhi.n	8102fba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102f78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102f7c:	d012      	beq.n	8102fa4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8102f7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102f82:	d81a      	bhi.n	8102fba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102f84:	2b00      	cmp	r3, #0
 8102f86:	d022      	beq.n	8102fce <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8102f88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8102f8c:	d115      	bne.n	8102fba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f92:	3308      	adds	r3, #8
 8102f94:	2100      	movs	r1, #0
 8102f96:	4618      	mov	r0, r3
 8102f98:	f000 fb30 	bl	81035fc <RCCEx_PLL2_Config>
 8102f9c:	4603      	mov	r3, r0
 8102f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102fa2:	e015      	b.n	8102fd0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fa8:	3328      	adds	r3, #40	@ 0x28
 8102faa:	2102      	movs	r1, #2
 8102fac:	4618      	mov	r0, r3
 8102fae:	f000 fbd7 	bl	8103760 <RCCEx_PLL3_Config>
 8102fb2:	4603      	mov	r3, r0
 8102fb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102fb8:	e00a      	b.n	8102fd0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102fba:	2301      	movs	r3, #1
 8102fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102fc0:	e006      	b.n	8102fd0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102fc2:	bf00      	nop
 8102fc4:	e004      	b.n	8102fd0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102fc6:	bf00      	nop
 8102fc8:	e002      	b.n	8102fd0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102fca:	bf00      	nop
 8102fcc:	e000      	b.n	8102fd0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102fce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102fd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102fd4:	2b00      	cmp	r3, #0
 8102fd6:	d10b      	bne.n	8102ff0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102fd8:	4ba1      	ldr	r3, [pc, #644]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102fdc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8102fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fe4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102fe8:	4a9d      	ldr	r2, [pc, #628]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102fea:	430b      	orrs	r3, r1
 8102fec:	6593      	str	r3, [r2, #88]	@ 0x58
 8102fee:	e003      	b.n	8102ff8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ff0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ff4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103000:	f002 0308 	and.w	r3, r2, #8
 8103004:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8103008:	2300      	movs	r3, #0
 810300a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 810300e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8103012:	460b      	mov	r3, r1
 8103014:	4313      	orrs	r3, r2
 8103016:	d01e      	beq.n	8103056 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8103018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810301c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103020:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103024:	d10c      	bne.n	8103040 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810302a:	3328      	adds	r3, #40	@ 0x28
 810302c:	2102      	movs	r1, #2
 810302e:	4618      	mov	r0, r3
 8103030:	f000 fb96 	bl	8103760 <RCCEx_PLL3_Config>
 8103034:	4603      	mov	r3, r0
 8103036:	2b00      	cmp	r3, #0
 8103038:	d002      	beq.n	8103040 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810303a:	2301      	movs	r3, #1
 810303c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103040:	4b87      	ldr	r3, [pc, #540]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103044:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8103048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810304c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103050:	4a83      	ldr	r2, [pc, #524]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103052:	430b      	orrs	r3, r1
 8103054:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810305a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810305e:	f002 0310 	and.w	r3, r2, #16
 8103062:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8103066:	2300      	movs	r3, #0
 8103068:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 810306c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8103070:	460b      	mov	r3, r1
 8103072:	4313      	orrs	r3, r2
 8103074:	d01e      	beq.n	81030b4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8103076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810307a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 810307e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103082:	d10c      	bne.n	810309e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103088:	3328      	adds	r3, #40	@ 0x28
 810308a:	2102      	movs	r1, #2
 810308c:	4618      	mov	r0, r3
 810308e:	f000 fb67 	bl	8103760 <RCCEx_PLL3_Config>
 8103092:	4603      	mov	r3, r0
 8103094:	2b00      	cmp	r3, #0
 8103096:	d002      	beq.n	810309e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8103098:	2301      	movs	r3, #1
 810309a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810309e:	4b70      	ldr	r3, [pc, #448]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81030a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81030a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 81030a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81030ae:	4a6c      	ldr	r2, [pc, #432]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81030b0:	430b      	orrs	r3, r1
 81030b2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81030b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81030bc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 81030c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 81030c4:	2300      	movs	r3, #0
 81030c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 81030ca:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 81030ce:	460b      	mov	r3, r1
 81030d0:	4313      	orrs	r3, r2
 81030d2:	d03e      	beq.n	8103152 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 81030d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81030dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81030e0:	d022      	beq.n	8103128 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81030e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81030e6:	d81b      	bhi.n	8103120 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81030e8:	2b00      	cmp	r3, #0
 81030ea:	d003      	beq.n	81030f4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 81030ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81030f0:	d00b      	beq.n	810310a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 81030f2:	e015      	b.n	8103120 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81030f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030f8:	3308      	adds	r3, #8
 81030fa:	2100      	movs	r1, #0
 81030fc:	4618      	mov	r0, r3
 81030fe:	f000 fa7d 	bl	81035fc <RCCEx_PLL2_Config>
 8103102:	4603      	mov	r3, r0
 8103104:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103108:	e00f      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810310a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810310e:	3328      	adds	r3, #40	@ 0x28
 8103110:	2102      	movs	r1, #2
 8103112:	4618      	mov	r0, r3
 8103114:	f000 fb24 	bl	8103760 <RCCEx_PLL3_Config>
 8103118:	4603      	mov	r3, r0
 810311a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810311e:	e004      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103120:	2301      	movs	r3, #1
 8103122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103126:	e000      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8103128:	bf00      	nop
    }

    if (ret == HAL_OK)
 810312a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810312e:	2b00      	cmp	r3, #0
 8103130:	d10b      	bne.n	810314a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103132:	4b4b      	ldr	r3, [pc, #300]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103136:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 810313a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810313e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103142:	4a47      	ldr	r2, [pc, #284]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103144:	430b      	orrs	r3, r1
 8103146:	6593      	str	r3, [r2, #88]	@ 0x58
 8103148:	e003      	b.n	8103152 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810314a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810314e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103156:	e9d3 2300 	ldrd	r2, r3, [r3]
 810315a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 810315e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8103160:	2300      	movs	r3, #0
 8103162:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8103164:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8103168:	460b      	mov	r3, r1
 810316a:	4313      	orrs	r3, r2
 810316c:	d03b      	beq.n	81031e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 810316e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103176:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810317a:	d01f      	beq.n	81031bc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 810317c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103180:	d818      	bhi.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8103182:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8103186:	d003      	beq.n	8103190 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8103188:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810318c:	d007      	beq.n	810319e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 810318e:	e011      	b.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103190:	4b33      	ldr	r3, [pc, #204]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103194:	4a32      	ldr	r2, [pc, #200]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103196:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810319a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 810319c:	e00f      	b.n	81031be <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810319e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031a2:	3328      	adds	r3, #40	@ 0x28
 81031a4:	2101      	movs	r1, #1
 81031a6:	4618      	mov	r0, r3
 81031a8:	f000 fada 	bl	8103760 <RCCEx_PLL3_Config>
 81031ac:	4603      	mov	r3, r0
 81031ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81031b2:	e004      	b.n	81031be <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81031b4:	2301      	movs	r3, #1
 81031b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81031ba:	e000      	b.n	81031be <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 81031bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 81031be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81031c2:	2b00      	cmp	r3, #0
 81031c4:	d10b      	bne.n	81031de <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81031c6:	4b26      	ldr	r3, [pc, #152]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81031c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81031ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 81031ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81031d6:	4a22      	ldr	r2, [pc, #136]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81031d8:	430b      	orrs	r3, r1
 81031da:	6553      	str	r3, [r2, #84]	@ 0x54
 81031dc:	e003      	b.n	81031e6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81031de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81031e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81031e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81031ee:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 81031f2:	673b      	str	r3, [r7, #112]	@ 0x70
 81031f4:	2300      	movs	r3, #0
 81031f6:	677b      	str	r3, [r7, #116]	@ 0x74
 81031f8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 81031fc:	460b      	mov	r3, r1
 81031fe:	4313      	orrs	r3, r2
 8103200:	d034      	beq.n	810326c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8103202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103208:	2b00      	cmp	r3, #0
 810320a:	d003      	beq.n	8103214 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 810320c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103210:	d007      	beq.n	8103222 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8103212:	e011      	b.n	8103238 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103214:	4b12      	ldr	r3, [pc, #72]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103218:	4a11      	ldr	r2, [pc, #68]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810321a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810321e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8103220:	e00e      	b.n	8103240 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103226:	3308      	adds	r3, #8
 8103228:	2102      	movs	r1, #2
 810322a:	4618      	mov	r0, r3
 810322c:	f000 f9e6 	bl	81035fc <RCCEx_PLL2_Config>
 8103230:	4603      	mov	r3, r0
 8103232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8103236:	e003      	b.n	8103240 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8103238:	2301      	movs	r3, #1
 810323a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810323e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103244:	2b00      	cmp	r3, #0
 8103246:	d10d      	bne.n	8103264 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8103248:	4b05      	ldr	r3, [pc, #20]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810324a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810324c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8103250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103256:	4a02      	ldr	r2, [pc, #8]	@ (8103260 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103258:	430b      	orrs	r3, r1
 810325a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810325c:	e006      	b.n	810326c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 810325e:	bf00      	nop
 8103260:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 810326c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103274:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8103278:	66bb      	str	r3, [r7, #104]	@ 0x68
 810327a:	2300      	movs	r3, #0
 810327c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 810327e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8103282:	460b      	mov	r3, r1
 8103284:	4313      	orrs	r3, r2
 8103286:	d00c      	beq.n	81032a2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810328c:	3328      	adds	r3, #40	@ 0x28
 810328e:	2102      	movs	r1, #2
 8103290:	4618      	mov	r0, r3
 8103292:	f000 fa65 	bl	8103760 <RCCEx_PLL3_Config>
 8103296:	4603      	mov	r3, r0
 8103298:	2b00      	cmp	r3, #0
 810329a:	d002      	beq.n	81032a2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 810329c:	2301      	movs	r3, #1
 810329e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81032a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81032aa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 81032ae:	663b      	str	r3, [r7, #96]	@ 0x60
 81032b0:	2300      	movs	r3, #0
 81032b2:	667b      	str	r3, [r7, #100]	@ 0x64
 81032b4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 81032b8:	460b      	mov	r3, r1
 81032ba:	4313      	orrs	r3, r2
 81032bc:	d038      	beq.n	8103330 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 81032be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81032c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81032ca:	d018      	beq.n	81032fe <HAL_RCCEx_PeriphCLKConfig+0x1116>
 81032cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81032d0:	d811      	bhi.n	81032f6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81032d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 81032d6:	d014      	beq.n	8103302 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 81032d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 81032dc:	d80b      	bhi.n	81032f6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81032de:	2b00      	cmp	r3, #0
 81032e0:	d011      	beq.n	8103306 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 81032e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81032e6:	d106      	bne.n	81032f6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81032e8:	4bc3      	ldr	r3, [pc, #780]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81032ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81032ec:	4ac2      	ldr	r2, [pc, #776]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81032ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81032f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 81032f4:	e008      	b.n	8103308 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81032f6:	2301      	movs	r3, #1
 81032f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81032fc:	e004      	b.n	8103308 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81032fe:	bf00      	nop
 8103300:	e002      	b.n	8103308 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103302:	bf00      	nop
 8103304:	e000      	b.n	8103308 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103306:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103308:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810330c:	2b00      	cmp	r3, #0
 810330e:	d10b      	bne.n	8103328 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8103310:	4bb9      	ldr	r3, [pc, #740]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103314:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8103318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810331c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8103320:	4ab5      	ldr	r2, [pc, #724]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103322:	430b      	orrs	r3, r1
 8103324:	6553      	str	r3, [r2, #84]	@ 0x54
 8103326:	e003      	b.n	8103330 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810332c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8103330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103338:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 810333c:	65bb      	str	r3, [r7, #88]	@ 0x58
 810333e:	2300      	movs	r3, #0
 8103340:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8103342:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8103346:	460b      	mov	r3, r1
 8103348:	4313      	orrs	r3, r2
 810334a:	d009      	beq.n	8103360 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 810334c:	4baa      	ldr	r3, [pc, #680]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810334e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103350:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8103354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103358:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 810335a:	4aa7      	ldr	r2, [pc, #668]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810335c:	430b      	orrs	r3, r1
 810335e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8103360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103368:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 810336c:	653b      	str	r3, [r7, #80]	@ 0x50
 810336e:	2300      	movs	r3, #0
 8103370:	657b      	str	r3, [r7, #84]	@ 0x54
 8103372:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8103376:	460b      	mov	r3, r1
 8103378:	4313      	orrs	r3, r2
 810337a:	d00a      	beq.n	8103392 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810337c:	4b9e      	ldr	r3, [pc, #632]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810337e:	691b      	ldr	r3, [r3, #16]
 8103380:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8103384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103388:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 810338c:	4a9a      	ldr	r2, [pc, #616]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810338e:	430b      	orrs	r3, r1
 8103390:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8103392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103396:	e9d3 2300 	ldrd	r2, r3, [r3]
 810339a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 810339e:	64bb      	str	r3, [r7, #72]	@ 0x48
 81033a0:	2300      	movs	r3, #0
 81033a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81033a4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 81033a8:	460b      	mov	r3, r1
 81033aa:	4313      	orrs	r3, r2
 81033ac:	d009      	beq.n	81033c2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81033ae:	4b92      	ldr	r3, [pc, #584]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81033b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81033b2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 81033b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81033bc:	4a8e      	ldr	r2, [pc, #568]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81033be:	430b      	orrs	r3, r1
 81033c0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81033c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81033ca:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 81033ce:	643b      	str	r3, [r7, #64]	@ 0x40
 81033d0:	2300      	movs	r3, #0
 81033d2:	647b      	str	r3, [r7, #68]	@ 0x44
 81033d4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 81033d8:	460b      	mov	r3, r1
 81033da:	4313      	orrs	r3, r2
 81033dc:	d00e      	beq.n	81033fc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81033de:	4b86      	ldr	r3, [pc, #536]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81033e0:	691b      	ldr	r3, [r3, #16]
 81033e2:	4a85      	ldr	r2, [pc, #532]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81033e4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 81033e8:	6113      	str	r3, [r2, #16]
 81033ea:	4b83      	ldr	r3, [pc, #524]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81033ec:	6919      	ldr	r1, [r3, #16]
 81033ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033f2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 81033f6:	4a80      	ldr	r2, [pc, #512]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81033f8:	430b      	orrs	r3, r1
 81033fa:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81033fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103404:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8103408:	63bb      	str	r3, [r7, #56]	@ 0x38
 810340a:	2300      	movs	r3, #0
 810340c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810340e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8103412:	460b      	mov	r3, r1
 8103414:	4313      	orrs	r3, r2
 8103416:	d009      	beq.n	810342c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8103418:	4b77      	ldr	r3, [pc, #476]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810341a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810341c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8103420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103426:	4a74      	ldr	r2, [pc, #464]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103428:	430b      	orrs	r3, r1
 810342a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810342c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103434:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8103438:	633b      	str	r3, [r7, #48]	@ 0x30
 810343a:	2300      	movs	r3, #0
 810343c:	637b      	str	r3, [r7, #52]	@ 0x34
 810343e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8103442:	460b      	mov	r3, r1
 8103444:	4313      	orrs	r3, r2
 8103446:	d00a      	beq.n	810345e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8103448:	4b6b      	ldr	r3, [pc, #428]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810344a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810344c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8103450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103454:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8103458:	4a67      	ldr	r2, [pc, #412]	@ (81035f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810345a:	430b      	orrs	r3, r1
 810345c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 810345e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103466:	2100      	movs	r1, #0
 8103468:	62b9      	str	r1, [r7, #40]	@ 0x28
 810346a:	f003 0301 	and.w	r3, r3, #1
 810346e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8103470:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8103474:	460b      	mov	r3, r1
 8103476:	4313      	orrs	r3, r2
 8103478:	d011      	beq.n	810349e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810347a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810347e:	3308      	adds	r3, #8
 8103480:	2100      	movs	r1, #0
 8103482:	4618      	mov	r0, r3
 8103484:	f000 f8ba 	bl	81035fc <RCCEx_PLL2_Config>
 8103488:	4603      	mov	r3, r0
 810348a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810348e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103492:	2b00      	cmp	r3, #0
 8103494:	d003      	beq.n	810349e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810349a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 810349e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81034a6:	2100      	movs	r1, #0
 81034a8:	6239      	str	r1, [r7, #32]
 81034aa:	f003 0302 	and.w	r3, r3, #2
 81034ae:	627b      	str	r3, [r7, #36]	@ 0x24
 81034b0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 81034b4:	460b      	mov	r3, r1
 81034b6:	4313      	orrs	r3, r2
 81034b8:	d011      	beq.n	81034de <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81034ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034be:	3308      	adds	r3, #8
 81034c0:	2101      	movs	r1, #1
 81034c2:	4618      	mov	r0, r3
 81034c4:	f000 f89a 	bl	81035fc <RCCEx_PLL2_Config>
 81034c8:	4603      	mov	r3, r0
 81034ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81034ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81034d2:	2b00      	cmp	r3, #0
 81034d4:	d003      	beq.n	81034de <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81034d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81034da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 81034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81034e6:	2100      	movs	r1, #0
 81034e8:	61b9      	str	r1, [r7, #24]
 81034ea:	f003 0304 	and.w	r3, r3, #4
 81034ee:	61fb      	str	r3, [r7, #28]
 81034f0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 81034f4:	460b      	mov	r3, r1
 81034f6:	4313      	orrs	r3, r2
 81034f8:	d011      	beq.n	810351e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81034fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034fe:	3308      	adds	r3, #8
 8103500:	2102      	movs	r1, #2
 8103502:	4618      	mov	r0, r3
 8103504:	f000 f87a 	bl	81035fc <RCCEx_PLL2_Config>
 8103508:	4603      	mov	r3, r0
 810350a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810350e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103512:	2b00      	cmp	r3, #0
 8103514:	d003      	beq.n	810351e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810351a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810351e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103526:	2100      	movs	r1, #0
 8103528:	6139      	str	r1, [r7, #16]
 810352a:	f003 0308 	and.w	r3, r3, #8
 810352e:	617b      	str	r3, [r7, #20]
 8103530:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8103534:	460b      	mov	r3, r1
 8103536:	4313      	orrs	r3, r2
 8103538:	d011      	beq.n	810355e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810353a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810353e:	3328      	adds	r3, #40	@ 0x28
 8103540:	2100      	movs	r1, #0
 8103542:	4618      	mov	r0, r3
 8103544:	f000 f90c 	bl	8103760 <RCCEx_PLL3_Config>
 8103548:	4603      	mov	r3, r0
 810354a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 810354e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103552:	2b00      	cmp	r3, #0
 8103554:	d003      	beq.n	810355e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810355a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 810355e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103566:	2100      	movs	r1, #0
 8103568:	60b9      	str	r1, [r7, #8]
 810356a:	f003 0310 	and.w	r3, r3, #16
 810356e:	60fb      	str	r3, [r7, #12]
 8103570:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8103574:	460b      	mov	r3, r1
 8103576:	4313      	orrs	r3, r2
 8103578:	d011      	beq.n	810359e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810357a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810357e:	3328      	adds	r3, #40	@ 0x28
 8103580:	2101      	movs	r1, #1
 8103582:	4618      	mov	r0, r3
 8103584:	f000 f8ec 	bl	8103760 <RCCEx_PLL3_Config>
 8103588:	4603      	mov	r3, r0
 810358a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810358e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103592:	2b00      	cmp	r3, #0
 8103594:	d003      	beq.n	810359e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810359a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 810359e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81035a6:	2100      	movs	r1, #0
 81035a8:	6039      	str	r1, [r7, #0]
 81035aa:	f003 0320 	and.w	r3, r3, #32
 81035ae:	607b      	str	r3, [r7, #4]
 81035b0:	e9d7 1200 	ldrd	r1, r2, [r7]
 81035b4:	460b      	mov	r3, r1
 81035b6:	4313      	orrs	r3, r2
 81035b8:	d011      	beq.n	81035de <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81035ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035be:	3328      	adds	r3, #40	@ 0x28
 81035c0:	2102      	movs	r1, #2
 81035c2:	4618      	mov	r0, r3
 81035c4:	f000 f8cc 	bl	8103760 <RCCEx_PLL3_Config>
 81035c8:	4603      	mov	r3, r0
 81035ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81035ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035d2:	2b00      	cmp	r3, #0
 81035d4:	d003      	beq.n	81035de <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81035d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 81035de:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 81035e2:	2b00      	cmp	r3, #0
 81035e4:	d101      	bne.n	81035ea <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 81035e6:	2300      	movs	r3, #0
 81035e8:	e000      	b.n	81035ec <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 81035ea:	2301      	movs	r3, #1
}
 81035ec:	4618      	mov	r0, r3
 81035ee:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 81035f2:	46bd      	mov	sp, r7
 81035f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81035f8:	58024400 	.word	0x58024400

081035fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81035fc:	b580      	push	{r7, lr}
 81035fe:	b084      	sub	sp, #16
 8103600:	af00      	add	r7, sp, #0
 8103602:	6078      	str	r0, [r7, #4]
 8103604:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103606:	2300      	movs	r3, #0
 8103608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810360a:	4b54      	ldr	r3, [pc, #336]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 810360c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810360e:	f003 0303 	and.w	r3, r3, #3
 8103612:	2b03      	cmp	r3, #3
 8103614:	d101      	bne.n	810361a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103616:	2301      	movs	r3, #1
 8103618:	e09b      	b.n	8103752 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810361a:	4b50      	ldr	r3, [pc, #320]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 810361c:	681b      	ldr	r3, [r3, #0]
 810361e:	4a4f      	ldr	r2, [pc, #316]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103620:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8103624:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103626:	f7fd f9cb 	bl	81009c0 <HAL_GetTick>
 810362a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810362c:	e008      	b.n	8103640 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810362e:	f7fd f9c7 	bl	81009c0 <HAL_GetTick>
 8103632:	4602      	mov	r2, r0
 8103634:	68bb      	ldr	r3, [r7, #8]
 8103636:	1ad3      	subs	r3, r2, r3
 8103638:	2b02      	cmp	r3, #2
 810363a:	d901      	bls.n	8103640 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 810363c:	2303      	movs	r3, #3
 810363e:	e088      	b.n	8103752 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103640:	4b46      	ldr	r3, [pc, #280]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103642:	681b      	ldr	r3, [r3, #0]
 8103644:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103648:	2b00      	cmp	r3, #0
 810364a:	d1f0      	bne.n	810362e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 810364c:	4b43      	ldr	r3, [pc, #268]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 810364e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103650:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8103654:	687b      	ldr	r3, [r7, #4]
 8103656:	681b      	ldr	r3, [r3, #0]
 8103658:	031b      	lsls	r3, r3, #12
 810365a:	4940      	ldr	r1, [pc, #256]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 810365c:	4313      	orrs	r3, r2
 810365e:	628b      	str	r3, [r1, #40]	@ 0x28
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	685b      	ldr	r3, [r3, #4]
 8103664:	3b01      	subs	r3, #1
 8103666:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810366a:	687b      	ldr	r3, [r7, #4]
 810366c:	689b      	ldr	r3, [r3, #8]
 810366e:	3b01      	subs	r3, #1
 8103670:	025b      	lsls	r3, r3, #9
 8103672:	b29b      	uxth	r3, r3
 8103674:	431a      	orrs	r2, r3
 8103676:	687b      	ldr	r3, [r7, #4]
 8103678:	68db      	ldr	r3, [r3, #12]
 810367a:	3b01      	subs	r3, #1
 810367c:	041b      	lsls	r3, r3, #16
 810367e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8103682:	431a      	orrs	r2, r3
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	691b      	ldr	r3, [r3, #16]
 8103688:	3b01      	subs	r3, #1
 810368a:	061b      	lsls	r3, r3, #24
 810368c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8103690:	4932      	ldr	r1, [pc, #200]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103692:	4313      	orrs	r3, r2
 8103694:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8103696:	4b31      	ldr	r3, [pc, #196]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810369a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810369e:	687b      	ldr	r3, [r7, #4]
 81036a0:	695b      	ldr	r3, [r3, #20]
 81036a2:	492e      	ldr	r1, [pc, #184]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036a4:	4313      	orrs	r3, r2
 81036a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81036a8:	4b2c      	ldr	r3, [pc, #176]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81036ac:	f023 0220 	bic.w	r2, r3, #32
 81036b0:	687b      	ldr	r3, [r7, #4]
 81036b2:	699b      	ldr	r3, [r3, #24]
 81036b4:	4929      	ldr	r1, [pc, #164]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036b6:	4313      	orrs	r3, r2
 81036b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81036ba:	4b28      	ldr	r3, [pc, #160]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81036be:	4a27      	ldr	r2, [pc, #156]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036c0:	f023 0310 	bic.w	r3, r3, #16
 81036c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81036c6:	4b25      	ldr	r3, [pc, #148]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81036ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81036ce:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81036d2:	687a      	ldr	r2, [r7, #4]
 81036d4:	69d2      	ldr	r2, [r2, #28]
 81036d6:	00d2      	lsls	r2, r2, #3
 81036d8:	4920      	ldr	r1, [pc, #128]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036da:	4313      	orrs	r3, r2
 81036dc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81036de:	4b1f      	ldr	r3, [pc, #124]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81036e2:	4a1e      	ldr	r2, [pc, #120]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036e4:	f043 0310 	orr.w	r3, r3, #16
 81036e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81036ea:	683b      	ldr	r3, [r7, #0]
 81036ec:	2b00      	cmp	r3, #0
 81036ee:	d106      	bne.n	81036fe <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81036f0:	4b1a      	ldr	r3, [pc, #104]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81036f4:	4a19      	ldr	r2, [pc, #100]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 81036f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 81036fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81036fc:	e00f      	b.n	810371e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81036fe:	683b      	ldr	r3, [r7, #0]
 8103700:	2b01      	cmp	r3, #1
 8103702:	d106      	bne.n	8103712 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103704:	4b15      	ldr	r3, [pc, #84]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103708:	4a14      	ldr	r2, [pc, #80]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 810370a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810370e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103710:	e005      	b.n	810371e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103712:	4b12      	ldr	r3, [pc, #72]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103716:	4a11      	ldr	r2, [pc, #68]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103718:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810371c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810371e:	4b0f      	ldr	r3, [pc, #60]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103720:	681b      	ldr	r3, [r3, #0]
 8103722:	4a0e      	ldr	r2, [pc, #56]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103724:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8103728:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810372a:	f7fd f949 	bl	81009c0 <HAL_GetTick>
 810372e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103730:	e008      	b.n	8103744 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8103732:	f7fd f945 	bl	81009c0 <HAL_GetTick>
 8103736:	4602      	mov	r2, r0
 8103738:	68bb      	ldr	r3, [r7, #8]
 810373a:	1ad3      	subs	r3, r2, r3
 810373c:	2b02      	cmp	r3, #2
 810373e:	d901      	bls.n	8103744 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103740:	2303      	movs	r3, #3
 8103742:	e006      	b.n	8103752 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103744:	4b05      	ldr	r3, [pc, #20]	@ (810375c <RCCEx_PLL2_Config+0x160>)
 8103746:	681b      	ldr	r3, [r3, #0]
 8103748:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810374c:	2b00      	cmp	r3, #0
 810374e:	d0f0      	beq.n	8103732 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103750:	7bfb      	ldrb	r3, [r7, #15]
}
 8103752:	4618      	mov	r0, r3
 8103754:	3710      	adds	r7, #16
 8103756:	46bd      	mov	sp, r7
 8103758:	bd80      	pop	{r7, pc}
 810375a:	bf00      	nop
 810375c:	58024400 	.word	0x58024400

08103760 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8103760:	b580      	push	{r7, lr}
 8103762:	b084      	sub	sp, #16
 8103764:	af00      	add	r7, sp, #0
 8103766:	6078      	str	r0, [r7, #4]
 8103768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810376a:	2300      	movs	r3, #0
 810376c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810376e:	4b54      	ldr	r3, [pc, #336]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103772:	f003 0303 	and.w	r3, r3, #3
 8103776:	2b03      	cmp	r3, #3
 8103778:	d101      	bne.n	810377e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810377a:	2301      	movs	r3, #1
 810377c:	e09b      	b.n	81038b6 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810377e:	4b50      	ldr	r3, [pc, #320]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103780:	681b      	ldr	r3, [r3, #0]
 8103782:	4a4f      	ldr	r2, [pc, #316]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103784:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8103788:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810378a:	f7fd f919 	bl	81009c0 <HAL_GetTick>
 810378e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103790:	e008      	b.n	81037a4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8103792:	f7fd f915 	bl	81009c0 <HAL_GetTick>
 8103796:	4602      	mov	r2, r0
 8103798:	68bb      	ldr	r3, [r7, #8]
 810379a:	1ad3      	subs	r3, r2, r3
 810379c:	2b02      	cmp	r3, #2
 810379e:	d901      	bls.n	81037a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81037a0:	2303      	movs	r3, #3
 81037a2:	e088      	b.n	81038b6 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81037a4:	4b46      	ldr	r3, [pc, #280]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 81037a6:	681b      	ldr	r3, [r3, #0]
 81037a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81037ac:	2b00      	cmp	r3, #0
 81037ae:	d1f0      	bne.n	8103792 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81037b0:	4b43      	ldr	r3, [pc, #268]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 81037b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81037b4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81037b8:	687b      	ldr	r3, [r7, #4]
 81037ba:	681b      	ldr	r3, [r3, #0]
 81037bc:	051b      	lsls	r3, r3, #20
 81037be:	4940      	ldr	r1, [pc, #256]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 81037c0:	4313      	orrs	r3, r2
 81037c2:	628b      	str	r3, [r1, #40]	@ 0x28
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	685b      	ldr	r3, [r3, #4]
 81037c8:	3b01      	subs	r3, #1
 81037ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81037ce:	687b      	ldr	r3, [r7, #4]
 81037d0:	689b      	ldr	r3, [r3, #8]
 81037d2:	3b01      	subs	r3, #1
 81037d4:	025b      	lsls	r3, r3, #9
 81037d6:	b29b      	uxth	r3, r3
 81037d8:	431a      	orrs	r2, r3
 81037da:	687b      	ldr	r3, [r7, #4]
 81037dc:	68db      	ldr	r3, [r3, #12]
 81037de:	3b01      	subs	r3, #1
 81037e0:	041b      	lsls	r3, r3, #16
 81037e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81037e6:	431a      	orrs	r2, r3
 81037e8:	687b      	ldr	r3, [r7, #4]
 81037ea:	691b      	ldr	r3, [r3, #16]
 81037ec:	3b01      	subs	r3, #1
 81037ee:	061b      	lsls	r3, r3, #24
 81037f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81037f4:	4932      	ldr	r1, [pc, #200]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 81037f6:	4313      	orrs	r3, r2
 81037f8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81037fa:	4b31      	ldr	r3, [pc, #196]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 81037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81037fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8103802:	687b      	ldr	r3, [r7, #4]
 8103804:	695b      	ldr	r3, [r3, #20]
 8103806:	492e      	ldr	r1, [pc, #184]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103808:	4313      	orrs	r3, r2
 810380a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810380c:	4b2c      	ldr	r3, [pc, #176]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810380e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103810:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8103814:	687b      	ldr	r3, [r7, #4]
 8103816:	699b      	ldr	r3, [r3, #24]
 8103818:	4929      	ldr	r1, [pc, #164]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810381a:	4313      	orrs	r3, r2
 810381c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810381e:	4b28      	ldr	r3, [pc, #160]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103822:	4a27      	ldr	r2, [pc, #156]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103828:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810382a:	4b25      	ldr	r3, [pc, #148]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810382e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8103832:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8103836:	687a      	ldr	r2, [r7, #4]
 8103838:	69d2      	ldr	r2, [r2, #28]
 810383a:	00d2      	lsls	r2, r2, #3
 810383c:	4920      	ldr	r1, [pc, #128]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810383e:	4313      	orrs	r3, r2
 8103840:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8103842:	4b1f      	ldr	r3, [pc, #124]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103846:	4a1e      	ldr	r2, [pc, #120]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810384c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810384e:	683b      	ldr	r3, [r7, #0]
 8103850:	2b00      	cmp	r3, #0
 8103852:	d106      	bne.n	8103862 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103854:	4b1a      	ldr	r3, [pc, #104]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103858:	4a19      	ldr	r2, [pc, #100]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810385a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 810385e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103860:	e00f      	b.n	8103882 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8103862:	683b      	ldr	r3, [r7, #0]
 8103864:	2b01      	cmp	r3, #1
 8103866:	d106      	bne.n	8103876 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8103868:	4b15      	ldr	r3, [pc, #84]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810386c:	4a14      	ldr	r2, [pc, #80]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810386e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8103872:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103874:	e005      	b.n	8103882 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8103876:	4b12      	ldr	r3, [pc, #72]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810387a:	4a11      	ldr	r2, [pc, #68]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 810387c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8103880:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8103882:	4b0f      	ldr	r3, [pc, #60]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103884:	681b      	ldr	r3, [r3, #0]
 8103886:	4a0e      	ldr	r2, [pc, #56]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 8103888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 810388c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810388e:	f7fd f897 	bl	81009c0 <HAL_GetTick>
 8103892:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103894:	e008      	b.n	81038a8 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8103896:	f7fd f893 	bl	81009c0 <HAL_GetTick>
 810389a:	4602      	mov	r2, r0
 810389c:	68bb      	ldr	r3, [r7, #8]
 810389e:	1ad3      	subs	r3, r2, r3
 81038a0:	2b02      	cmp	r3, #2
 81038a2:	d901      	bls.n	81038a8 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81038a4:	2303      	movs	r3, #3
 81038a6:	e006      	b.n	81038b6 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81038a8:	4b05      	ldr	r3, [pc, #20]	@ (81038c0 <RCCEx_PLL3_Config+0x160>)
 81038aa:	681b      	ldr	r3, [r3, #0]
 81038ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81038b0:	2b00      	cmp	r3, #0
 81038b2:	d0f0      	beq.n	8103896 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81038b4:	7bfb      	ldrb	r3, [r7, #15]
}
 81038b6:	4618      	mov	r0, r3
 81038b8:	3710      	adds	r7, #16
 81038ba:	46bd      	mov	sp, r7
 81038bc:	bd80      	pop	{r7, pc}
 81038be:	bf00      	nop
 81038c0:	58024400 	.word	0x58024400

081038c4 <__NVIC_SetPriority>:
{
 81038c4:	b480      	push	{r7}
 81038c6:	b083      	sub	sp, #12
 81038c8:	af00      	add	r7, sp, #0
 81038ca:	4603      	mov	r3, r0
 81038cc:	6039      	str	r1, [r7, #0]
 81038ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81038d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81038d4:	2b00      	cmp	r3, #0
 81038d6:	db0a      	blt.n	81038ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81038d8:	683b      	ldr	r3, [r7, #0]
 81038da:	b2da      	uxtb	r2, r3
 81038dc:	490c      	ldr	r1, [pc, #48]	@ (8103910 <__NVIC_SetPriority+0x4c>)
 81038de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81038e2:	0112      	lsls	r2, r2, #4
 81038e4:	b2d2      	uxtb	r2, r2
 81038e6:	440b      	add	r3, r1
 81038e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 81038ec:	e00a      	b.n	8103904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81038ee:	683b      	ldr	r3, [r7, #0]
 81038f0:	b2da      	uxtb	r2, r3
 81038f2:	4908      	ldr	r1, [pc, #32]	@ (8103914 <__NVIC_SetPriority+0x50>)
 81038f4:	88fb      	ldrh	r3, [r7, #6]
 81038f6:	f003 030f 	and.w	r3, r3, #15
 81038fa:	3b04      	subs	r3, #4
 81038fc:	0112      	lsls	r2, r2, #4
 81038fe:	b2d2      	uxtb	r2, r2
 8103900:	440b      	add	r3, r1
 8103902:	761a      	strb	r2, [r3, #24]
}
 8103904:	bf00      	nop
 8103906:	370c      	adds	r7, #12
 8103908:	46bd      	mov	sp, r7
 810390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810390e:	4770      	bx	lr
 8103910:	e000e100 	.word	0xe000e100
 8103914:	e000ed00 	.word	0xe000ed00

08103918 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8103918:	b580      	push	{r7, lr}
 810391a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 810391c:	2100      	movs	r1, #0
 810391e:	f06f 0004 	mvn.w	r0, #4
 8103922:	f7ff ffcf 	bl	81038c4 <__NVIC_SetPriority>
#endif
}
 8103926:	bf00      	nop
 8103928:	bd80      	pop	{r7, pc}
	...

0810392c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 810392c:	b480      	push	{r7}
 810392e:	b083      	sub	sp, #12
 8103930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103932:	f3ef 8305 	mrs	r3, IPSR
 8103936:	603b      	str	r3, [r7, #0]
  return(result);
 8103938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 810393a:	2b00      	cmp	r3, #0
 810393c:	d003      	beq.n	8103946 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 810393e:	f06f 0305 	mvn.w	r3, #5
 8103942:	607b      	str	r3, [r7, #4]
 8103944:	e00c      	b.n	8103960 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8103946:	4b0a      	ldr	r3, [pc, #40]	@ (8103970 <osKernelInitialize+0x44>)
 8103948:	681b      	ldr	r3, [r3, #0]
 810394a:	2b00      	cmp	r3, #0
 810394c:	d105      	bne.n	810395a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 810394e:	4b08      	ldr	r3, [pc, #32]	@ (8103970 <osKernelInitialize+0x44>)
 8103950:	2201      	movs	r2, #1
 8103952:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8103954:	2300      	movs	r3, #0
 8103956:	607b      	str	r3, [r7, #4]
 8103958:	e002      	b.n	8103960 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 810395a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 810395e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8103960:	687b      	ldr	r3, [r7, #4]
}
 8103962:	4618      	mov	r0, r3
 8103964:	370c      	adds	r7, #12
 8103966:	46bd      	mov	sp, r7
 8103968:	f85d 7b04 	ldr.w	r7, [sp], #4
 810396c:	4770      	bx	lr
 810396e:	bf00      	nop
 8103970:	10000114 	.word	0x10000114

08103974 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8103974:	b580      	push	{r7, lr}
 8103976:	b082      	sub	sp, #8
 8103978:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810397a:	f3ef 8305 	mrs	r3, IPSR
 810397e:	603b      	str	r3, [r7, #0]
  return(result);
 8103980:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8103982:	2b00      	cmp	r3, #0
 8103984:	d003      	beq.n	810398e <osKernelStart+0x1a>
    stat = osErrorISR;
 8103986:	f06f 0305 	mvn.w	r3, #5
 810398a:	607b      	str	r3, [r7, #4]
 810398c:	e010      	b.n	81039b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 810398e:	4b0b      	ldr	r3, [pc, #44]	@ (81039bc <osKernelStart+0x48>)
 8103990:	681b      	ldr	r3, [r3, #0]
 8103992:	2b01      	cmp	r3, #1
 8103994:	d109      	bne.n	81039aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8103996:	f7ff ffbf 	bl	8103918 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 810399a:	4b08      	ldr	r3, [pc, #32]	@ (81039bc <osKernelStart+0x48>)
 810399c:	2202      	movs	r2, #2
 810399e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 81039a0:	f001 fdc6 	bl	8105530 <vTaskStartScheduler>
      stat = osOK;
 81039a4:	2300      	movs	r3, #0
 81039a6:	607b      	str	r3, [r7, #4]
 81039a8:	e002      	b.n	81039b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 81039aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 81039ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 81039b0:	687b      	ldr	r3, [r7, #4]
}
 81039b2:	4618      	mov	r0, r3
 81039b4:	3708      	adds	r7, #8
 81039b6:	46bd      	mov	sp, r7
 81039b8:	bd80      	pop	{r7, pc}
 81039ba:	bf00      	nop
 81039bc:	10000114 	.word	0x10000114

081039c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 81039c0:	b580      	push	{r7, lr}
 81039c2:	b08e      	sub	sp, #56	@ 0x38
 81039c4:	af04      	add	r7, sp, #16
 81039c6:	60f8      	str	r0, [r7, #12]
 81039c8:	60b9      	str	r1, [r7, #8]
 81039ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 81039cc:	2300      	movs	r3, #0
 81039ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 81039d0:	f3ef 8305 	mrs	r3, IPSR
 81039d4:	617b      	str	r3, [r7, #20]
  return(result);
 81039d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 81039d8:	2b00      	cmp	r3, #0
 81039da:	d17e      	bne.n	8103ada <osThreadNew+0x11a>
 81039dc:	68fb      	ldr	r3, [r7, #12]
 81039de:	2b00      	cmp	r3, #0
 81039e0:	d07b      	beq.n	8103ada <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 81039e2:	2380      	movs	r3, #128	@ 0x80
 81039e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 81039e6:	2318      	movs	r3, #24
 81039e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 81039ea:	2300      	movs	r3, #0
 81039ec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 81039ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 81039f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 81039f4:	687b      	ldr	r3, [r7, #4]
 81039f6:	2b00      	cmp	r3, #0
 81039f8:	d045      	beq.n	8103a86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 81039fa:	687b      	ldr	r3, [r7, #4]
 81039fc:	681b      	ldr	r3, [r3, #0]
 81039fe:	2b00      	cmp	r3, #0
 8103a00:	d002      	beq.n	8103a08 <osThreadNew+0x48>
        name = attr->name;
 8103a02:	687b      	ldr	r3, [r7, #4]
 8103a04:	681b      	ldr	r3, [r3, #0]
 8103a06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8103a08:	687b      	ldr	r3, [r7, #4]
 8103a0a:	699b      	ldr	r3, [r3, #24]
 8103a0c:	2b00      	cmp	r3, #0
 8103a0e:	d002      	beq.n	8103a16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8103a10:	687b      	ldr	r3, [r7, #4]
 8103a12:	699b      	ldr	r3, [r3, #24]
 8103a14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8103a16:	69fb      	ldr	r3, [r7, #28]
 8103a18:	2b00      	cmp	r3, #0
 8103a1a:	d008      	beq.n	8103a2e <osThreadNew+0x6e>
 8103a1c:	69fb      	ldr	r3, [r7, #28]
 8103a1e:	2b38      	cmp	r3, #56	@ 0x38
 8103a20:	d805      	bhi.n	8103a2e <osThreadNew+0x6e>
 8103a22:	687b      	ldr	r3, [r7, #4]
 8103a24:	685b      	ldr	r3, [r3, #4]
 8103a26:	f003 0301 	and.w	r3, r3, #1
 8103a2a:	2b00      	cmp	r3, #0
 8103a2c:	d001      	beq.n	8103a32 <osThreadNew+0x72>
        return (NULL);
 8103a2e:	2300      	movs	r3, #0
 8103a30:	e054      	b.n	8103adc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8103a32:	687b      	ldr	r3, [r7, #4]
 8103a34:	695b      	ldr	r3, [r3, #20]
 8103a36:	2b00      	cmp	r3, #0
 8103a38:	d003      	beq.n	8103a42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8103a3a:	687b      	ldr	r3, [r7, #4]
 8103a3c:	695b      	ldr	r3, [r3, #20]
 8103a3e:	089b      	lsrs	r3, r3, #2
 8103a40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8103a42:	687b      	ldr	r3, [r7, #4]
 8103a44:	689b      	ldr	r3, [r3, #8]
 8103a46:	2b00      	cmp	r3, #0
 8103a48:	d00e      	beq.n	8103a68 <osThreadNew+0xa8>
 8103a4a:	687b      	ldr	r3, [r7, #4]
 8103a4c:	68db      	ldr	r3, [r3, #12]
 8103a4e:	2b5b      	cmp	r3, #91	@ 0x5b
 8103a50:	d90a      	bls.n	8103a68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8103a52:	687b      	ldr	r3, [r7, #4]
 8103a54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8103a56:	2b00      	cmp	r3, #0
 8103a58:	d006      	beq.n	8103a68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8103a5a:	687b      	ldr	r3, [r7, #4]
 8103a5c:	695b      	ldr	r3, [r3, #20]
 8103a5e:	2b00      	cmp	r3, #0
 8103a60:	d002      	beq.n	8103a68 <osThreadNew+0xa8>
        mem = 1;
 8103a62:	2301      	movs	r3, #1
 8103a64:	61bb      	str	r3, [r7, #24]
 8103a66:	e010      	b.n	8103a8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8103a68:	687b      	ldr	r3, [r7, #4]
 8103a6a:	689b      	ldr	r3, [r3, #8]
 8103a6c:	2b00      	cmp	r3, #0
 8103a6e:	d10c      	bne.n	8103a8a <osThreadNew+0xca>
 8103a70:	687b      	ldr	r3, [r7, #4]
 8103a72:	68db      	ldr	r3, [r3, #12]
 8103a74:	2b00      	cmp	r3, #0
 8103a76:	d108      	bne.n	8103a8a <osThreadNew+0xca>
 8103a78:	687b      	ldr	r3, [r7, #4]
 8103a7a:	691b      	ldr	r3, [r3, #16]
 8103a7c:	2b00      	cmp	r3, #0
 8103a7e:	d104      	bne.n	8103a8a <osThreadNew+0xca>
          mem = 0;
 8103a80:	2300      	movs	r3, #0
 8103a82:	61bb      	str	r3, [r7, #24]
 8103a84:	e001      	b.n	8103a8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8103a86:	2300      	movs	r3, #0
 8103a88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8103a8a:	69bb      	ldr	r3, [r7, #24]
 8103a8c:	2b01      	cmp	r3, #1
 8103a8e:	d110      	bne.n	8103ab2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8103a90:	687b      	ldr	r3, [r7, #4]
 8103a92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8103a94:	687a      	ldr	r2, [r7, #4]
 8103a96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8103a98:	9202      	str	r2, [sp, #8]
 8103a9a:	9301      	str	r3, [sp, #4]
 8103a9c:	69fb      	ldr	r3, [r7, #28]
 8103a9e:	9300      	str	r3, [sp, #0]
 8103aa0:	68bb      	ldr	r3, [r7, #8]
 8103aa2:	6a3a      	ldr	r2, [r7, #32]
 8103aa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8103aa6:	68f8      	ldr	r0, [r7, #12]
 8103aa8:	f001 fa8a 	bl	8104fc0 <xTaskCreateStatic>
 8103aac:	4603      	mov	r3, r0
 8103aae:	613b      	str	r3, [r7, #16]
 8103ab0:	e013      	b.n	8103ada <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8103ab2:	69bb      	ldr	r3, [r7, #24]
 8103ab4:	2b00      	cmp	r3, #0
 8103ab6:	d110      	bne.n	8103ada <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8103ab8:	6a3b      	ldr	r3, [r7, #32]
 8103aba:	b29a      	uxth	r2, r3
 8103abc:	f107 0310 	add.w	r3, r7, #16
 8103ac0:	9301      	str	r3, [sp, #4]
 8103ac2:	69fb      	ldr	r3, [r7, #28]
 8103ac4:	9300      	str	r3, [sp, #0]
 8103ac6:	68bb      	ldr	r3, [r7, #8]
 8103ac8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8103aca:	68f8      	ldr	r0, [r7, #12]
 8103acc:	f001 fad8 	bl	8105080 <xTaskCreate>
 8103ad0:	4603      	mov	r3, r0
 8103ad2:	2b01      	cmp	r3, #1
 8103ad4:	d001      	beq.n	8103ada <osThreadNew+0x11a>
            hTask = NULL;
 8103ad6:	2300      	movs	r3, #0
 8103ad8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8103ada:	693b      	ldr	r3, [r7, #16]
}
 8103adc:	4618      	mov	r0, r3
 8103ade:	3728      	adds	r7, #40	@ 0x28
 8103ae0:	46bd      	mov	sp, r7
 8103ae2:	bd80      	pop	{r7, pc}

08103ae4 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8103ae4:	b580      	push	{r7, lr}
 8103ae6:	b086      	sub	sp, #24
 8103ae8:	af00      	add	r7, sp, #0
 8103aea:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8103aec:	687b      	ldr	r3, [r7, #4]
 8103aee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103af0:	f3ef 8305 	mrs	r3, IPSR
 8103af4:	60bb      	str	r3, [r7, #8]
  return(result);
 8103af6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8103af8:	2b00      	cmp	r3, #0
 8103afa:	d003      	beq.n	8103b04 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8103afc:	f06f 0305 	mvn.w	r3, #5
 8103b00:	617b      	str	r3, [r7, #20]
 8103b02:	e017      	b.n	8103b34 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8103b04:	693b      	ldr	r3, [r7, #16]
 8103b06:	2b00      	cmp	r3, #0
 8103b08:	d103      	bne.n	8103b12 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8103b0a:	f06f 0303 	mvn.w	r3, #3
 8103b0e:	617b      	str	r3, [r7, #20]
 8103b10:	e010      	b.n	8103b34 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8103b12:	6938      	ldr	r0, [r7, #16]
 8103b14:	f001 fca4 	bl	8105460 <eTaskGetState>
 8103b18:	4603      	mov	r3, r0
 8103b1a:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8103b1c:	7bfb      	ldrb	r3, [r7, #15]
 8103b1e:	2b04      	cmp	r3, #4
 8103b20:	d005      	beq.n	8103b2e <osThreadTerminate+0x4a>
      stat = osOK;
 8103b22:	2300      	movs	r3, #0
 8103b24:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8103b26:	6938      	ldr	r0, [r7, #16]
 8103b28:	f001 fbf0 	bl	810530c <vTaskDelete>
 8103b2c:	e002      	b.n	8103b34 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8103b2e:	f06f 0302 	mvn.w	r3, #2
 8103b32:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8103b34:	697b      	ldr	r3, [r7, #20]
}
 8103b36:	4618      	mov	r0, r3
 8103b38:	3718      	adds	r7, #24
 8103b3a:	46bd      	mov	sp, r7
 8103b3c:	bd80      	pop	{r7, pc}

08103b3e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8103b3e:	b580      	push	{r7, lr}
 8103b40:	b084      	sub	sp, #16
 8103b42:	af00      	add	r7, sp, #0
 8103b44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103b46:	f3ef 8305 	mrs	r3, IPSR
 8103b4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8103b4c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8103b4e:	2b00      	cmp	r3, #0
 8103b50:	d003      	beq.n	8103b5a <osDelay+0x1c>
    stat = osErrorISR;
 8103b52:	f06f 0305 	mvn.w	r3, #5
 8103b56:	60fb      	str	r3, [r7, #12]
 8103b58:	e007      	b.n	8103b6a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8103b5a:	2300      	movs	r3, #0
 8103b5c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8103b5e:	687b      	ldr	r3, [r7, #4]
 8103b60:	2b00      	cmp	r3, #0
 8103b62:	d002      	beq.n	8103b6a <osDelay+0x2c>
      vTaskDelay(ticks);
 8103b64:	6878      	ldr	r0, [r7, #4]
 8103b66:	f001 fc45 	bl	81053f4 <vTaskDelay>
    }
  }

  return (stat);
 8103b6a:	68fb      	ldr	r3, [r7, #12]
}
 8103b6c:	4618      	mov	r0, r3
 8103b6e:	3710      	adds	r7, #16
 8103b70:	46bd      	mov	sp, r7
 8103b72:	bd80      	pop	{r7, pc}

08103b74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8103b74:	b480      	push	{r7}
 8103b76:	b085      	sub	sp, #20
 8103b78:	af00      	add	r7, sp, #0
 8103b7a:	60f8      	str	r0, [r7, #12]
 8103b7c:	60b9      	str	r1, [r7, #8]
 8103b7e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8103b80:	68fb      	ldr	r3, [r7, #12]
 8103b82:	4a07      	ldr	r2, [pc, #28]	@ (8103ba0 <vApplicationGetIdleTaskMemory+0x2c>)
 8103b84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8103b86:	68bb      	ldr	r3, [r7, #8]
 8103b88:	4a06      	ldr	r2, [pc, #24]	@ (8103ba4 <vApplicationGetIdleTaskMemory+0x30>)
 8103b8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	2280      	movs	r2, #128	@ 0x80
 8103b90:	601a      	str	r2, [r3, #0]
}
 8103b92:	bf00      	nop
 8103b94:	3714      	adds	r7, #20
 8103b96:	46bd      	mov	sp, r7
 8103b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b9c:	4770      	bx	lr
 8103b9e:	bf00      	nop
 8103ba0:	10000118 	.word	0x10000118
 8103ba4:	10000174 	.word	0x10000174

08103ba8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8103ba8:	b480      	push	{r7}
 8103baa:	b085      	sub	sp, #20
 8103bac:	af00      	add	r7, sp, #0
 8103bae:	60f8      	str	r0, [r7, #12]
 8103bb0:	60b9      	str	r1, [r7, #8]
 8103bb2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8103bb4:	68fb      	ldr	r3, [r7, #12]
 8103bb6:	4a07      	ldr	r2, [pc, #28]	@ (8103bd4 <vApplicationGetTimerTaskMemory+0x2c>)
 8103bb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8103bba:	68bb      	ldr	r3, [r7, #8]
 8103bbc:	4a06      	ldr	r2, [pc, #24]	@ (8103bd8 <vApplicationGetTimerTaskMemory+0x30>)
 8103bbe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8103bc0:	687b      	ldr	r3, [r7, #4]
 8103bc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8103bc6:	601a      	str	r2, [r3, #0]
}
 8103bc8:	bf00      	nop
 8103bca:	3714      	adds	r7, #20
 8103bcc:	46bd      	mov	sp, r7
 8103bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bd2:	4770      	bx	lr
 8103bd4:	10000374 	.word	0x10000374
 8103bd8:	100003d0 	.word	0x100003d0

08103bdc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8103bdc:	b580      	push	{r7, lr}
 8103bde:	b08a      	sub	sp, #40	@ 0x28
 8103be0:	af00      	add	r7, sp, #0
 8103be2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8103be4:	2300      	movs	r3, #0
 8103be6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8103be8:	f001 fd0a 	bl	8105600 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8103bec:	4b5c      	ldr	r3, [pc, #368]	@ (8103d60 <pvPortMalloc+0x184>)
 8103bee:	681b      	ldr	r3, [r3, #0]
 8103bf0:	2b00      	cmp	r3, #0
 8103bf2:	d101      	bne.n	8103bf8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8103bf4:	f000 f924 	bl	8103e40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8103bf8:	4b5a      	ldr	r3, [pc, #360]	@ (8103d64 <pvPortMalloc+0x188>)
 8103bfa:	681a      	ldr	r2, [r3, #0]
 8103bfc:	687b      	ldr	r3, [r7, #4]
 8103bfe:	4013      	ands	r3, r2
 8103c00:	2b00      	cmp	r3, #0
 8103c02:	f040 8095 	bne.w	8103d30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8103c06:	687b      	ldr	r3, [r7, #4]
 8103c08:	2b00      	cmp	r3, #0
 8103c0a:	d01e      	beq.n	8103c4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8103c0c:	2208      	movs	r2, #8
 8103c0e:	687b      	ldr	r3, [r7, #4]
 8103c10:	4413      	add	r3, r2
 8103c12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8103c14:	687b      	ldr	r3, [r7, #4]
 8103c16:	f003 0307 	and.w	r3, r3, #7
 8103c1a:	2b00      	cmp	r3, #0
 8103c1c:	d015      	beq.n	8103c4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8103c1e:	687b      	ldr	r3, [r7, #4]
 8103c20:	f023 0307 	bic.w	r3, r3, #7
 8103c24:	3308      	adds	r3, #8
 8103c26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8103c28:	687b      	ldr	r3, [r7, #4]
 8103c2a:	f003 0307 	and.w	r3, r3, #7
 8103c2e:	2b00      	cmp	r3, #0
 8103c30:	d00b      	beq.n	8103c4a <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8103c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103c36:	f383 8811 	msr	BASEPRI, r3
 8103c3a:	f3bf 8f6f 	isb	sy
 8103c3e:	f3bf 8f4f 	dsb	sy
 8103c42:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8103c44:	bf00      	nop
 8103c46:	bf00      	nop
 8103c48:	e7fd      	b.n	8103c46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8103c4a:	687b      	ldr	r3, [r7, #4]
 8103c4c:	2b00      	cmp	r3, #0
 8103c4e:	d06f      	beq.n	8103d30 <pvPortMalloc+0x154>
 8103c50:	4b45      	ldr	r3, [pc, #276]	@ (8103d68 <pvPortMalloc+0x18c>)
 8103c52:	681b      	ldr	r3, [r3, #0]
 8103c54:	687a      	ldr	r2, [r7, #4]
 8103c56:	429a      	cmp	r2, r3
 8103c58:	d86a      	bhi.n	8103d30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8103c5a:	4b44      	ldr	r3, [pc, #272]	@ (8103d6c <pvPortMalloc+0x190>)
 8103c5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8103c5e:	4b43      	ldr	r3, [pc, #268]	@ (8103d6c <pvPortMalloc+0x190>)
 8103c60:	681b      	ldr	r3, [r3, #0]
 8103c62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8103c64:	e004      	b.n	8103c70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8103c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103c68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8103c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103c6c:	681b      	ldr	r3, [r3, #0]
 8103c6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8103c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103c72:	685b      	ldr	r3, [r3, #4]
 8103c74:	687a      	ldr	r2, [r7, #4]
 8103c76:	429a      	cmp	r2, r3
 8103c78:	d903      	bls.n	8103c82 <pvPortMalloc+0xa6>
 8103c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103c7c:	681b      	ldr	r3, [r3, #0]
 8103c7e:	2b00      	cmp	r3, #0
 8103c80:	d1f1      	bne.n	8103c66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8103c82:	4b37      	ldr	r3, [pc, #220]	@ (8103d60 <pvPortMalloc+0x184>)
 8103c84:	681b      	ldr	r3, [r3, #0]
 8103c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8103c88:	429a      	cmp	r2, r3
 8103c8a:	d051      	beq.n	8103d30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8103c8c:	6a3b      	ldr	r3, [r7, #32]
 8103c8e:	681b      	ldr	r3, [r3, #0]
 8103c90:	2208      	movs	r2, #8
 8103c92:	4413      	add	r3, r2
 8103c94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8103c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103c98:	681a      	ldr	r2, [r3, #0]
 8103c9a:	6a3b      	ldr	r3, [r7, #32]
 8103c9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8103c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103ca0:	685a      	ldr	r2, [r3, #4]
 8103ca2:	687b      	ldr	r3, [r7, #4]
 8103ca4:	1ad2      	subs	r2, r2, r3
 8103ca6:	2308      	movs	r3, #8
 8103ca8:	005b      	lsls	r3, r3, #1
 8103caa:	429a      	cmp	r2, r3
 8103cac:	d920      	bls.n	8103cf0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8103cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8103cb0:	687b      	ldr	r3, [r7, #4]
 8103cb2:	4413      	add	r3, r2
 8103cb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8103cb6:	69bb      	ldr	r3, [r7, #24]
 8103cb8:	f003 0307 	and.w	r3, r3, #7
 8103cbc:	2b00      	cmp	r3, #0
 8103cbe:	d00b      	beq.n	8103cd8 <pvPortMalloc+0xfc>
	__asm volatile
 8103cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103cc4:	f383 8811 	msr	BASEPRI, r3
 8103cc8:	f3bf 8f6f 	isb	sy
 8103ccc:	f3bf 8f4f 	dsb	sy
 8103cd0:	613b      	str	r3, [r7, #16]
}
 8103cd2:	bf00      	nop
 8103cd4:	bf00      	nop
 8103cd6:	e7fd      	b.n	8103cd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8103cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103cda:	685a      	ldr	r2, [r3, #4]
 8103cdc:	687b      	ldr	r3, [r7, #4]
 8103cde:	1ad2      	subs	r2, r2, r3
 8103ce0:	69bb      	ldr	r3, [r7, #24]
 8103ce2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8103ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103ce6:	687a      	ldr	r2, [r7, #4]
 8103ce8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8103cea:	69b8      	ldr	r0, [r7, #24]
 8103cec:	f000 f90a 	bl	8103f04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8103cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8103d68 <pvPortMalloc+0x18c>)
 8103cf2:	681a      	ldr	r2, [r3, #0]
 8103cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103cf6:	685b      	ldr	r3, [r3, #4]
 8103cf8:	1ad3      	subs	r3, r2, r3
 8103cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8103d68 <pvPortMalloc+0x18c>)
 8103cfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8103cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8103d68 <pvPortMalloc+0x18c>)
 8103d00:	681a      	ldr	r2, [r3, #0]
 8103d02:	4b1b      	ldr	r3, [pc, #108]	@ (8103d70 <pvPortMalloc+0x194>)
 8103d04:	681b      	ldr	r3, [r3, #0]
 8103d06:	429a      	cmp	r2, r3
 8103d08:	d203      	bcs.n	8103d12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8103d0a:	4b17      	ldr	r3, [pc, #92]	@ (8103d68 <pvPortMalloc+0x18c>)
 8103d0c:	681b      	ldr	r3, [r3, #0]
 8103d0e:	4a18      	ldr	r2, [pc, #96]	@ (8103d70 <pvPortMalloc+0x194>)
 8103d10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8103d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103d14:	685a      	ldr	r2, [r3, #4]
 8103d16:	4b13      	ldr	r3, [pc, #76]	@ (8103d64 <pvPortMalloc+0x188>)
 8103d18:	681b      	ldr	r3, [r3, #0]
 8103d1a:	431a      	orrs	r2, r3
 8103d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103d1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8103d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103d22:	2200      	movs	r2, #0
 8103d24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8103d26:	4b13      	ldr	r3, [pc, #76]	@ (8103d74 <pvPortMalloc+0x198>)
 8103d28:	681b      	ldr	r3, [r3, #0]
 8103d2a:	3301      	adds	r3, #1
 8103d2c:	4a11      	ldr	r2, [pc, #68]	@ (8103d74 <pvPortMalloc+0x198>)
 8103d2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8103d30:	f001 fc74 	bl	810561c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8103d34:	69fb      	ldr	r3, [r7, #28]
 8103d36:	f003 0307 	and.w	r3, r3, #7
 8103d3a:	2b00      	cmp	r3, #0
 8103d3c:	d00b      	beq.n	8103d56 <pvPortMalloc+0x17a>
	__asm volatile
 8103d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103d42:	f383 8811 	msr	BASEPRI, r3
 8103d46:	f3bf 8f6f 	isb	sy
 8103d4a:	f3bf 8f4f 	dsb	sy
 8103d4e:	60fb      	str	r3, [r7, #12]
}
 8103d50:	bf00      	nop
 8103d52:	bf00      	nop
 8103d54:	e7fd      	b.n	8103d52 <pvPortMalloc+0x176>
	return pvReturn;
 8103d56:	69fb      	ldr	r3, [r7, #28]
}
 8103d58:	4618      	mov	r0, r3
 8103d5a:	3728      	adds	r7, #40	@ 0x28
 8103d5c:	46bd      	mov	sp, r7
 8103d5e:	bd80      	pop	{r7, pc}
 8103d60:	100043d8 	.word	0x100043d8
 8103d64:	100043ec 	.word	0x100043ec
 8103d68:	100043dc 	.word	0x100043dc
 8103d6c:	100043d0 	.word	0x100043d0
 8103d70:	100043e0 	.word	0x100043e0
 8103d74:	100043e4 	.word	0x100043e4

08103d78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8103d78:	b580      	push	{r7, lr}
 8103d7a:	b086      	sub	sp, #24
 8103d7c:	af00      	add	r7, sp, #0
 8103d7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8103d84:	687b      	ldr	r3, [r7, #4]
 8103d86:	2b00      	cmp	r3, #0
 8103d88:	d04f      	beq.n	8103e2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8103d8a:	2308      	movs	r3, #8
 8103d8c:	425b      	negs	r3, r3
 8103d8e:	697a      	ldr	r2, [r7, #20]
 8103d90:	4413      	add	r3, r2
 8103d92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8103d94:	697b      	ldr	r3, [r7, #20]
 8103d96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8103d98:	693b      	ldr	r3, [r7, #16]
 8103d9a:	685a      	ldr	r2, [r3, #4]
 8103d9c:	4b25      	ldr	r3, [pc, #148]	@ (8103e34 <vPortFree+0xbc>)
 8103d9e:	681b      	ldr	r3, [r3, #0]
 8103da0:	4013      	ands	r3, r2
 8103da2:	2b00      	cmp	r3, #0
 8103da4:	d10b      	bne.n	8103dbe <vPortFree+0x46>
	__asm volatile
 8103da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103daa:	f383 8811 	msr	BASEPRI, r3
 8103dae:	f3bf 8f6f 	isb	sy
 8103db2:	f3bf 8f4f 	dsb	sy
 8103db6:	60fb      	str	r3, [r7, #12]
}
 8103db8:	bf00      	nop
 8103dba:	bf00      	nop
 8103dbc:	e7fd      	b.n	8103dba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8103dbe:	693b      	ldr	r3, [r7, #16]
 8103dc0:	681b      	ldr	r3, [r3, #0]
 8103dc2:	2b00      	cmp	r3, #0
 8103dc4:	d00b      	beq.n	8103dde <vPortFree+0x66>
	__asm volatile
 8103dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8103dca:	f383 8811 	msr	BASEPRI, r3
 8103dce:	f3bf 8f6f 	isb	sy
 8103dd2:	f3bf 8f4f 	dsb	sy
 8103dd6:	60bb      	str	r3, [r7, #8]
}
 8103dd8:	bf00      	nop
 8103dda:	bf00      	nop
 8103ddc:	e7fd      	b.n	8103dda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8103dde:	693b      	ldr	r3, [r7, #16]
 8103de0:	685a      	ldr	r2, [r3, #4]
 8103de2:	4b14      	ldr	r3, [pc, #80]	@ (8103e34 <vPortFree+0xbc>)
 8103de4:	681b      	ldr	r3, [r3, #0]
 8103de6:	4013      	ands	r3, r2
 8103de8:	2b00      	cmp	r3, #0
 8103dea:	d01e      	beq.n	8103e2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8103dec:	693b      	ldr	r3, [r7, #16]
 8103dee:	681b      	ldr	r3, [r3, #0]
 8103df0:	2b00      	cmp	r3, #0
 8103df2:	d11a      	bne.n	8103e2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8103df4:	693b      	ldr	r3, [r7, #16]
 8103df6:	685a      	ldr	r2, [r3, #4]
 8103df8:	4b0e      	ldr	r3, [pc, #56]	@ (8103e34 <vPortFree+0xbc>)
 8103dfa:	681b      	ldr	r3, [r3, #0]
 8103dfc:	43db      	mvns	r3, r3
 8103dfe:	401a      	ands	r2, r3
 8103e00:	693b      	ldr	r3, [r7, #16]
 8103e02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8103e04:	f001 fbfc 	bl	8105600 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8103e08:	693b      	ldr	r3, [r7, #16]
 8103e0a:	685a      	ldr	r2, [r3, #4]
 8103e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8103e38 <vPortFree+0xc0>)
 8103e0e:	681b      	ldr	r3, [r3, #0]
 8103e10:	4413      	add	r3, r2
 8103e12:	4a09      	ldr	r2, [pc, #36]	@ (8103e38 <vPortFree+0xc0>)
 8103e14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8103e16:	6938      	ldr	r0, [r7, #16]
 8103e18:	f000 f874 	bl	8103f04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8103e1c:	4b07      	ldr	r3, [pc, #28]	@ (8103e3c <vPortFree+0xc4>)
 8103e1e:	681b      	ldr	r3, [r3, #0]
 8103e20:	3301      	adds	r3, #1
 8103e22:	4a06      	ldr	r2, [pc, #24]	@ (8103e3c <vPortFree+0xc4>)
 8103e24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8103e26:	f001 fbf9 	bl	810561c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8103e2a:	bf00      	nop
 8103e2c:	3718      	adds	r7, #24
 8103e2e:	46bd      	mov	sp, r7
 8103e30:	bd80      	pop	{r7, pc}
 8103e32:	bf00      	nop
 8103e34:	100043ec 	.word	0x100043ec
 8103e38:	100043dc 	.word	0x100043dc
 8103e3c:	100043e8 	.word	0x100043e8

08103e40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8103e40:	b480      	push	{r7}
 8103e42:	b085      	sub	sp, #20
 8103e44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8103e46:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8103e4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8103e4c:	4b27      	ldr	r3, [pc, #156]	@ (8103eec <prvHeapInit+0xac>)
 8103e4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8103e50:	68fb      	ldr	r3, [r7, #12]
 8103e52:	f003 0307 	and.w	r3, r3, #7
 8103e56:	2b00      	cmp	r3, #0
 8103e58:	d00c      	beq.n	8103e74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8103e5a:	68fb      	ldr	r3, [r7, #12]
 8103e5c:	3307      	adds	r3, #7
 8103e5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8103e60:	68fb      	ldr	r3, [r7, #12]
 8103e62:	f023 0307 	bic.w	r3, r3, #7
 8103e66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8103e68:	68ba      	ldr	r2, [r7, #8]
 8103e6a:	68fb      	ldr	r3, [r7, #12]
 8103e6c:	1ad3      	subs	r3, r2, r3
 8103e6e:	4a1f      	ldr	r2, [pc, #124]	@ (8103eec <prvHeapInit+0xac>)
 8103e70:	4413      	add	r3, r2
 8103e72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8103e74:	68fb      	ldr	r3, [r7, #12]
 8103e76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8103e78:	4a1d      	ldr	r2, [pc, #116]	@ (8103ef0 <prvHeapInit+0xb0>)
 8103e7a:	687b      	ldr	r3, [r7, #4]
 8103e7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8103e7e:	4b1c      	ldr	r3, [pc, #112]	@ (8103ef0 <prvHeapInit+0xb0>)
 8103e80:	2200      	movs	r2, #0
 8103e82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8103e84:	687b      	ldr	r3, [r7, #4]
 8103e86:	68ba      	ldr	r2, [r7, #8]
 8103e88:	4413      	add	r3, r2
 8103e8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8103e8c:	2208      	movs	r2, #8
 8103e8e:	68fb      	ldr	r3, [r7, #12]
 8103e90:	1a9b      	subs	r3, r3, r2
 8103e92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8103e94:	68fb      	ldr	r3, [r7, #12]
 8103e96:	f023 0307 	bic.w	r3, r3, #7
 8103e9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8103e9c:	68fb      	ldr	r3, [r7, #12]
 8103e9e:	4a15      	ldr	r2, [pc, #84]	@ (8103ef4 <prvHeapInit+0xb4>)
 8103ea0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8103ea2:	4b14      	ldr	r3, [pc, #80]	@ (8103ef4 <prvHeapInit+0xb4>)
 8103ea4:	681b      	ldr	r3, [r3, #0]
 8103ea6:	2200      	movs	r2, #0
 8103ea8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8103eaa:	4b12      	ldr	r3, [pc, #72]	@ (8103ef4 <prvHeapInit+0xb4>)
 8103eac:	681b      	ldr	r3, [r3, #0]
 8103eae:	2200      	movs	r2, #0
 8103eb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8103eb2:	687b      	ldr	r3, [r7, #4]
 8103eb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8103eb6:	683b      	ldr	r3, [r7, #0]
 8103eb8:	68fa      	ldr	r2, [r7, #12]
 8103eba:	1ad2      	subs	r2, r2, r3
 8103ebc:	683b      	ldr	r3, [r7, #0]
 8103ebe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8103ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8103ef4 <prvHeapInit+0xb4>)
 8103ec2:	681a      	ldr	r2, [r3, #0]
 8103ec4:	683b      	ldr	r3, [r7, #0]
 8103ec6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8103ec8:	683b      	ldr	r3, [r7, #0]
 8103eca:	685b      	ldr	r3, [r3, #4]
 8103ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8103ef8 <prvHeapInit+0xb8>)
 8103ece:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8103ed0:	683b      	ldr	r3, [r7, #0]
 8103ed2:	685b      	ldr	r3, [r3, #4]
 8103ed4:	4a09      	ldr	r2, [pc, #36]	@ (8103efc <prvHeapInit+0xbc>)
 8103ed6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8103ed8:	4b09      	ldr	r3, [pc, #36]	@ (8103f00 <prvHeapInit+0xc0>)
 8103eda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8103ede:	601a      	str	r2, [r3, #0]
}
 8103ee0:	bf00      	nop
 8103ee2:	3714      	adds	r7, #20
 8103ee4:	46bd      	mov	sp, r7
 8103ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103eea:	4770      	bx	lr
 8103eec:	100007d0 	.word	0x100007d0
 8103ef0:	100043d0 	.word	0x100043d0
 8103ef4:	100043d8 	.word	0x100043d8
 8103ef8:	100043e0 	.word	0x100043e0
 8103efc:	100043dc 	.word	0x100043dc
 8103f00:	100043ec 	.word	0x100043ec

08103f04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8103f04:	b480      	push	{r7}
 8103f06:	b085      	sub	sp, #20
 8103f08:	af00      	add	r7, sp, #0
 8103f0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8103f0c:	4b28      	ldr	r3, [pc, #160]	@ (8103fb0 <prvInsertBlockIntoFreeList+0xac>)
 8103f0e:	60fb      	str	r3, [r7, #12]
 8103f10:	e002      	b.n	8103f18 <prvInsertBlockIntoFreeList+0x14>
 8103f12:	68fb      	ldr	r3, [r7, #12]
 8103f14:	681b      	ldr	r3, [r3, #0]
 8103f16:	60fb      	str	r3, [r7, #12]
 8103f18:	68fb      	ldr	r3, [r7, #12]
 8103f1a:	681b      	ldr	r3, [r3, #0]
 8103f1c:	687a      	ldr	r2, [r7, #4]
 8103f1e:	429a      	cmp	r2, r3
 8103f20:	d8f7      	bhi.n	8103f12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8103f22:	68fb      	ldr	r3, [r7, #12]
 8103f24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8103f26:	68fb      	ldr	r3, [r7, #12]
 8103f28:	685b      	ldr	r3, [r3, #4]
 8103f2a:	68ba      	ldr	r2, [r7, #8]
 8103f2c:	4413      	add	r3, r2
 8103f2e:	687a      	ldr	r2, [r7, #4]
 8103f30:	429a      	cmp	r2, r3
 8103f32:	d108      	bne.n	8103f46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8103f34:	68fb      	ldr	r3, [r7, #12]
 8103f36:	685a      	ldr	r2, [r3, #4]
 8103f38:	687b      	ldr	r3, [r7, #4]
 8103f3a:	685b      	ldr	r3, [r3, #4]
 8103f3c:	441a      	add	r2, r3
 8103f3e:	68fb      	ldr	r3, [r7, #12]
 8103f40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8103f42:	68fb      	ldr	r3, [r7, #12]
 8103f44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8103f46:	687b      	ldr	r3, [r7, #4]
 8103f48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8103f4a:	687b      	ldr	r3, [r7, #4]
 8103f4c:	685b      	ldr	r3, [r3, #4]
 8103f4e:	68ba      	ldr	r2, [r7, #8]
 8103f50:	441a      	add	r2, r3
 8103f52:	68fb      	ldr	r3, [r7, #12]
 8103f54:	681b      	ldr	r3, [r3, #0]
 8103f56:	429a      	cmp	r2, r3
 8103f58:	d118      	bne.n	8103f8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8103f5a:	68fb      	ldr	r3, [r7, #12]
 8103f5c:	681a      	ldr	r2, [r3, #0]
 8103f5e:	4b15      	ldr	r3, [pc, #84]	@ (8103fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8103f60:	681b      	ldr	r3, [r3, #0]
 8103f62:	429a      	cmp	r2, r3
 8103f64:	d00d      	beq.n	8103f82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8103f66:	687b      	ldr	r3, [r7, #4]
 8103f68:	685a      	ldr	r2, [r3, #4]
 8103f6a:	68fb      	ldr	r3, [r7, #12]
 8103f6c:	681b      	ldr	r3, [r3, #0]
 8103f6e:	685b      	ldr	r3, [r3, #4]
 8103f70:	441a      	add	r2, r3
 8103f72:	687b      	ldr	r3, [r7, #4]
 8103f74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8103f76:	68fb      	ldr	r3, [r7, #12]
 8103f78:	681b      	ldr	r3, [r3, #0]
 8103f7a:	681a      	ldr	r2, [r3, #0]
 8103f7c:	687b      	ldr	r3, [r7, #4]
 8103f7e:	601a      	str	r2, [r3, #0]
 8103f80:	e008      	b.n	8103f94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8103f82:	4b0c      	ldr	r3, [pc, #48]	@ (8103fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8103f84:	681a      	ldr	r2, [r3, #0]
 8103f86:	687b      	ldr	r3, [r7, #4]
 8103f88:	601a      	str	r2, [r3, #0]
 8103f8a:	e003      	b.n	8103f94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8103f8c:	68fb      	ldr	r3, [r7, #12]
 8103f8e:	681a      	ldr	r2, [r3, #0]
 8103f90:	687b      	ldr	r3, [r7, #4]
 8103f92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8103f94:	68fa      	ldr	r2, [r7, #12]
 8103f96:	687b      	ldr	r3, [r7, #4]
 8103f98:	429a      	cmp	r2, r3
 8103f9a:	d002      	beq.n	8103fa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8103f9c:	68fb      	ldr	r3, [r7, #12]
 8103f9e:	687a      	ldr	r2, [r7, #4]
 8103fa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8103fa2:	bf00      	nop
 8103fa4:	3714      	adds	r7, #20
 8103fa6:	46bd      	mov	sp, r7
 8103fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fac:	4770      	bx	lr
 8103fae:	bf00      	nop
 8103fb0:	100043d0 	.word	0x100043d0
 8103fb4:	100043d8 	.word	0x100043d8

08103fb8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8103fb8:	b480      	push	{r7}
 8103fba:	b083      	sub	sp, #12
 8103fbc:	af00      	add	r7, sp, #0
 8103fbe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8103fc0:	687b      	ldr	r3, [r7, #4]
 8103fc2:	f103 0208 	add.w	r2, r3, #8
 8103fc6:	687b      	ldr	r3, [r7, #4]
 8103fc8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8103fca:	687b      	ldr	r3, [r7, #4]
 8103fcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8103fd0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8103fd2:	687b      	ldr	r3, [r7, #4]
 8103fd4:	f103 0208 	add.w	r2, r3, #8
 8103fd8:	687b      	ldr	r3, [r7, #4]
 8103fda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8103fdc:	687b      	ldr	r3, [r7, #4]
 8103fde:	f103 0208 	add.w	r2, r3, #8
 8103fe2:	687b      	ldr	r3, [r7, #4]
 8103fe4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8103fe6:	687b      	ldr	r3, [r7, #4]
 8103fe8:	2200      	movs	r2, #0
 8103fea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8103fec:	bf00      	nop
 8103fee:	370c      	adds	r7, #12
 8103ff0:	46bd      	mov	sp, r7
 8103ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ff6:	4770      	bx	lr

08103ff8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8103ff8:	b480      	push	{r7}
 8103ffa:	b083      	sub	sp, #12
 8103ffc:	af00      	add	r7, sp, #0
 8103ffe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8104000:	687b      	ldr	r3, [r7, #4]
 8104002:	2200      	movs	r2, #0
 8104004:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8104006:	bf00      	nop
 8104008:	370c      	adds	r7, #12
 810400a:	46bd      	mov	sp, r7
 810400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104010:	4770      	bx	lr

08104012 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8104012:	b480      	push	{r7}
 8104014:	b085      	sub	sp, #20
 8104016:	af00      	add	r7, sp, #0
 8104018:	6078      	str	r0, [r7, #4]
 810401a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 810401c:	687b      	ldr	r3, [r7, #4]
 810401e:	685b      	ldr	r3, [r3, #4]
 8104020:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8104022:	683b      	ldr	r3, [r7, #0]
 8104024:	68fa      	ldr	r2, [r7, #12]
 8104026:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8104028:	68fb      	ldr	r3, [r7, #12]
 810402a:	689a      	ldr	r2, [r3, #8]
 810402c:	683b      	ldr	r3, [r7, #0]
 810402e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8104030:	68fb      	ldr	r3, [r7, #12]
 8104032:	689b      	ldr	r3, [r3, #8]
 8104034:	683a      	ldr	r2, [r7, #0]
 8104036:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	683a      	ldr	r2, [r7, #0]
 810403c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 810403e:	683b      	ldr	r3, [r7, #0]
 8104040:	687a      	ldr	r2, [r7, #4]
 8104042:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8104044:	687b      	ldr	r3, [r7, #4]
 8104046:	681b      	ldr	r3, [r3, #0]
 8104048:	1c5a      	adds	r2, r3, #1
 810404a:	687b      	ldr	r3, [r7, #4]
 810404c:	601a      	str	r2, [r3, #0]
}
 810404e:	bf00      	nop
 8104050:	3714      	adds	r7, #20
 8104052:	46bd      	mov	sp, r7
 8104054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104058:	4770      	bx	lr

0810405a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810405a:	b480      	push	{r7}
 810405c:	b085      	sub	sp, #20
 810405e:	af00      	add	r7, sp, #0
 8104060:	6078      	str	r0, [r7, #4]
 8104062:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8104064:	683b      	ldr	r3, [r7, #0]
 8104066:	681b      	ldr	r3, [r3, #0]
 8104068:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 810406a:	68bb      	ldr	r3, [r7, #8]
 810406c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104070:	d103      	bne.n	810407a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8104072:	687b      	ldr	r3, [r7, #4]
 8104074:	691b      	ldr	r3, [r3, #16]
 8104076:	60fb      	str	r3, [r7, #12]
 8104078:	e00c      	b.n	8104094 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 810407a:	687b      	ldr	r3, [r7, #4]
 810407c:	3308      	adds	r3, #8
 810407e:	60fb      	str	r3, [r7, #12]
 8104080:	e002      	b.n	8104088 <vListInsert+0x2e>
 8104082:	68fb      	ldr	r3, [r7, #12]
 8104084:	685b      	ldr	r3, [r3, #4]
 8104086:	60fb      	str	r3, [r7, #12]
 8104088:	68fb      	ldr	r3, [r7, #12]
 810408a:	685b      	ldr	r3, [r3, #4]
 810408c:	681b      	ldr	r3, [r3, #0]
 810408e:	68ba      	ldr	r2, [r7, #8]
 8104090:	429a      	cmp	r2, r3
 8104092:	d2f6      	bcs.n	8104082 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8104094:	68fb      	ldr	r3, [r7, #12]
 8104096:	685a      	ldr	r2, [r3, #4]
 8104098:	683b      	ldr	r3, [r7, #0]
 810409a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 810409c:	683b      	ldr	r3, [r7, #0]
 810409e:	685b      	ldr	r3, [r3, #4]
 81040a0:	683a      	ldr	r2, [r7, #0]
 81040a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 81040a4:	683b      	ldr	r3, [r7, #0]
 81040a6:	68fa      	ldr	r2, [r7, #12]
 81040a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 81040aa:	68fb      	ldr	r3, [r7, #12]
 81040ac:	683a      	ldr	r2, [r7, #0]
 81040ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 81040b0:	683b      	ldr	r3, [r7, #0]
 81040b2:	687a      	ldr	r2, [r7, #4]
 81040b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 81040b6:	687b      	ldr	r3, [r7, #4]
 81040b8:	681b      	ldr	r3, [r3, #0]
 81040ba:	1c5a      	adds	r2, r3, #1
 81040bc:	687b      	ldr	r3, [r7, #4]
 81040be:	601a      	str	r2, [r3, #0]
}
 81040c0:	bf00      	nop
 81040c2:	3714      	adds	r7, #20
 81040c4:	46bd      	mov	sp, r7
 81040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040ca:	4770      	bx	lr

081040cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 81040cc:	b480      	push	{r7}
 81040ce:	b085      	sub	sp, #20
 81040d0:	af00      	add	r7, sp, #0
 81040d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	691b      	ldr	r3, [r3, #16]
 81040d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 81040da:	687b      	ldr	r3, [r7, #4]
 81040dc:	685b      	ldr	r3, [r3, #4]
 81040de:	687a      	ldr	r2, [r7, #4]
 81040e0:	6892      	ldr	r2, [r2, #8]
 81040e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 81040e4:	687b      	ldr	r3, [r7, #4]
 81040e6:	689b      	ldr	r3, [r3, #8]
 81040e8:	687a      	ldr	r2, [r7, #4]
 81040ea:	6852      	ldr	r2, [r2, #4]
 81040ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 81040ee:	68fb      	ldr	r3, [r7, #12]
 81040f0:	685b      	ldr	r3, [r3, #4]
 81040f2:	687a      	ldr	r2, [r7, #4]
 81040f4:	429a      	cmp	r2, r3
 81040f6:	d103      	bne.n	8104100 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	689a      	ldr	r2, [r3, #8]
 81040fc:	68fb      	ldr	r3, [r7, #12]
 81040fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8104100:	687b      	ldr	r3, [r7, #4]
 8104102:	2200      	movs	r2, #0
 8104104:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8104106:	68fb      	ldr	r3, [r7, #12]
 8104108:	681b      	ldr	r3, [r3, #0]
 810410a:	1e5a      	subs	r2, r3, #1
 810410c:	68fb      	ldr	r3, [r7, #12]
 810410e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8104110:	68fb      	ldr	r3, [r7, #12]
 8104112:	681b      	ldr	r3, [r3, #0]
}
 8104114:	4618      	mov	r0, r3
 8104116:	3714      	adds	r7, #20
 8104118:	46bd      	mov	sp, r7
 810411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810411e:	4770      	bx	lr

08104120 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8104120:	b480      	push	{r7}
 8104122:	b085      	sub	sp, #20
 8104124:	af00      	add	r7, sp, #0
 8104126:	60f8      	str	r0, [r7, #12]
 8104128:	60b9      	str	r1, [r7, #8]
 810412a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 810412c:	68fb      	ldr	r3, [r7, #12]
 810412e:	3b04      	subs	r3, #4
 8104130:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8104132:	68fb      	ldr	r3, [r7, #12]
 8104134:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8104138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810413a:	68fb      	ldr	r3, [r7, #12]
 810413c:	3b04      	subs	r3, #4
 810413e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8104140:	68bb      	ldr	r3, [r7, #8]
 8104142:	f023 0201 	bic.w	r2, r3, #1
 8104146:	68fb      	ldr	r3, [r7, #12]
 8104148:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810414a:	68fb      	ldr	r3, [r7, #12]
 810414c:	3b04      	subs	r3, #4
 810414e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8104150:	4a0c      	ldr	r2, [pc, #48]	@ (8104184 <pxPortInitialiseStack+0x64>)
 8104152:	68fb      	ldr	r3, [r7, #12]
 8104154:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8104156:	68fb      	ldr	r3, [r7, #12]
 8104158:	3b14      	subs	r3, #20
 810415a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 810415c:	687a      	ldr	r2, [r7, #4]
 810415e:	68fb      	ldr	r3, [r7, #12]
 8104160:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8104162:	68fb      	ldr	r3, [r7, #12]
 8104164:	3b04      	subs	r3, #4
 8104166:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8104168:	68fb      	ldr	r3, [r7, #12]
 810416a:	f06f 0202 	mvn.w	r2, #2
 810416e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8104170:	68fb      	ldr	r3, [r7, #12]
 8104172:	3b20      	subs	r3, #32
 8104174:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8104176:	68fb      	ldr	r3, [r7, #12]
}
 8104178:	4618      	mov	r0, r3
 810417a:	3714      	adds	r7, #20
 810417c:	46bd      	mov	sp, r7
 810417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104182:	4770      	bx	lr
 8104184:	08104189 	.word	0x08104189

08104188 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8104188:	b480      	push	{r7}
 810418a:	b085      	sub	sp, #20
 810418c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 810418e:	2300      	movs	r3, #0
 8104190:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8104192:	4b13      	ldr	r3, [pc, #76]	@ (81041e0 <prvTaskExitError+0x58>)
 8104194:	681b      	ldr	r3, [r3, #0]
 8104196:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810419a:	d00b      	beq.n	81041b4 <prvTaskExitError+0x2c>
	__asm volatile
 810419c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81041a0:	f383 8811 	msr	BASEPRI, r3
 81041a4:	f3bf 8f6f 	isb	sy
 81041a8:	f3bf 8f4f 	dsb	sy
 81041ac:	60fb      	str	r3, [r7, #12]
}
 81041ae:	bf00      	nop
 81041b0:	bf00      	nop
 81041b2:	e7fd      	b.n	81041b0 <prvTaskExitError+0x28>
	__asm volatile
 81041b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81041b8:	f383 8811 	msr	BASEPRI, r3
 81041bc:	f3bf 8f6f 	isb	sy
 81041c0:	f3bf 8f4f 	dsb	sy
 81041c4:	60bb      	str	r3, [r7, #8]
}
 81041c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81041c8:	bf00      	nop
 81041ca:	687b      	ldr	r3, [r7, #4]
 81041cc:	2b00      	cmp	r3, #0
 81041ce:	d0fc      	beq.n	81041ca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 81041d0:	bf00      	nop
 81041d2:	bf00      	nop
 81041d4:	3714      	adds	r7, #20
 81041d6:	46bd      	mov	sp, r7
 81041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81041dc:	4770      	bx	lr
 81041de:	bf00      	nop
 81041e0:	10000010 	.word	0x10000010
	...

081041f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 81041f0:	4b07      	ldr	r3, [pc, #28]	@ (8104210 <pxCurrentTCBConst2>)
 81041f2:	6819      	ldr	r1, [r3, #0]
 81041f4:	6808      	ldr	r0, [r1, #0]
 81041f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81041fa:	f380 8809 	msr	PSP, r0
 81041fe:	f3bf 8f6f 	isb	sy
 8104202:	f04f 0000 	mov.w	r0, #0
 8104206:	f380 8811 	msr	BASEPRI, r0
 810420a:	4770      	bx	lr
 810420c:	f3af 8000 	nop.w

08104210 <pxCurrentTCBConst2>:
 8104210:	10004438 	.word	0x10004438
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8104214:	bf00      	nop
 8104216:	bf00      	nop

08104218 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8104218:	4808      	ldr	r0, [pc, #32]	@ (810423c <prvPortStartFirstTask+0x24>)
 810421a:	6800      	ldr	r0, [r0, #0]
 810421c:	6800      	ldr	r0, [r0, #0]
 810421e:	f380 8808 	msr	MSP, r0
 8104222:	f04f 0000 	mov.w	r0, #0
 8104226:	f380 8814 	msr	CONTROL, r0
 810422a:	b662      	cpsie	i
 810422c:	b661      	cpsie	f
 810422e:	f3bf 8f4f 	dsb	sy
 8104232:	f3bf 8f6f 	isb	sy
 8104236:	df00      	svc	0
 8104238:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810423a:	bf00      	nop
 810423c:	e000ed08 	.word	0xe000ed08

08104240 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8104240:	b580      	push	{r7, lr}
 8104242:	b086      	sub	sp, #24
 8104244:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8104246:	4b47      	ldr	r3, [pc, #284]	@ (8104364 <xPortStartScheduler+0x124>)
 8104248:	681b      	ldr	r3, [r3, #0]
 810424a:	4a47      	ldr	r2, [pc, #284]	@ (8104368 <xPortStartScheduler+0x128>)
 810424c:	4293      	cmp	r3, r2
 810424e:	d10b      	bne.n	8104268 <xPortStartScheduler+0x28>
	__asm volatile
 8104250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104254:	f383 8811 	msr	BASEPRI, r3
 8104258:	f3bf 8f6f 	isb	sy
 810425c:	f3bf 8f4f 	dsb	sy
 8104260:	60fb      	str	r3, [r7, #12]
}
 8104262:	bf00      	nop
 8104264:	bf00      	nop
 8104266:	e7fd      	b.n	8104264 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8104268:	4b3e      	ldr	r3, [pc, #248]	@ (8104364 <xPortStartScheduler+0x124>)
 810426a:	681b      	ldr	r3, [r3, #0]
 810426c:	4a3f      	ldr	r2, [pc, #252]	@ (810436c <xPortStartScheduler+0x12c>)
 810426e:	4293      	cmp	r3, r2
 8104270:	d10b      	bne.n	810428a <xPortStartScheduler+0x4a>
	__asm volatile
 8104272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104276:	f383 8811 	msr	BASEPRI, r3
 810427a:	f3bf 8f6f 	isb	sy
 810427e:	f3bf 8f4f 	dsb	sy
 8104282:	613b      	str	r3, [r7, #16]
}
 8104284:	bf00      	nop
 8104286:	bf00      	nop
 8104288:	e7fd      	b.n	8104286 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 810428a:	4b39      	ldr	r3, [pc, #228]	@ (8104370 <xPortStartScheduler+0x130>)
 810428c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 810428e:	697b      	ldr	r3, [r7, #20]
 8104290:	781b      	ldrb	r3, [r3, #0]
 8104292:	b2db      	uxtb	r3, r3
 8104294:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8104296:	697b      	ldr	r3, [r7, #20]
 8104298:	22ff      	movs	r2, #255	@ 0xff
 810429a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 810429c:	697b      	ldr	r3, [r7, #20]
 810429e:	781b      	ldrb	r3, [r3, #0]
 81042a0:	b2db      	uxtb	r3, r3
 81042a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 81042a4:	78fb      	ldrb	r3, [r7, #3]
 81042a6:	b2db      	uxtb	r3, r3
 81042a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 81042ac:	b2da      	uxtb	r2, r3
 81042ae:	4b31      	ldr	r3, [pc, #196]	@ (8104374 <xPortStartScheduler+0x134>)
 81042b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 81042b2:	4b31      	ldr	r3, [pc, #196]	@ (8104378 <xPortStartScheduler+0x138>)
 81042b4:	2207      	movs	r2, #7
 81042b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81042b8:	e009      	b.n	81042ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 81042ba:	4b2f      	ldr	r3, [pc, #188]	@ (8104378 <xPortStartScheduler+0x138>)
 81042bc:	681b      	ldr	r3, [r3, #0]
 81042be:	3b01      	subs	r3, #1
 81042c0:	4a2d      	ldr	r2, [pc, #180]	@ (8104378 <xPortStartScheduler+0x138>)
 81042c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81042c4:	78fb      	ldrb	r3, [r7, #3]
 81042c6:	b2db      	uxtb	r3, r3
 81042c8:	005b      	lsls	r3, r3, #1
 81042ca:	b2db      	uxtb	r3, r3
 81042cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81042ce:	78fb      	ldrb	r3, [r7, #3]
 81042d0:	b2db      	uxtb	r3, r3
 81042d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81042d6:	2b80      	cmp	r3, #128	@ 0x80
 81042d8:	d0ef      	beq.n	81042ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 81042da:	4b27      	ldr	r3, [pc, #156]	@ (8104378 <xPortStartScheduler+0x138>)
 81042dc:	681b      	ldr	r3, [r3, #0]
 81042de:	f1c3 0307 	rsb	r3, r3, #7
 81042e2:	2b04      	cmp	r3, #4
 81042e4:	d00b      	beq.n	81042fe <xPortStartScheduler+0xbe>
	__asm volatile
 81042e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81042ea:	f383 8811 	msr	BASEPRI, r3
 81042ee:	f3bf 8f6f 	isb	sy
 81042f2:	f3bf 8f4f 	dsb	sy
 81042f6:	60bb      	str	r3, [r7, #8]
}
 81042f8:	bf00      	nop
 81042fa:	bf00      	nop
 81042fc:	e7fd      	b.n	81042fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 81042fe:	4b1e      	ldr	r3, [pc, #120]	@ (8104378 <xPortStartScheduler+0x138>)
 8104300:	681b      	ldr	r3, [r3, #0]
 8104302:	021b      	lsls	r3, r3, #8
 8104304:	4a1c      	ldr	r2, [pc, #112]	@ (8104378 <xPortStartScheduler+0x138>)
 8104306:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8104308:	4b1b      	ldr	r3, [pc, #108]	@ (8104378 <xPortStartScheduler+0x138>)
 810430a:	681b      	ldr	r3, [r3, #0]
 810430c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8104310:	4a19      	ldr	r2, [pc, #100]	@ (8104378 <xPortStartScheduler+0x138>)
 8104312:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8104314:	687b      	ldr	r3, [r7, #4]
 8104316:	b2da      	uxtb	r2, r3
 8104318:	697b      	ldr	r3, [r7, #20]
 810431a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 810431c:	4b17      	ldr	r3, [pc, #92]	@ (810437c <xPortStartScheduler+0x13c>)
 810431e:	681b      	ldr	r3, [r3, #0]
 8104320:	4a16      	ldr	r2, [pc, #88]	@ (810437c <xPortStartScheduler+0x13c>)
 8104322:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8104326:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8104328:	4b14      	ldr	r3, [pc, #80]	@ (810437c <xPortStartScheduler+0x13c>)
 810432a:	681b      	ldr	r3, [r3, #0]
 810432c:	4a13      	ldr	r2, [pc, #76]	@ (810437c <xPortStartScheduler+0x13c>)
 810432e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8104332:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8104334:	f000 f8da 	bl	81044ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8104338:	4b11      	ldr	r3, [pc, #68]	@ (8104380 <xPortStartScheduler+0x140>)
 810433a:	2200      	movs	r2, #0
 810433c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 810433e:	f000 f8f9 	bl	8104534 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8104342:	4b10      	ldr	r3, [pc, #64]	@ (8104384 <xPortStartScheduler+0x144>)
 8104344:	681b      	ldr	r3, [r3, #0]
 8104346:	4a0f      	ldr	r2, [pc, #60]	@ (8104384 <xPortStartScheduler+0x144>)
 8104348:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 810434c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 810434e:	f7ff ff63 	bl	8104218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8104352:	f001 facb 	bl	81058ec <vTaskSwitchContext>
	prvTaskExitError();
 8104356:	f7ff ff17 	bl	8104188 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 810435a:	2300      	movs	r3, #0
}
 810435c:	4618      	mov	r0, r3
 810435e:	3718      	adds	r7, #24
 8104360:	46bd      	mov	sp, r7
 8104362:	bd80      	pop	{r7, pc}
 8104364:	e000ed00 	.word	0xe000ed00
 8104368:	410fc271 	.word	0x410fc271
 810436c:	410fc270 	.word	0x410fc270
 8104370:	e000e400 	.word	0xe000e400
 8104374:	100043f0 	.word	0x100043f0
 8104378:	100043f4 	.word	0x100043f4
 810437c:	e000ed20 	.word	0xe000ed20
 8104380:	10000010 	.word	0x10000010
 8104384:	e000ef34 	.word	0xe000ef34

08104388 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8104388:	b480      	push	{r7}
 810438a:	b083      	sub	sp, #12
 810438c:	af00      	add	r7, sp, #0
	__asm volatile
 810438e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104392:	f383 8811 	msr	BASEPRI, r3
 8104396:	f3bf 8f6f 	isb	sy
 810439a:	f3bf 8f4f 	dsb	sy
 810439e:	607b      	str	r3, [r7, #4]
}
 81043a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 81043a2:	4b10      	ldr	r3, [pc, #64]	@ (81043e4 <vPortEnterCritical+0x5c>)
 81043a4:	681b      	ldr	r3, [r3, #0]
 81043a6:	3301      	adds	r3, #1
 81043a8:	4a0e      	ldr	r2, [pc, #56]	@ (81043e4 <vPortEnterCritical+0x5c>)
 81043aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 81043ac:	4b0d      	ldr	r3, [pc, #52]	@ (81043e4 <vPortEnterCritical+0x5c>)
 81043ae:	681b      	ldr	r3, [r3, #0]
 81043b0:	2b01      	cmp	r3, #1
 81043b2:	d110      	bne.n	81043d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 81043b4:	4b0c      	ldr	r3, [pc, #48]	@ (81043e8 <vPortEnterCritical+0x60>)
 81043b6:	681b      	ldr	r3, [r3, #0]
 81043b8:	b2db      	uxtb	r3, r3
 81043ba:	2b00      	cmp	r3, #0
 81043bc:	d00b      	beq.n	81043d6 <vPortEnterCritical+0x4e>
	__asm volatile
 81043be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81043c2:	f383 8811 	msr	BASEPRI, r3
 81043c6:	f3bf 8f6f 	isb	sy
 81043ca:	f3bf 8f4f 	dsb	sy
 81043ce:	603b      	str	r3, [r7, #0]
}
 81043d0:	bf00      	nop
 81043d2:	bf00      	nop
 81043d4:	e7fd      	b.n	81043d2 <vPortEnterCritical+0x4a>
	}
}
 81043d6:	bf00      	nop
 81043d8:	370c      	adds	r7, #12
 81043da:	46bd      	mov	sp, r7
 81043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81043e0:	4770      	bx	lr
 81043e2:	bf00      	nop
 81043e4:	10000010 	.word	0x10000010
 81043e8:	e000ed04 	.word	0xe000ed04

081043ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 81043ec:	b480      	push	{r7}
 81043ee:	b083      	sub	sp, #12
 81043f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 81043f2:	4b12      	ldr	r3, [pc, #72]	@ (810443c <vPortExitCritical+0x50>)
 81043f4:	681b      	ldr	r3, [r3, #0]
 81043f6:	2b00      	cmp	r3, #0
 81043f8:	d10b      	bne.n	8104412 <vPortExitCritical+0x26>
	__asm volatile
 81043fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81043fe:	f383 8811 	msr	BASEPRI, r3
 8104402:	f3bf 8f6f 	isb	sy
 8104406:	f3bf 8f4f 	dsb	sy
 810440a:	607b      	str	r3, [r7, #4]
}
 810440c:	bf00      	nop
 810440e:	bf00      	nop
 8104410:	e7fd      	b.n	810440e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8104412:	4b0a      	ldr	r3, [pc, #40]	@ (810443c <vPortExitCritical+0x50>)
 8104414:	681b      	ldr	r3, [r3, #0]
 8104416:	3b01      	subs	r3, #1
 8104418:	4a08      	ldr	r2, [pc, #32]	@ (810443c <vPortExitCritical+0x50>)
 810441a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 810441c:	4b07      	ldr	r3, [pc, #28]	@ (810443c <vPortExitCritical+0x50>)
 810441e:	681b      	ldr	r3, [r3, #0]
 8104420:	2b00      	cmp	r3, #0
 8104422:	d105      	bne.n	8104430 <vPortExitCritical+0x44>
 8104424:	2300      	movs	r3, #0
 8104426:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8104428:	683b      	ldr	r3, [r7, #0]
 810442a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 810442e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8104430:	bf00      	nop
 8104432:	370c      	adds	r7, #12
 8104434:	46bd      	mov	sp, r7
 8104436:	f85d 7b04 	ldr.w	r7, [sp], #4
 810443a:	4770      	bx	lr
 810443c:	10000010 	.word	0x10000010

08104440 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8104440:	f3ef 8009 	mrs	r0, PSP
 8104444:	f3bf 8f6f 	isb	sy
 8104448:	4b15      	ldr	r3, [pc, #84]	@ (81044a0 <pxCurrentTCBConst>)
 810444a:	681a      	ldr	r2, [r3, #0]
 810444c:	f01e 0f10 	tst.w	lr, #16
 8104450:	bf08      	it	eq
 8104452:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8104456:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810445a:	6010      	str	r0, [r2, #0]
 810445c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8104460:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8104464:	f380 8811 	msr	BASEPRI, r0
 8104468:	f3bf 8f4f 	dsb	sy
 810446c:	f3bf 8f6f 	isb	sy
 8104470:	f001 fa3c 	bl	81058ec <vTaskSwitchContext>
 8104474:	f04f 0000 	mov.w	r0, #0
 8104478:	f380 8811 	msr	BASEPRI, r0
 810447c:	bc09      	pop	{r0, r3}
 810447e:	6819      	ldr	r1, [r3, #0]
 8104480:	6808      	ldr	r0, [r1, #0]
 8104482:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8104486:	f01e 0f10 	tst.w	lr, #16
 810448a:	bf08      	it	eq
 810448c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8104490:	f380 8809 	msr	PSP, r0
 8104494:	f3bf 8f6f 	isb	sy
 8104498:	4770      	bx	lr
 810449a:	bf00      	nop
 810449c:	f3af 8000 	nop.w

081044a0 <pxCurrentTCBConst>:
 81044a0:	10004438 	.word	0x10004438
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 81044a4:	bf00      	nop
 81044a6:	bf00      	nop

081044a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 81044a8:	b580      	push	{r7, lr}
 81044aa:	b082      	sub	sp, #8
 81044ac:	af00      	add	r7, sp, #0
	__asm volatile
 81044ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81044b2:	f383 8811 	msr	BASEPRI, r3
 81044b6:	f3bf 8f6f 	isb	sy
 81044ba:	f3bf 8f4f 	dsb	sy
 81044be:	607b      	str	r3, [r7, #4]
}
 81044c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81044c2:	f001 f959 	bl	8105778 <xTaskIncrementTick>
 81044c6:	4603      	mov	r3, r0
 81044c8:	2b00      	cmp	r3, #0
 81044ca:	d003      	beq.n	81044d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81044cc:	4b06      	ldr	r3, [pc, #24]	@ (81044e8 <xPortSysTickHandler+0x40>)
 81044ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81044d2:	601a      	str	r2, [r3, #0]
 81044d4:	2300      	movs	r3, #0
 81044d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 81044d8:	683b      	ldr	r3, [r7, #0]
 81044da:	f383 8811 	msr	BASEPRI, r3
}
 81044de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 81044e0:	bf00      	nop
 81044e2:	3708      	adds	r7, #8
 81044e4:	46bd      	mov	sp, r7
 81044e6:	bd80      	pop	{r7, pc}
 81044e8:	e000ed04 	.word	0xe000ed04

081044ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 81044ec:	b480      	push	{r7}
 81044ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 81044f0:	4b0b      	ldr	r3, [pc, #44]	@ (8104520 <vPortSetupTimerInterrupt+0x34>)
 81044f2:	2200      	movs	r2, #0
 81044f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 81044f6:	4b0b      	ldr	r3, [pc, #44]	@ (8104524 <vPortSetupTimerInterrupt+0x38>)
 81044f8:	2200      	movs	r2, #0
 81044fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 81044fc:	4b0a      	ldr	r3, [pc, #40]	@ (8104528 <vPortSetupTimerInterrupt+0x3c>)
 81044fe:	681b      	ldr	r3, [r3, #0]
 8104500:	4a0a      	ldr	r2, [pc, #40]	@ (810452c <vPortSetupTimerInterrupt+0x40>)
 8104502:	fba2 2303 	umull	r2, r3, r2, r3
 8104506:	099b      	lsrs	r3, r3, #6
 8104508:	4a09      	ldr	r2, [pc, #36]	@ (8104530 <vPortSetupTimerInterrupt+0x44>)
 810450a:	3b01      	subs	r3, #1
 810450c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 810450e:	4b04      	ldr	r3, [pc, #16]	@ (8104520 <vPortSetupTimerInterrupt+0x34>)
 8104510:	2207      	movs	r2, #7
 8104512:	601a      	str	r2, [r3, #0]
}
 8104514:	bf00      	nop
 8104516:	46bd      	mov	sp, r7
 8104518:	f85d 7b04 	ldr.w	r7, [sp], #4
 810451c:	4770      	bx	lr
 810451e:	bf00      	nop
 8104520:	e000e010 	.word	0xe000e010
 8104524:	e000e018 	.word	0xe000e018
 8104528:	10000004 	.word	0x10000004
 810452c:	10624dd3 	.word	0x10624dd3
 8104530:	e000e014 	.word	0xe000e014

08104534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8104534:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8104544 <vPortEnableVFP+0x10>
 8104538:	6801      	ldr	r1, [r0, #0]
 810453a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810453e:	6001      	str	r1, [r0, #0]
 8104540:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8104542:	bf00      	nop
 8104544:	e000ed88 	.word	0xe000ed88

08104548 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8104548:	b480      	push	{r7}
 810454a:	b085      	sub	sp, #20
 810454c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810454e:	f3ef 8305 	mrs	r3, IPSR
 8104552:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8104554:	68fb      	ldr	r3, [r7, #12]
 8104556:	2b0f      	cmp	r3, #15
 8104558:	d915      	bls.n	8104586 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 810455a:	4a18      	ldr	r2, [pc, #96]	@ (81045bc <vPortValidateInterruptPriority+0x74>)
 810455c:	68fb      	ldr	r3, [r7, #12]
 810455e:	4413      	add	r3, r2
 8104560:	781b      	ldrb	r3, [r3, #0]
 8104562:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8104564:	4b16      	ldr	r3, [pc, #88]	@ (81045c0 <vPortValidateInterruptPriority+0x78>)
 8104566:	781b      	ldrb	r3, [r3, #0]
 8104568:	7afa      	ldrb	r2, [r7, #11]
 810456a:	429a      	cmp	r2, r3
 810456c:	d20b      	bcs.n	8104586 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 810456e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104572:	f383 8811 	msr	BASEPRI, r3
 8104576:	f3bf 8f6f 	isb	sy
 810457a:	f3bf 8f4f 	dsb	sy
 810457e:	607b      	str	r3, [r7, #4]
}
 8104580:	bf00      	nop
 8104582:	bf00      	nop
 8104584:	e7fd      	b.n	8104582 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8104586:	4b0f      	ldr	r3, [pc, #60]	@ (81045c4 <vPortValidateInterruptPriority+0x7c>)
 8104588:	681b      	ldr	r3, [r3, #0]
 810458a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 810458e:	4b0e      	ldr	r3, [pc, #56]	@ (81045c8 <vPortValidateInterruptPriority+0x80>)
 8104590:	681b      	ldr	r3, [r3, #0]
 8104592:	429a      	cmp	r2, r3
 8104594:	d90b      	bls.n	81045ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8104596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810459a:	f383 8811 	msr	BASEPRI, r3
 810459e:	f3bf 8f6f 	isb	sy
 81045a2:	f3bf 8f4f 	dsb	sy
 81045a6:	603b      	str	r3, [r7, #0]
}
 81045a8:	bf00      	nop
 81045aa:	bf00      	nop
 81045ac:	e7fd      	b.n	81045aa <vPortValidateInterruptPriority+0x62>
	}
 81045ae:	bf00      	nop
 81045b0:	3714      	adds	r7, #20
 81045b2:	46bd      	mov	sp, r7
 81045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045b8:	4770      	bx	lr
 81045ba:	bf00      	nop
 81045bc:	e000e3f0 	.word	0xe000e3f0
 81045c0:	100043f0 	.word	0x100043f0
 81045c4:	e000ed0c 	.word	0xe000ed0c
 81045c8:	100043f4 	.word	0x100043f4

081045cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81045cc:	b580      	push	{r7, lr}
 81045ce:	b084      	sub	sp, #16
 81045d0:	af00      	add	r7, sp, #0
 81045d2:	6078      	str	r0, [r7, #4]
 81045d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81045d6:	687b      	ldr	r3, [r7, #4]
 81045d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81045da:	68fb      	ldr	r3, [r7, #12]
 81045dc:	2b00      	cmp	r3, #0
 81045de:	d10b      	bne.n	81045f8 <xQueueGenericReset+0x2c>
	__asm volatile
 81045e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81045e4:	f383 8811 	msr	BASEPRI, r3
 81045e8:	f3bf 8f6f 	isb	sy
 81045ec:	f3bf 8f4f 	dsb	sy
 81045f0:	60bb      	str	r3, [r7, #8]
}
 81045f2:	bf00      	nop
 81045f4:	bf00      	nop
 81045f6:	e7fd      	b.n	81045f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 81045f8:	f7ff fec6 	bl	8104388 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81045fc:	68fb      	ldr	r3, [r7, #12]
 81045fe:	681a      	ldr	r2, [r3, #0]
 8104600:	68fb      	ldr	r3, [r7, #12]
 8104602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104604:	68f9      	ldr	r1, [r7, #12]
 8104606:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8104608:	fb01 f303 	mul.w	r3, r1, r3
 810460c:	441a      	add	r2, r3
 810460e:	68fb      	ldr	r3, [r7, #12]
 8104610:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8104612:	68fb      	ldr	r3, [r7, #12]
 8104614:	2200      	movs	r2, #0
 8104616:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8104618:	68fb      	ldr	r3, [r7, #12]
 810461a:	681a      	ldr	r2, [r3, #0]
 810461c:	68fb      	ldr	r3, [r7, #12]
 810461e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8104620:	68fb      	ldr	r3, [r7, #12]
 8104622:	681a      	ldr	r2, [r3, #0]
 8104624:	68fb      	ldr	r3, [r7, #12]
 8104626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104628:	3b01      	subs	r3, #1
 810462a:	68f9      	ldr	r1, [r7, #12]
 810462c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 810462e:	fb01 f303 	mul.w	r3, r1, r3
 8104632:	441a      	add	r2, r3
 8104634:	68fb      	ldr	r3, [r7, #12]
 8104636:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8104638:	68fb      	ldr	r3, [r7, #12]
 810463a:	22ff      	movs	r2, #255	@ 0xff
 810463c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8104640:	68fb      	ldr	r3, [r7, #12]
 8104642:	22ff      	movs	r2, #255	@ 0xff
 8104644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8104648:	683b      	ldr	r3, [r7, #0]
 810464a:	2b00      	cmp	r3, #0
 810464c:	d114      	bne.n	8104678 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810464e:	68fb      	ldr	r3, [r7, #12]
 8104650:	691b      	ldr	r3, [r3, #16]
 8104652:	2b00      	cmp	r3, #0
 8104654:	d01a      	beq.n	810468c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8104656:	68fb      	ldr	r3, [r7, #12]
 8104658:	3310      	adds	r3, #16
 810465a:	4618      	mov	r0, r3
 810465c:	f001 f9f6 	bl	8105a4c <xTaskRemoveFromEventList>
 8104660:	4603      	mov	r3, r0
 8104662:	2b00      	cmp	r3, #0
 8104664:	d012      	beq.n	810468c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8104666:	4b0d      	ldr	r3, [pc, #52]	@ (810469c <xQueueGenericReset+0xd0>)
 8104668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810466c:	601a      	str	r2, [r3, #0]
 810466e:	f3bf 8f4f 	dsb	sy
 8104672:	f3bf 8f6f 	isb	sy
 8104676:	e009      	b.n	810468c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8104678:	68fb      	ldr	r3, [r7, #12]
 810467a:	3310      	adds	r3, #16
 810467c:	4618      	mov	r0, r3
 810467e:	f7ff fc9b 	bl	8103fb8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8104682:	68fb      	ldr	r3, [r7, #12]
 8104684:	3324      	adds	r3, #36	@ 0x24
 8104686:	4618      	mov	r0, r3
 8104688:	f7ff fc96 	bl	8103fb8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 810468c:	f7ff feae 	bl	81043ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8104690:	2301      	movs	r3, #1
}
 8104692:	4618      	mov	r0, r3
 8104694:	3710      	adds	r7, #16
 8104696:	46bd      	mov	sp, r7
 8104698:	bd80      	pop	{r7, pc}
 810469a:	bf00      	nop
 810469c:	e000ed04 	.word	0xe000ed04

081046a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 81046a0:	b580      	push	{r7, lr}
 81046a2:	b08e      	sub	sp, #56	@ 0x38
 81046a4:	af02      	add	r7, sp, #8
 81046a6:	60f8      	str	r0, [r7, #12]
 81046a8:	60b9      	str	r1, [r7, #8]
 81046aa:	607a      	str	r2, [r7, #4]
 81046ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 81046ae:	68fb      	ldr	r3, [r7, #12]
 81046b0:	2b00      	cmp	r3, #0
 81046b2:	d10b      	bne.n	81046cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 81046b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81046b8:	f383 8811 	msr	BASEPRI, r3
 81046bc:	f3bf 8f6f 	isb	sy
 81046c0:	f3bf 8f4f 	dsb	sy
 81046c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 81046c6:	bf00      	nop
 81046c8:	bf00      	nop
 81046ca:	e7fd      	b.n	81046c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 81046cc:	683b      	ldr	r3, [r7, #0]
 81046ce:	2b00      	cmp	r3, #0
 81046d0:	d10b      	bne.n	81046ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 81046d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81046d6:	f383 8811 	msr	BASEPRI, r3
 81046da:	f3bf 8f6f 	isb	sy
 81046de:	f3bf 8f4f 	dsb	sy
 81046e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 81046e4:	bf00      	nop
 81046e6:	bf00      	nop
 81046e8:	e7fd      	b.n	81046e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 81046ea:	687b      	ldr	r3, [r7, #4]
 81046ec:	2b00      	cmp	r3, #0
 81046ee:	d002      	beq.n	81046f6 <xQueueGenericCreateStatic+0x56>
 81046f0:	68bb      	ldr	r3, [r7, #8]
 81046f2:	2b00      	cmp	r3, #0
 81046f4:	d001      	beq.n	81046fa <xQueueGenericCreateStatic+0x5a>
 81046f6:	2301      	movs	r3, #1
 81046f8:	e000      	b.n	81046fc <xQueueGenericCreateStatic+0x5c>
 81046fa:	2300      	movs	r3, #0
 81046fc:	2b00      	cmp	r3, #0
 81046fe:	d10b      	bne.n	8104718 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8104700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104704:	f383 8811 	msr	BASEPRI, r3
 8104708:	f3bf 8f6f 	isb	sy
 810470c:	f3bf 8f4f 	dsb	sy
 8104710:	623b      	str	r3, [r7, #32]
}
 8104712:	bf00      	nop
 8104714:	bf00      	nop
 8104716:	e7fd      	b.n	8104714 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8104718:	687b      	ldr	r3, [r7, #4]
 810471a:	2b00      	cmp	r3, #0
 810471c:	d102      	bne.n	8104724 <xQueueGenericCreateStatic+0x84>
 810471e:	68bb      	ldr	r3, [r7, #8]
 8104720:	2b00      	cmp	r3, #0
 8104722:	d101      	bne.n	8104728 <xQueueGenericCreateStatic+0x88>
 8104724:	2301      	movs	r3, #1
 8104726:	e000      	b.n	810472a <xQueueGenericCreateStatic+0x8a>
 8104728:	2300      	movs	r3, #0
 810472a:	2b00      	cmp	r3, #0
 810472c:	d10b      	bne.n	8104746 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 810472e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104732:	f383 8811 	msr	BASEPRI, r3
 8104736:	f3bf 8f6f 	isb	sy
 810473a:	f3bf 8f4f 	dsb	sy
 810473e:	61fb      	str	r3, [r7, #28]
}
 8104740:	bf00      	nop
 8104742:	bf00      	nop
 8104744:	e7fd      	b.n	8104742 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8104746:	2350      	movs	r3, #80	@ 0x50
 8104748:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 810474a:	697b      	ldr	r3, [r7, #20]
 810474c:	2b50      	cmp	r3, #80	@ 0x50
 810474e:	d00b      	beq.n	8104768 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8104750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104754:	f383 8811 	msr	BASEPRI, r3
 8104758:	f3bf 8f6f 	isb	sy
 810475c:	f3bf 8f4f 	dsb	sy
 8104760:	61bb      	str	r3, [r7, #24]
}
 8104762:	bf00      	nop
 8104764:	bf00      	nop
 8104766:	e7fd      	b.n	8104764 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8104768:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810476a:	683b      	ldr	r3, [r7, #0]
 810476c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 810476e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104770:	2b00      	cmp	r3, #0
 8104772:	d00d      	beq.n	8104790 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8104774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104776:	2201      	movs	r2, #1
 8104778:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 810477c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8104780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104782:	9300      	str	r3, [sp, #0]
 8104784:	4613      	mov	r3, r2
 8104786:	687a      	ldr	r2, [r7, #4]
 8104788:	68b9      	ldr	r1, [r7, #8]
 810478a:	68f8      	ldr	r0, [r7, #12]
 810478c:	f000 f805 	bl	810479a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8104790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8104792:	4618      	mov	r0, r3
 8104794:	3730      	adds	r7, #48	@ 0x30
 8104796:	46bd      	mov	sp, r7
 8104798:	bd80      	pop	{r7, pc}

0810479a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 810479a:	b580      	push	{r7, lr}
 810479c:	b084      	sub	sp, #16
 810479e:	af00      	add	r7, sp, #0
 81047a0:	60f8      	str	r0, [r7, #12]
 81047a2:	60b9      	str	r1, [r7, #8]
 81047a4:	607a      	str	r2, [r7, #4]
 81047a6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 81047a8:	68bb      	ldr	r3, [r7, #8]
 81047aa:	2b00      	cmp	r3, #0
 81047ac:	d103      	bne.n	81047b6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 81047ae:	69bb      	ldr	r3, [r7, #24]
 81047b0:	69ba      	ldr	r2, [r7, #24]
 81047b2:	601a      	str	r2, [r3, #0]
 81047b4:	e002      	b.n	81047bc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 81047b6:	69bb      	ldr	r3, [r7, #24]
 81047b8:	687a      	ldr	r2, [r7, #4]
 81047ba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 81047bc:	69bb      	ldr	r3, [r7, #24]
 81047be:	68fa      	ldr	r2, [r7, #12]
 81047c0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 81047c2:	69bb      	ldr	r3, [r7, #24]
 81047c4:	68ba      	ldr	r2, [r7, #8]
 81047c6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 81047c8:	2101      	movs	r1, #1
 81047ca:	69b8      	ldr	r0, [r7, #24]
 81047cc:	f7ff fefe 	bl	81045cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 81047d0:	69bb      	ldr	r3, [r7, #24]
 81047d2:	78fa      	ldrb	r2, [r7, #3]
 81047d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 81047d8:	bf00      	nop
 81047da:	3710      	adds	r7, #16
 81047dc:	46bd      	mov	sp, r7
 81047de:	bd80      	pop	{r7, pc}

081047e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 81047e0:	b580      	push	{r7, lr}
 81047e2:	b08e      	sub	sp, #56	@ 0x38
 81047e4:	af00      	add	r7, sp, #0
 81047e6:	60f8      	str	r0, [r7, #12]
 81047e8:	60b9      	str	r1, [r7, #8]
 81047ea:	607a      	str	r2, [r7, #4]
 81047ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 81047ee:	2300      	movs	r3, #0
 81047f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81047f2:	68fb      	ldr	r3, [r7, #12]
 81047f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 81047f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81047f8:	2b00      	cmp	r3, #0
 81047fa:	d10b      	bne.n	8104814 <xQueueGenericSend+0x34>
	__asm volatile
 81047fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104800:	f383 8811 	msr	BASEPRI, r3
 8104804:	f3bf 8f6f 	isb	sy
 8104808:	f3bf 8f4f 	dsb	sy
 810480c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 810480e:	bf00      	nop
 8104810:	bf00      	nop
 8104812:	e7fd      	b.n	8104810 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8104814:	68bb      	ldr	r3, [r7, #8]
 8104816:	2b00      	cmp	r3, #0
 8104818:	d103      	bne.n	8104822 <xQueueGenericSend+0x42>
 810481a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810481e:	2b00      	cmp	r3, #0
 8104820:	d101      	bne.n	8104826 <xQueueGenericSend+0x46>
 8104822:	2301      	movs	r3, #1
 8104824:	e000      	b.n	8104828 <xQueueGenericSend+0x48>
 8104826:	2300      	movs	r3, #0
 8104828:	2b00      	cmp	r3, #0
 810482a:	d10b      	bne.n	8104844 <xQueueGenericSend+0x64>
	__asm volatile
 810482c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104830:	f383 8811 	msr	BASEPRI, r3
 8104834:	f3bf 8f6f 	isb	sy
 8104838:	f3bf 8f4f 	dsb	sy
 810483c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 810483e:	bf00      	nop
 8104840:	bf00      	nop
 8104842:	e7fd      	b.n	8104840 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8104844:	683b      	ldr	r3, [r7, #0]
 8104846:	2b02      	cmp	r3, #2
 8104848:	d103      	bne.n	8104852 <xQueueGenericSend+0x72>
 810484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810484c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810484e:	2b01      	cmp	r3, #1
 8104850:	d101      	bne.n	8104856 <xQueueGenericSend+0x76>
 8104852:	2301      	movs	r3, #1
 8104854:	e000      	b.n	8104858 <xQueueGenericSend+0x78>
 8104856:	2300      	movs	r3, #0
 8104858:	2b00      	cmp	r3, #0
 810485a:	d10b      	bne.n	8104874 <xQueueGenericSend+0x94>
	__asm volatile
 810485c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104860:	f383 8811 	msr	BASEPRI, r3
 8104864:	f3bf 8f6f 	isb	sy
 8104868:	f3bf 8f4f 	dsb	sy
 810486c:	623b      	str	r3, [r7, #32]
}
 810486e:	bf00      	nop
 8104870:	bf00      	nop
 8104872:	e7fd      	b.n	8104870 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8104874:	f001 faaa 	bl	8105dcc <xTaskGetSchedulerState>
 8104878:	4603      	mov	r3, r0
 810487a:	2b00      	cmp	r3, #0
 810487c:	d102      	bne.n	8104884 <xQueueGenericSend+0xa4>
 810487e:	687b      	ldr	r3, [r7, #4]
 8104880:	2b00      	cmp	r3, #0
 8104882:	d101      	bne.n	8104888 <xQueueGenericSend+0xa8>
 8104884:	2301      	movs	r3, #1
 8104886:	e000      	b.n	810488a <xQueueGenericSend+0xaa>
 8104888:	2300      	movs	r3, #0
 810488a:	2b00      	cmp	r3, #0
 810488c:	d10b      	bne.n	81048a6 <xQueueGenericSend+0xc6>
	__asm volatile
 810488e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104892:	f383 8811 	msr	BASEPRI, r3
 8104896:	f3bf 8f6f 	isb	sy
 810489a:	f3bf 8f4f 	dsb	sy
 810489e:	61fb      	str	r3, [r7, #28]
}
 81048a0:	bf00      	nop
 81048a2:	bf00      	nop
 81048a4:	e7fd      	b.n	81048a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 81048a6:	f7ff fd6f 	bl	8104388 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 81048aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81048ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81048b2:	429a      	cmp	r2, r3
 81048b4:	d302      	bcc.n	81048bc <xQueueGenericSend+0xdc>
 81048b6:	683b      	ldr	r3, [r7, #0]
 81048b8:	2b02      	cmp	r3, #2
 81048ba:	d129      	bne.n	8104910 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 81048bc:	683a      	ldr	r2, [r7, #0]
 81048be:	68b9      	ldr	r1, [r7, #8]
 81048c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 81048c2:	f000 fa0f 	bl	8104ce4 <prvCopyDataToQueue>
 81048c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81048cc:	2b00      	cmp	r3, #0
 81048ce:	d010      	beq.n	81048f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81048d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048d2:	3324      	adds	r3, #36	@ 0x24
 81048d4:	4618      	mov	r0, r3
 81048d6:	f001 f8b9 	bl	8105a4c <xTaskRemoveFromEventList>
 81048da:	4603      	mov	r3, r0
 81048dc:	2b00      	cmp	r3, #0
 81048de:	d013      	beq.n	8104908 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 81048e0:	4b3f      	ldr	r3, [pc, #252]	@ (81049e0 <xQueueGenericSend+0x200>)
 81048e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81048e6:	601a      	str	r2, [r3, #0]
 81048e8:	f3bf 8f4f 	dsb	sy
 81048ec:	f3bf 8f6f 	isb	sy
 81048f0:	e00a      	b.n	8104908 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 81048f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81048f4:	2b00      	cmp	r3, #0
 81048f6:	d007      	beq.n	8104908 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 81048f8:	4b39      	ldr	r3, [pc, #228]	@ (81049e0 <xQueueGenericSend+0x200>)
 81048fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81048fe:	601a      	str	r2, [r3, #0]
 8104900:	f3bf 8f4f 	dsb	sy
 8104904:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8104908:	f7ff fd70 	bl	81043ec <vPortExitCritical>
				return pdPASS;
 810490c:	2301      	movs	r3, #1
 810490e:	e063      	b.n	81049d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8104910:	687b      	ldr	r3, [r7, #4]
 8104912:	2b00      	cmp	r3, #0
 8104914:	d103      	bne.n	810491e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8104916:	f7ff fd69 	bl	81043ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 810491a:	2300      	movs	r3, #0
 810491c:	e05c      	b.n	81049d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 810491e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104920:	2b00      	cmp	r3, #0
 8104922:	d106      	bne.n	8104932 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8104924:	f107 0314 	add.w	r3, r7, #20
 8104928:	4618      	mov	r0, r3
 810492a:	f001 f8f3 	bl	8105b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810492e:	2301      	movs	r3, #1
 8104930:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8104932:	f7ff fd5b 	bl	81043ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8104936:	f000 fe63 	bl	8105600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810493a:	f7ff fd25 	bl	8104388 <vPortEnterCritical>
 810493e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104940:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8104944:	b25b      	sxtb	r3, r3
 8104946:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810494a:	d103      	bne.n	8104954 <xQueueGenericSend+0x174>
 810494c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810494e:	2200      	movs	r2, #0
 8104950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8104954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104956:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 810495a:	b25b      	sxtb	r3, r3
 810495c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104960:	d103      	bne.n	810496a <xQueueGenericSend+0x18a>
 8104962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104964:	2200      	movs	r2, #0
 8104966:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 810496a:	f7ff fd3f 	bl	81043ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810496e:	1d3a      	adds	r2, r7, #4
 8104970:	f107 0314 	add.w	r3, r7, #20
 8104974:	4611      	mov	r1, r2
 8104976:	4618      	mov	r0, r3
 8104978:	f001 f8e2 	bl	8105b40 <xTaskCheckForTimeOut>
 810497c:	4603      	mov	r3, r0
 810497e:	2b00      	cmp	r3, #0
 8104980:	d124      	bne.n	81049cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8104982:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8104984:	f000 faa6 	bl	8104ed4 <prvIsQueueFull>
 8104988:	4603      	mov	r3, r0
 810498a:	2b00      	cmp	r3, #0
 810498c:	d018      	beq.n	81049c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 810498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104990:	3310      	adds	r3, #16
 8104992:	687a      	ldr	r2, [r7, #4]
 8104994:	4611      	mov	r1, r2
 8104996:	4618      	mov	r0, r3
 8104998:	f001 f806 	bl	81059a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 810499c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 810499e:	f000 fa31 	bl	8104e04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 81049a2:	f000 fe3b 	bl	810561c <xTaskResumeAll>
 81049a6:	4603      	mov	r3, r0
 81049a8:	2b00      	cmp	r3, #0
 81049aa:	f47f af7c 	bne.w	81048a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 81049ae:	4b0c      	ldr	r3, [pc, #48]	@ (81049e0 <xQueueGenericSend+0x200>)
 81049b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81049b4:	601a      	str	r2, [r3, #0]
 81049b6:	f3bf 8f4f 	dsb	sy
 81049ba:	f3bf 8f6f 	isb	sy
 81049be:	e772      	b.n	81048a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 81049c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 81049c2:	f000 fa1f 	bl	8104e04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 81049c6:	f000 fe29 	bl	810561c <xTaskResumeAll>
 81049ca:	e76c      	b.n	81048a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 81049cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 81049ce:	f000 fa19 	bl	8104e04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81049d2:	f000 fe23 	bl	810561c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 81049d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 81049d8:	4618      	mov	r0, r3
 81049da:	3738      	adds	r7, #56	@ 0x38
 81049dc:	46bd      	mov	sp, r7
 81049de:	bd80      	pop	{r7, pc}
 81049e0:	e000ed04 	.word	0xe000ed04

081049e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 81049e4:	b580      	push	{r7, lr}
 81049e6:	b090      	sub	sp, #64	@ 0x40
 81049e8:	af00      	add	r7, sp, #0
 81049ea:	60f8      	str	r0, [r7, #12]
 81049ec:	60b9      	str	r1, [r7, #8]
 81049ee:	607a      	str	r2, [r7, #4]
 81049f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 81049f2:	68fb      	ldr	r3, [r7, #12]
 81049f4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 81049f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049f8:	2b00      	cmp	r3, #0
 81049fa:	d10b      	bne.n	8104a14 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 81049fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104a00:	f383 8811 	msr	BASEPRI, r3
 8104a04:	f3bf 8f6f 	isb	sy
 8104a08:	f3bf 8f4f 	dsb	sy
 8104a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8104a0e:	bf00      	nop
 8104a10:	bf00      	nop
 8104a12:	e7fd      	b.n	8104a10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8104a14:	68bb      	ldr	r3, [r7, #8]
 8104a16:	2b00      	cmp	r3, #0
 8104a18:	d103      	bne.n	8104a22 <xQueueGenericSendFromISR+0x3e>
 8104a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104a1e:	2b00      	cmp	r3, #0
 8104a20:	d101      	bne.n	8104a26 <xQueueGenericSendFromISR+0x42>
 8104a22:	2301      	movs	r3, #1
 8104a24:	e000      	b.n	8104a28 <xQueueGenericSendFromISR+0x44>
 8104a26:	2300      	movs	r3, #0
 8104a28:	2b00      	cmp	r3, #0
 8104a2a:	d10b      	bne.n	8104a44 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8104a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104a30:	f383 8811 	msr	BASEPRI, r3
 8104a34:	f3bf 8f6f 	isb	sy
 8104a38:	f3bf 8f4f 	dsb	sy
 8104a3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8104a3e:	bf00      	nop
 8104a40:	bf00      	nop
 8104a42:	e7fd      	b.n	8104a40 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8104a44:	683b      	ldr	r3, [r7, #0]
 8104a46:	2b02      	cmp	r3, #2
 8104a48:	d103      	bne.n	8104a52 <xQueueGenericSendFromISR+0x6e>
 8104a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104a4e:	2b01      	cmp	r3, #1
 8104a50:	d101      	bne.n	8104a56 <xQueueGenericSendFromISR+0x72>
 8104a52:	2301      	movs	r3, #1
 8104a54:	e000      	b.n	8104a58 <xQueueGenericSendFromISR+0x74>
 8104a56:	2300      	movs	r3, #0
 8104a58:	2b00      	cmp	r3, #0
 8104a5a:	d10b      	bne.n	8104a74 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8104a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104a60:	f383 8811 	msr	BASEPRI, r3
 8104a64:	f3bf 8f6f 	isb	sy
 8104a68:	f3bf 8f4f 	dsb	sy
 8104a6c:	623b      	str	r3, [r7, #32]
}
 8104a6e:	bf00      	nop
 8104a70:	bf00      	nop
 8104a72:	e7fd      	b.n	8104a70 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8104a74:	f7ff fd68 	bl	8104548 <vPortValidateInterruptPriority>
	__asm volatile
 8104a78:	f3ef 8211 	mrs	r2, BASEPRI
 8104a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104a80:	f383 8811 	msr	BASEPRI, r3
 8104a84:	f3bf 8f6f 	isb	sy
 8104a88:	f3bf 8f4f 	dsb	sy
 8104a8c:	61fa      	str	r2, [r7, #28]
 8104a8e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8104a90:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8104a92:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8104a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8104a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104a9c:	429a      	cmp	r2, r3
 8104a9e:	d302      	bcc.n	8104aa6 <xQueueGenericSendFromISR+0xc2>
 8104aa0:	683b      	ldr	r3, [r7, #0]
 8104aa2:	2b02      	cmp	r3, #2
 8104aa4:	d12f      	bne.n	8104b06 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8104aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104aa8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8104aac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8104ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8104ab6:	683a      	ldr	r2, [r7, #0]
 8104ab8:	68b9      	ldr	r1, [r7, #8]
 8104aba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8104abc:	f000 f912 	bl	8104ce4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8104ac0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8104ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104ac8:	d112      	bne.n	8104af0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8104aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8104ace:	2b00      	cmp	r3, #0
 8104ad0:	d016      	beq.n	8104b00 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8104ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ad4:	3324      	adds	r3, #36	@ 0x24
 8104ad6:	4618      	mov	r0, r3
 8104ad8:	f000 ffb8 	bl	8105a4c <xTaskRemoveFromEventList>
 8104adc:	4603      	mov	r3, r0
 8104ade:	2b00      	cmp	r3, #0
 8104ae0:	d00e      	beq.n	8104b00 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8104ae2:	687b      	ldr	r3, [r7, #4]
 8104ae4:	2b00      	cmp	r3, #0
 8104ae6:	d00b      	beq.n	8104b00 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8104ae8:	687b      	ldr	r3, [r7, #4]
 8104aea:	2201      	movs	r2, #1
 8104aec:	601a      	str	r2, [r3, #0]
 8104aee:	e007      	b.n	8104b00 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8104af0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8104af4:	3301      	adds	r3, #1
 8104af6:	b2db      	uxtb	r3, r3
 8104af8:	b25a      	sxtb	r2, r3
 8104afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104afc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8104b00:	2301      	movs	r3, #1
 8104b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8104b04:	e001      	b.n	8104b0a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8104b06:	2300      	movs	r3, #0
 8104b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104b0c:	617b      	str	r3, [r7, #20]
	__asm volatile
 8104b0e:	697b      	ldr	r3, [r7, #20]
 8104b10:	f383 8811 	msr	BASEPRI, r3
}
 8104b14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8104b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8104b18:	4618      	mov	r0, r3
 8104b1a:	3740      	adds	r7, #64	@ 0x40
 8104b1c:	46bd      	mov	sp, r7
 8104b1e:	bd80      	pop	{r7, pc}

08104b20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8104b20:	b580      	push	{r7, lr}
 8104b22:	b08c      	sub	sp, #48	@ 0x30
 8104b24:	af00      	add	r7, sp, #0
 8104b26:	60f8      	str	r0, [r7, #12]
 8104b28:	60b9      	str	r1, [r7, #8]
 8104b2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8104b2c:	2300      	movs	r3, #0
 8104b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8104b30:	68fb      	ldr	r3, [r7, #12]
 8104b32:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8104b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104b36:	2b00      	cmp	r3, #0
 8104b38:	d10b      	bne.n	8104b52 <xQueueReceive+0x32>
	__asm volatile
 8104b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104b3e:	f383 8811 	msr	BASEPRI, r3
 8104b42:	f3bf 8f6f 	isb	sy
 8104b46:	f3bf 8f4f 	dsb	sy
 8104b4a:	623b      	str	r3, [r7, #32]
}
 8104b4c:	bf00      	nop
 8104b4e:	bf00      	nop
 8104b50:	e7fd      	b.n	8104b4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8104b52:	68bb      	ldr	r3, [r7, #8]
 8104b54:	2b00      	cmp	r3, #0
 8104b56:	d103      	bne.n	8104b60 <xQueueReceive+0x40>
 8104b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104b5c:	2b00      	cmp	r3, #0
 8104b5e:	d101      	bne.n	8104b64 <xQueueReceive+0x44>
 8104b60:	2301      	movs	r3, #1
 8104b62:	e000      	b.n	8104b66 <xQueueReceive+0x46>
 8104b64:	2300      	movs	r3, #0
 8104b66:	2b00      	cmp	r3, #0
 8104b68:	d10b      	bne.n	8104b82 <xQueueReceive+0x62>
	__asm volatile
 8104b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104b6e:	f383 8811 	msr	BASEPRI, r3
 8104b72:	f3bf 8f6f 	isb	sy
 8104b76:	f3bf 8f4f 	dsb	sy
 8104b7a:	61fb      	str	r3, [r7, #28]
}
 8104b7c:	bf00      	nop
 8104b7e:	bf00      	nop
 8104b80:	e7fd      	b.n	8104b7e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8104b82:	f001 f923 	bl	8105dcc <xTaskGetSchedulerState>
 8104b86:	4603      	mov	r3, r0
 8104b88:	2b00      	cmp	r3, #0
 8104b8a:	d102      	bne.n	8104b92 <xQueueReceive+0x72>
 8104b8c:	687b      	ldr	r3, [r7, #4]
 8104b8e:	2b00      	cmp	r3, #0
 8104b90:	d101      	bne.n	8104b96 <xQueueReceive+0x76>
 8104b92:	2301      	movs	r3, #1
 8104b94:	e000      	b.n	8104b98 <xQueueReceive+0x78>
 8104b96:	2300      	movs	r3, #0
 8104b98:	2b00      	cmp	r3, #0
 8104b9a:	d10b      	bne.n	8104bb4 <xQueueReceive+0x94>
	__asm volatile
 8104b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104ba0:	f383 8811 	msr	BASEPRI, r3
 8104ba4:	f3bf 8f6f 	isb	sy
 8104ba8:	f3bf 8f4f 	dsb	sy
 8104bac:	61bb      	str	r3, [r7, #24]
}
 8104bae:	bf00      	nop
 8104bb0:	bf00      	nop
 8104bb2:	e7fd      	b.n	8104bb0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8104bb4:	f7ff fbe8 	bl	8104388 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8104bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104bbc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8104bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104bc0:	2b00      	cmp	r3, #0
 8104bc2:	d01f      	beq.n	8104c04 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8104bc4:	68b9      	ldr	r1, [r7, #8]
 8104bc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8104bc8:	f000 f8f6 	bl	8104db8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8104bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104bce:	1e5a      	subs	r2, r3, #1
 8104bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104bd2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8104bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104bd6:	691b      	ldr	r3, [r3, #16]
 8104bd8:	2b00      	cmp	r3, #0
 8104bda:	d00f      	beq.n	8104bfc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8104bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104bde:	3310      	adds	r3, #16
 8104be0:	4618      	mov	r0, r3
 8104be2:	f000 ff33 	bl	8105a4c <xTaskRemoveFromEventList>
 8104be6:	4603      	mov	r3, r0
 8104be8:	2b00      	cmp	r3, #0
 8104bea:	d007      	beq.n	8104bfc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8104bec:	4b3c      	ldr	r3, [pc, #240]	@ (8104ce0 <xQueueReceive+0x1c0>)
 8104bee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8104bf2:	601a      	str	r2, [r3, #0]
 8104bf4:	f3bf 8f4f 	dsb	sy
 8104bf8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8104bfc:	f7ff fbf6 	bl	81043ec <vPortExitCritical>
				return pdPASS;
 8104c00:	2301      	movs	r3, #1
 8104c02:	e069      	b.n	8104cd8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8104c04:	687b      	ldr	r3, [r7, #4]
 8104c06:	2b00      	cmp	r3, #0
 8104c08:	d103      	bne.n	8104c12 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8104c0a:	f7ff fbef 	bl	81043ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8104c0e:	2300      	movs	r3, #0
 8104c10:	e062      	b.n	8104cd8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8104c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104c14:	2b00      	cmp	r3, #0
 8104c16:	d106      	bne.n	8104c26 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8104c18:	f107 0310 	add.w	r3, r7, #16
 8104c1c:	4618      	mov	r0, r3
 8104c1e:	f000 ff79 	bl	8105b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8104c22:	2301      	movs	r3, #1
 8104c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8104c26:	f7ff fbe1 	bl	81043ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8104c2a:	f000 fce9 	bl	8105600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8104c2e:	f7ff fbab 	bl	8104388 <vPortEnterCritical>
 8104c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104c34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8104c38:	b25b      	sxtb	r3, r3
 8104c3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104c3e:	d103      	bne.n	8104c48 <xQueueReceive+0x128>
 8104c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104c42:	2200      	movs	r2, #0
 8104c44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8104c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104c4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8104c4e:	b25b      	sxtb	r3, r3
 8104c50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104c54:	d103      	bne.n	8104c5e <xQueueReceive+0x13e>
 8104c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104c58:	2200      	movs	r2, #0
 8104c5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8104c5e:	f7ff fbc5 	bl	81043ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8104c62:	1d3a      	adds	r2, r7, #4
 8104c64:	f107 0310 	add.w	r3, r7, #16
 8104c68:	4611      	mov	r1, r2
 8104c6a:	4618      	mov	r0, r3
 8104c6c:	f000 ff68 	bl	8105b40 <xTaskCheckForTimeOut>
 8104c70:	4603      	mov	r3, r0
 8104c72:	2b00      	cmp	r3, #0
 8104c74:	d123      	bne.n	8104cbe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8104c76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8104c78:	f000 f916 	bl	8104ea8 <prvIsQueueEmpty>
 8104c7c:	4603      	mov	r3, r0
 8104c7e:	2b00      	cmp	r3, #0
 8104c80:	d017      	beq.n	8104cb2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8104c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104c84:	3324      	adds	r3, #36	@ 0x24
 8104c86:	687a      	ldr	r2, [r7, #4]
 8104c88:	4611      	mov	r1, r2
 8104c8a:	4618      	mov	r0, r3
 8104c8c:	f000 fe8c 	bl	81059a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8104c90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8104c92:	f000 f8b7 	bl	8104e04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8104c96:	f000 fcc1 	bl	810561c <xTaskResumeAll>
 8104c9a:	4603      	mov	r3, r0
 8104c9c:	2b00      	cmp	r3, #0
 8104c9e:	d189      	bne.n	8104bb4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8104ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8104ce0 <xQueueReceive+0x1c0>)
 8104ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8104ca6:	601a      	str	r2, [r3, #0]
 8104ca8:	f3bf 8f4f 	dsb	sy
 8104cac:	f3bf 8f6f 	isb	sy
 8104cb0:	e780      	b.n	8104bb4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8104cb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8104cb4:	f000 f8a6 	bl	8104e04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8104cb8:	f000 fcb0 	bl	810561c <xTaskResumeAll>
 8104cbc:	e77a      	b.n	8104bb4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8104cbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8104cc0:	f000 f8a0 	bl	8104e04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8104cc4:	f000 fcaa 	bl	810561c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8104cc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8104cca:	f000 f8ed 	bl	8104ea8 <prvIsQueueEmpty>
 8104cce:	4603      	mov	r3, r0
 8104cd0:	2b00      	cmp	r3, #0
 8104cd2:	f43f af6f 	beq.w	8104bb4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8104cd6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8104cd8:	4618      	mov	r0, r3
 8104cda:	3730      	adds	r7, #48	@ 0x30
 8104cdc:	46bd      	mov	sp, r7
 8104cde:	bd80      	pop	{r7, pc}
 8104ce0:	e000ed04 	.word	0xe000ed04

08104ce4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8104ce4:	b580      	push	{r7, lr}
 8104ce6:	b086      	sub	sp, #24
 8104ce8:	af00      	add	r7, sp, #0
 8104cea:	60f8      	str	r0, [r7, #12]
 8104cec:	60b9      	str	r1, [r7, #8]
 8104cee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8104cf0:	2300      	movs	r3, #0
 8104cf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8104cf4:	68fb      	ldr	r3, [r7, #12]
 8104cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104cf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8104cfa:	68fb      	ldr	r3, [r7, #12]
 8104cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104cfe:	2b00      	cmp	r3, #0
 8104d00:	d10d      	bne.n	8104d1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8104d02:	68fb      	ldr	r3, [r7, #12]
 8104d04:	681b      	ldr	r3, [r3, #0]
 8104d06:	2b00      	cmp	r3, #0
 8104d08:	d14d      	bne.n	8104da6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8104d0a:	68fb      	ldr	r3, [r7, #12]
 8104d0c:	689b      	ldr	r3, [r3, #8]
 8104d0e:	4618      	mov	r0, r3
 8104d10:	f001 f87a 	bl	8105e08 <xTaskPriorityDisinherit>
 8104d14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8104d16:	68fb      	ldr	r3, [r7, #12]
 8104d18:	2200      	movs	r2, #0
 8104d1a:	609a      	str	r2, [r3, #8]
 8104d1c:	e043      	b.n	8104da6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8104d1e:	687b      	ldr	r3, [r7, #4]
 8104d20:	2b00      	cmp	r3, #0
 8104d22:	d119      	bne.n	8104d58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8104d24:	68fb      	ldr	r3, [r7, #12]
 8104d26:	6858      	ldr	r0, [r3, #4]
 8104d28:	68fb      	ldr	r3, [r7, #12]
 8104d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104d2c:	461a      	mov	r2, r3
 8104d2e:	68b9      	ldr	r1, [r7, #8]
 8104d30:	f001 fcb4 	bl	810669c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8104d34:	68fb      	ldr	r3, [r7, #12]
 8104d36:	685a      	ldr	r2, [r3, #4]
 8104d38:	68fb      	ldr	r3, [r7, #12]
 8104d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104d3c:	441a      	add	r2, r3
 8104d3e:	68fb      	ldr	r3, [r7, #12]
 8104d40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8104d42:	68fb      	ldr	r3, [r7, #12]
 8104d44:	685a      	ldr	r2, [r3, #4]
 8104d46:	68fb      	ldr	r3, [r7, #12]
 8104d48:	689b      	ldr	r3, [r3, #8]
 8104d4a:	429a      	cmp	r2, r3
 8104d4c:	d32b      	bcc.n	8104da6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8104d4e:	68fb      	ldr	r3, [r7, #12]
 8104d50:	681a      	ldr	r2, [r3, #0]
 8104d52:	68fb      	ldr	r3, [r7, #12]
 8104d54:	605a      	str	r2, [r3, #4]
 8104d56:	e026      	b.n	8104da6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8104d58:	68fb      	ldr	r3, [r7, #12]
 8104d5a:	68d8      	ldr	r0, [r3, #12]
 8104d5c:	68fb      	ldr	r3, [r7, #12]
 8104d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104d60:	461a      	mov	r2, r3
 8104d62:	68b9      	ldr	r1, [r7, #8]
 8104d64:	f001 fc9a 	bl	810669c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8104d68:	68fb      	ldr	r3, [r7, #12]
 8104d6a:	68da      	ldr	r2, [r3, #12]
 8104d6c:	68fb      	ldr	r3, [r7, #12]
 8104d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104d70:	425b      	negs	r3, r3
 8104d72:	441a      	add	r2, r3
 8104d74:	68fb      	ldr	r3, [r7, #12]
 8104d76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8104d78:	68fb      	ldr	r3, [r7, #12]
 8104d7a:	68da      	ldr	r2, [r3, #12]
 8104d7c:	68fb      	ldr	r3, [r7, #12]
 8104d7e:	681b      	ldr	r3, [r3, #0]
 8104d80:	429a      	cmp	r2, r3
 8104d82:	d207      	bcs.n	8104d94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8104d84:	68fb      	ldr	r3, [r7, #12]
 8104d86:	689a      	ldr	r2, [r3, #8]
 8104d88:	68fb      	ldr	r3, [r7, #12]
 8104d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104d8c:	425b      	negs	r3, r3
 8104d8e:	441a      	add	r2, r3
 8104d90:	68fb      	ldr	r3, [r7, #12]
 8104d92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8104d94:	687b      	ldr	r3, [r7, #4]
 8104d96:	2b02      	cmp	r3, #2
 8104d98:	d105      	bne.n	8104da6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8104d9a:	693b      	ldr	r3, [r7, #16]
 8104d9c:	2b00      	cmp	r3, #0
 8104d9e:	d002      	beq.n	8104da6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8104da0:	693b      	ldr	r3, [r7, #16]
 8104da2:	3b01      	subs	r3, #1
 8104da4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8104da6:	693b      	ldr	r3, [r7, #16]
 8104da8:	1c5a      	adds	r2, r3, #1
 8104daa:	68fb      	ldr	r3, [r7, #12]
 8104dac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8104dae:	697b      	ldr	r3, [r7, #20]
}
 8104db0:	4618      	mov	r0, r3
 8104db2:	3718      	adds	r7, #24
 8104db4:	46bd      	mov	sp, r7
 8104db6:	bd80      	pop	{r7, pc}

08104db8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8104db8:	b580      	push	{r7, lr}
 8104dba:	b082      	sub	sp, #8
 8104dbc:	af00      	add	r7, sp, #0
 8104dbe:	6078      	str	r0, [r7, #4]
 8104dc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8104dc2:	687b      	ldr	r3, [r7, #4]
 8104dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104dc6:	2b00      	cmp	r3, #0
 8104dc8:	d018      	beq.n	8104dfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8104dca:	687b      	ldr	r3, [r7, #4]
 8104dcc:	68da      	ldr	r2, [r3, #12]
 8104dce:	687b      	ldr	r3, [r7, #4]
 8104dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104dd2:	441a      	add	r2, r3
 8104dd4:	687b      	ldr	r3, [r7, #4]
 8104dd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8104dd8:	687b      	ldr	r3, [r7, #4]
 8104dda:	68da      	ldr	r2, [r3, #12]
 8104ddc:	687b      	ldr	r3, [r7, #4]
 8104dde:	689b      	ldr	r3, [r3, #8]
 8104de0:	429a      	cmp	r2, r3
 8104de2:	d303      	bcc.n	8104dec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8104de4:	687b      	ldr	r3, [r7, #4]
 8104de6:	681a      	ldr	r2, [r3, #0]
 8104de8:	687b      	ldr	r3, [r7, #4]
 8104dea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8104dec:	687b      	ldr	r3, [r7, #4]
 8104dee:	68d9      	ldr	r1, [r3, #12]
 8104df0:	687b      	ldr	r3, [r7, #4]
 8104df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104df4:	461a      	mov	r2, r3
 8104df6:	6838      	ldr	r0, [r7, #0]
 8104df8:	f001 fc50 	bl	810669c <memcpy>
	}
}
 8104dfc:	bf00      	nop
 8104dfe:	3708      	adds	r7, #8
 8104e00:	46bd      	mov	sp, r7
 8104e02:	bd80      	pop	{r7, pc}

08104e04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8104e04:	b580      	push	{r7, lr}
 8104e06:	b084      	sub	sp, #16
 8104e08:	af00      	add	r7, sp, #0
 8104e0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8104e0c:	f7ff fabc 	bl	8104388 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8104e10:	687b      	ldr	r3, [r7, #4]
 8104e12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8104e16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8104e18:	e011      	b.n	8104e3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8104e1a:	687b      	ldr	r3, [r7, #4]
 8104e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8104e1e:	2b00      	cmp	r3, #0
 8104e20:	d012      	beq.n	8104e48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8104e22:	687b      	ldr	r3, [r7, #4]
 8104e24:	3324      	adds	r3, #36	@ 0x24
 8104e26:	4618      	mov	r0, r3
 8104e28:	f000 fe10 	bl	8105a4c <xTaskRemoveFromEventList>
 8104e2c:	4603      	mov	r3, r0
 8104e2e:	2b00      	cmp	r3, #0
 8104e30:	d001      	beq.n	8104e36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8104e32:	f000 fee9 	bl	8105c08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8104e36:	7bfb      	ldrb	r3, [r7, #15]
 8104e38:	3b01      	subs	r3, #1
 8104e3a:	b2db      	uxtb	r3, r3
 8104e3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8104e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8104e42:	2b00      	cmp	r3, #0
 8104e44:	dce9      	bgt.n	8104e1a <prvUnlockQueue+0x16>
 8104e46:	e000      	b.n	8104e4a <prvUnlockQueue+0x46>
					break;
 8104e48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8104e4a:	687b      	ldr	r3, [r7, #4]
 8104e4c:	22ff      	movs	r2, #255	@ 0xff
 8104e4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8104e52:	f7ff facb 	bl	81043ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8104e56:	f7ff fa97 	bl	8104388 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8104e5a:	687b      	ldr	r3, [r7, #4]
 8104e5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8104e60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8104e62:	e011      	b.n	8104e88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8104e64:	687b      	ldr	r3, [r7, #4]
 8104e66:	691b      	ldr	r3, [r3, #16]
 8104e68:	2b00      	cmp	r3, #0
 8104e6a:	d012      	beq.n	8104e92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8104e6c:	687b      	ldr	r3, [r7, #4]
 8104e6e:	3310      	adds	r3, #16
 8104e70:	4618      	mov	r0, r3
 8104e72:	f000 fdeb 	bl	8105a4c <xTaskRemoveFromEventList>
 8104e76:	4603      	mov	r3, r0
 8104e78:	2b00      	cmp	r3, #0
 8104e7a:	d001      	beq.n	8104e80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8104e7c:	f000 fec4 	bl	8105c08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8104e80:	7bbb      	ldrb	r3, [r7, #14]
 8104e82:	3b01      	subs	r3, #1
 8104e84:	b2db      	uxtb	r3, r3
 8104e86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8104e88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8104e8c:	2b00      	cmp	r3, #0
 8104e8e:	dce9      	bgt.n	8104e64 <prvUnlockQueue+0x60>
 8104e90:	e000      	b.n	8104e94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8104e92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8104e94:	687b      	ldr	r3, [r7, #4]
 8104e96:	22ff      	movs	r2, #255	@ 0xff
 8104e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8104e9c:	f7ff faa6 	bl	81043ec <vPortExitCritical>
}
 8104ea0:	bf00      	nop
 8104ea2:	3710      	adds	r7, #16
 8104ea4:	46bd      	mov	sp, r7
 8104ea6:	bd80      	pop	{r7, pc}

08104ea8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8104ea8:	b580      	push	{r7, lr}
 8104eaa:	b084      	sub	sp, #16
 8104eac:	af00      	add	r7, sp, #0
 8104eae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8104eb0:	f7ff fa6a 	bl	8104388 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8104eb4:	687b      	ldr	r3, [r7, #4]
 8104eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104eb8:	2b00      	cmp	r3, #0
 8104eba:	d102      	bne.n	8104ec2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8104ebc:	2301      	movs	r3, #1
 8104ebe:	60fb      	str	r3, [r7, #12]
 8104ec0:	e001      	b.n	8104ec6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8104ec2:	2300      	movs	r3, #0
 8104ec4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8104ec6:	f7ff fa91 	bl	81043ec <vPortExitCritical>

	return xReturn;
 8104eca:	68fb      	ldr	r3, [r7, #12]
}
 8104ecc:	4618      	mov	r0, r3
 8104ece:	3710      	adds	r7, #16
 8104ed0:	46bd      	mov	sp, r7
 8104ed2:	bd80      	pop	{r7, pc}

08104ed4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8104ed4:	b580      	push	{r7, lr}
 8104ed6:	b084      	sub	sp, #16
 8104ed8:	af00      	add	r7, sp, #0
 8104eda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8104edc:	f7ff fa54 	bl	8104388 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8104ee0:	687b      	ldr	r3, [r7, #4]
 8104ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8104ee4:	687b      	ldr	r3, [r7, #4]
 8104ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104ee8:	429a      	cmp	r2, r3
 8104eea:	d102      	bne.n	8104ef2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8104eec:	2301      	movs	r3, #1
 8104eee:	60fb      	str	r3, [r7, #12]
 8104ef0:	e001      	b.n	8104ef6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8104ef2:	2300      	movs	r3, #0
 8104ef4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8104ef6:	f7ff fa79 	bl	81043ec <vPortExitCritical>

	return xReturn;
 8104efa:	68fb      	ldr	r3, [r7, #12]
}
 8104efc:	4618      	mov	r0, r3
 8104efe:	3710      	adds	r7, #16
 8104f00:	46bd      	mov	sp, r7
 8104f02:	bd80      	pop	{r7, pc}

08104f04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8104f04:	b480      	push	{r7}
 8104f06:	b085      	sub	sp, #20
 8104f08:	af00      	add	r7, sp, #0
 8104f0a:	6078      	str	r0, [r7, #4]
 8104f0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8104f0e:	2300      	movs	r3, #0
 8104f10:	60fb      	str	r3, [r7, #12]
 8104f12:	e014      	b.n	8104f3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8104f14:	4a0f      	ldr	r2, [pc, #60]	@ (8104f54 <vQueueAddToRegistry+0x50>)
 8104f16:	68fb      	ldr	r3, [r7, #12]
 8104f18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8104f1c:	2b00      	cmp	r3, #0
 8104f1e:	d10b      	bne.n	8104f38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8104f20:	490c      	ldr	r1, [pc, #48]	@ (8104f54 <vQueueAddToRegistry+0x50>)
 8104f22:	68fb      	ldr	r3, [r7, #12]
 8104f24:	683a      	ldr	r2, [r7, #0]
 8104f26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8104f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8104f54 <vQueueAddToRegistry+0x50>)
 8104f2c:	68fb      	ldr	r3, [r7, #12]
 8104f2e:	00db      	lsls	r3, r3, #3
 8104f30:	4413      	add	r3, r2
 8104f32:	687a      	ldr	r2, [r7, #4]
 8104f34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8104f36:	e006      	b.n	8104f46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8104f38:	68fb      	ldr	r3, [r7, #12]
 8104f3a:	3301      	adds	r3, #1
 8104f3c:	60fb      	str	r3, [r7, #12]
 8104f3e:	68fb      	ldr	r3, [r7, #12]
 8104f40:	2b07      	cmp	r3, #7
 8104f42:	d9e7      	bls.n	8104f14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8104f44:	bf00      	nop
 8104f46:	bf00      	nop
 8104f48:	3714      	adds	r7, #20
 8104f4a:	46bd      	mov	sp, r7
 8104f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f50:	4770      	bx	lr
 8104f52:	bf00      	nop
 8104f54:	100043f8 	.word	0x100043f8

08104f58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8104f58:	b580      	push	{r7, lr}
 8104f5a:	b086      	sub	sp, #24
 8104f5c:	af00      	add	r7, sp, #0
 8104f5e:	60f8      	str	r0, [r7, #12]
 8104f60:	60b9      	str	r1, [r7, #8]
 8104f62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8104f64:	68fb      	ldr	r3, [r7, #12]
 8104f66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8104f68:	f7ff fa0e 	bl	8104388 <vPortEnterCritical>
 8104f6c:	697b      	ldr	r3, [r7, #20]
 8104f6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8104f72:	b25b      	sxtb	r3, r3
 8104f74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104f78:	d103      	bne.n	8104f82 <vQueueWaitForMessageRestricted+0x2a>
 8104f7a:	697b      	ldr	r3, [r7, #20]
 8104f7c:	2200      	movs	r2, #0
 8104f7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8104f82:	697b      	ldr	r3, [r7, #20]
 8104f84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8104f88:	b25b      	sxtb	r3, r3
 8104f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104f8e:	d103      	bne.n	8104f98 <vQueueWaitForMessageRestricted+0x40>
 8104f90:	697b      	ldr	r3, [r7, #20]
 8104f92:	2200      	movs	r2, #0
 8104f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8104f98:	f7ff fa28 	bl	81043ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8104f9c:	697b      	ldr	r3, [r7, #20]
 8104f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104fa0:	2b00      	cmp	r3, #0
 8104fa2:	d106      	bne.n	8104fb2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8104fa4:	697b      	ldr	r3, [r7, #20]
 8104fa6:	3324      	adds	r3, #36	@ 0x24
 8104fa8:	687a      	ldr	r2, [r7, #4]
 8104faa:	68b9      	ldr	r1, [r7, #8]
 8104fac:	4618      	mov	r0, r3
 8104fae:	f000 fd21 	bl	81059f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8104fb2:	6978      	ldr	r0, [r7, #20]
 8104fb4:	f7ff ff26 	bl	8104e04 <prvUnlockQueue>
	}
 8104fb8:	bf00      	nop
 8104fba:	3718      	adds	r7, #24
 8104fbc:	46bd      	mov	sp, r7
 8104fbe:	bd80      	pop	{r7, pc}

08104fc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8104fc0:	b580      	push	{r7, lr}
 8104fc2:	b08e      	sub	sp, #56	@ 0x38
 8104fc4:	af04      	add	r7, sp, #16
 8104fc6:	60f8      	str	r0, [r7, #12]
 8104fc8:	60b9      	str	r1, [r7, #8]
 8104fca:	607a      	str	r2, [r7, #4]
 8104fcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8104fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104fd0:	2b00      	cmp	r3, #0
 8104fd2:	d10b      	bne.n	8104fec <xTaskCreateStatic+0x2c>
	__asm volatile
 8104fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104fd8:	f383 8811 	msr	BASEPRI, r3
 8104fdc:	f3bf 8f6f 	isb	sy
 8104fe0:	f3bf 8f4f 	dsb	sy
 8104fe4:	623b      	str	r3, [r7, #32]
}
 8104fe6:	bf00      	nop
 8104fe8:	bf00      	nop
 8104fea:	e7fd      	b.n	8104fe8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8104fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104fee:	2b00      	cmp	r3, #0
 8104ff0:	d10b      	bne.n	810500a <xTaskCreateStatic+0x4a>
	__asm volatile
 8104ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8104ff6:	f383 8811 	msr	BASEPRI, r3
 8104ffa:	f3bf 8f6f 	isb	sy
 8104ffe:	f3bf 8f4f 	dsb	sy
 8105002:	61fb      	str	r3, [r7, #28]
}
 8105004:	bf00      	nop
 8105006:	bf00      	nop
 8105008:	e7fd      	b.n	8105006 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 810500a:	235c      	movs	r3, #92	@ 0x5c
 810500c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 810500e:	693b      	ldr	r3, [r7, #16]
 8105010:	2b5c      	cmp	r3, #92	@ 0x5c
 8105012:	d00b      	beq.n	810502c <xTaskCreateStatic+0x6c>
	__asm volatile
 8105014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105018:	f383 8811 	msr	BASEPRI, r3
 810501c:	f3bf 8f6f 	isb	sy
 8105020:	f3bf 8f4f 	dsb	sy
 8105024:	61bb      	str	r3, [r7, #24]
}
 8105026:	bf00      	nop
 8105028:	bf00      	nop
 810502a:	e7fd      	b.n	8105028 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 810502c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 810502e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8105030:	2b00      	cmp	r3, #0
 8105032:	d01e      	beq.n	8105072 <xTaskCreateStatic+0xb2>
 8105034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8105036:	2b00      	cmp	r3, #0
 8105038:	d01b      	beq.n	8105072 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810503a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810503c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 810503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105040:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8105042:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8105044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105046:	2202      	movs	r2, #2
 8105048:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 810504c:	2300      	movs	r3, #0
 810504e:	9303      	str	r3, [sp, #12]
 8105050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105052:	9302      	str	r3, [sp, #8]
 8105054:	f107 0314 	add.w	r3, r7, #20
 8105058:	9301      	str	r3, [sp, #4]
 810505a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810505c:	9300      	str	r3, [sp, #0]
 810505e:	683b      	ldr	r3, [r7, #0]
 8105060:	687a      	ldr	r2, [r7, #4]
 8105062:	68b9      	ldr	r1, [r7, #8]
 8105064:	68f8      	ldr	r0, [r7, #12]
 8105066:	f000 f850 	bl	810510a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810506a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 810506c:	f000 f8de 	bl	810522c <prvAddNewTaskToReadyList>
 8105070:	e001      	b.n	8105076 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8105072:	2300      	movs	r3, #0
 8105074:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8105076:	697b      	ldr	r3, [r7, #20]
	}
 8105078:	4618      	mov	r0, r3
 810507a:	3728      	adds	r7, #40	@ 0x28
 810507c:	46bd      	mov	sp, r7
 810507e:	bd80      	pop	{r7, pc}

08105080 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8105080:	b580      	push	{r7, lr}
 8105082:	b08c      	sub	sp, #48	@ 0x30
 8105084:	af04      	add	r7, sp, #16
 8105086:	60f8      	str	r0, [r7, #12]
 8105088:	60b9      	str	r1, [r7, #8]
 810508a:	603b      	str	r3, [r7, #0]
 810508c:	4613      	mov	r3, r2
 810508e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8105090:	88fb      	ldrh	r3, [r7, #6]
 8105092:	009b      	lsls	r3, r3, #2
 8105094:	4618      	mov	r0, r3
 8105096:	f7fe fda1 	bl	8103bdc <pvPortMalloc>
 810509a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 810509c:	697b      	ldr	r3, [r7, #20]
 810509e:	2b00      	cmp	r3, #0
 81050a0:	d00e      	beq.n	81050c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 81050a2:	205c      	movs	r0, #92	@ 0x5c
 81050a4:	f7fe fd9a 	bl	8103bdc <pvPortMalloc>
 81050a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 81050aa:	69fb      	ldr	r3, [r7, #28]
 81050ac:	2b00      	cmp	r3, #0
 81050ae:	d003      	beq.n	81050b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 81050b0:	69fb      	ldr	r3, [r7, #28]
 81050b2:	697a      	ldr	r2, [r7, #20]
 81050b4:	631a      	str	r2, [r3, #48]	@ 0x30
 81050b6:	e005      	b.n	81050c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 81050b8:	6978      	ldr	r0, [r7, #20]
 81050ba:	f7fe fe5d 	bl	8103d78 <vPortFree>
 81050be:	e001      	b.n	81050c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 81050c0:	2300      	movs	r3, #0
 81050c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 81050c4:	69fb      	ldr	r3, [r7, #28]
 81050c6:	2b00      	cmp	r3, #0
 81050c8:	d017      	beq.n	81050fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 81050ca:	69fb      	ldr	r3, [r7, #28]
 81050cc:	2200      	movs	r2, #0
 81050ce:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 81050d2:	88fa      	ldrh	r2, [r7, #6]
 81050d4:	2300      	movs	r3, #0
 81050d6:	9303      	str	r3, [sp, #12]
 81050d8:	69fb      	ldr	r3, [r7, #28]
 81050da:	9302      	str	r3, [sp, #8]
 81050dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81050de:	9301      	str	r3, [sp, #4]
 81050e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81050e2:	9300      	str	r3, [sp, #0]
 81050e4:	683b      	ldr	r3, [r7, #0]
 81050e6:	68b9      	ldr	r1, [r7, #8]
 81050e8:	68f8      	ldr	r0, [r7, #12]
 81050ea:	f000 f80e 	bl	810510a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 81050ee:	69f8      	ldr	r0, [r7, #28]
 81050f0:	f000 f89c 	bl	810522c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 81050f4:	2301      	movs	r3, #1
 81050f6:	61bb      	str	r3, [r7, #24]
 81050f8:	e002      	b.n	8105100 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 81050fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 81050fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8105100:	69bb      	ldr	r3, [r7, #24]
	}
 8105102:	4618      	mov	r0, r3
 8105104:	3720      	adds	r7, #32
 8105106:	46bd      	mov	sp, r7
 8105108:	bd80      	pop	{r7, pc}

0810510a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 810510a:	b580      	push	{r7, lr}
 810510c:	b088      	sub	sp, #32
 810510e:	af00      	add	r7, sp, #0
 8105110:	60f8      	str	r0, [r7, #12]
 8105112:	60b9      	str	r1, [r7, #8]
 8105114:	607a      	str	r2, [r7, #4]
 8105116:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8105118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810511a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 810511c:	687b      	ldr	r3, [r7, #4]
 810511e:	009b      	lsls	r3, r3, #2
 8105120:	461a      	mov	r2, r3
 8105122:	21a5      	movs	r1, #165	@ 0xa5
 8105124:	f001 fa8e 	bl	8106644 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8105128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810512a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 810512c:	687b      	ldr	r3, [r7, #4]
 810512e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8105132:	3b01      	subs	r3, #1
 8105134:	009b      	lsls	r3, r3, #2
 8105136:	4413      	add	r3, r2
 8105138:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 810513a:	69bb      	ldr	r3, [r7, #24]
 810513c:	f023 0307 	bic.w	r3, r3, #7
 8105140:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8105142:	69bb      	ldr	r3, [r7, #24]
 8105144:	f003 0307 	and.w	r3, r3, #7
 8105148:	2b00      	cmp	r3, #0
 810514a:	d00b      	beq.n	8105164 <prvInitialiseNewTask+0x5a>
	__asm volatile
 810514c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105150:	f383 8811 	msr	BASEPRI, r3
 8105154:	f3bf 8f6f 	isb	sy
 8105158:	f3bf 8f4f 	dsb	sy
 810515c:	617b      	str	r3, [r7, #20]
}
 810515e:	bf00      	nop
 8105160:	bf00      	nop
 8105162:	e7fd      	b.n	8105160 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8105164:	68bb      	ldr	r3, [r7, #8]
 8105166:	2b00      	cmp	r3, #0
 8105168:	d01f      	beq.n	81051aa <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810516a:	2300      	movs	r3, #0
 810516c:	61fb      	str	r3, [r7, #28]
 810516e:	e012      	b.n	8105196 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8105170:	68ba      	ldr	r2, [r7, #8]
 8105172:	69fb      	ldr	r3, [r7, #28]
 8105174:	4413      	add	r3, r2
 8105176:	7819      	ldrb	r1, [r3, #0]
 8105178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810517a:	69fb      	ldr	r3, [r7, #28]
 810517c:	4413      	add	r3, r2
 810517e:	3334      	adds	r3, #52	@ 0x34
 8105180:	460a      	mov	r2, r1
 8105182:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8105184:	68ba      	ldr	r2, [r7, #8]
 8105186:	69fb      	ldr	r3, [r7, #28]
 8105188:	4413      	add	r3, r2
 810518a:	781b      	ldrb	r3, [r3, #0]
 810518c:	2b00      	cmp	r3, #0
 810518e:	d006      	beq.n	810519e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8105190:	69fb      	ldr	r3, [r7, #28]
 8105192:	3301      	adds	r3, #1
 8105194:	61fb      	str	r3, [r7, #28]
 8105196:	69fb      	ldr	r3, [r7, #28]
 8105198:	2b0f      	cmp	r3, #15
 810519a:	d9e9      	bls.n	8105170 <prvInitialiseNewTask+0x66>
 810519c:	e000      	b.n	81051a0 <prvInitialiseNewTask+0x96>
			{
				break;
 810519e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 81051a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051a2:	2200      	movs	r2, #0
 81051a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 81051a8:	e003      	b.n	81051b2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 81051aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051ac:	2200      	movs	r2, #0
 81051ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 81051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81051b4:	2b37      	cmp	r3, #55	@ 0x37
 81051b6:	d901      	bls.n	81051bc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 81051b8:	2337      	movs	r3, #55	@ 0x37
 81051ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 81051bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 81051c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 81051c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 81051c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 81051c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051ca:	2200      	movs	r2, #0
 81051cc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 81051ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051d0:	3304      	adds	r3, #4
 81051d2:	4618      	mov	r0, r3
 81051d4:	f7fe ff10 	bl	8103ff8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 81051d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051da:	3318      	adds	r3, #24
 81051dc:	4618      	mov	r0, r3
 81051de:	f7fe ff0b 	bl	8103ff8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 81051e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81051e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81051e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81051ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 81051ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 81051f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81051f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 81051f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81051fa:	2200      	movs	r2, #0
 81051fc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 81051fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105200:	2200      	movs	r2, #0
 8105202:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8105206:	683a      	ldr	r2, [r7, #0]
 8105208:	68f9      	ldr	r1, [r7, #12]
 810520a:	69b8      	ldr	r0, [r7, #24]
 810520c:	f7fe ff88 	bl	8104120 <pxPortInitialiseStack>
 8105210:	4602      	mov	r2, r0
 8105212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105214:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8105216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105218:	2b00      	cmp	r3, #0
 810521a:	d002      	beq.n	8105222 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 810521c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810521e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8105220:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8105222:	bf00      	nop
 8105224:	3720      	adds	r7, #32
 8105226:	46bd      	mov	sp, r7
 8105228:	bd80      	pop	{r7, pc}
	...

0810522c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 810522c:	b580      	push	{r7, lr}
 810522e:	b082      	sub	sp, #8
 8105230:	af00      	add	r7, sp, #0
 8105232:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8105234:	f7ff f8a8 	bl	8104388 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8105238:	4b2d      	ldr	r3, [pc, #180]	@ (81052f0 <prvAddNewTaskToReadyList+0xc4>)
 810523a:	681b      	ldr	r3, [r3, #0]
 810523c:	3301      	adds	r3, #1
 810523e:	4a2c      	ldr	r2, [pc, #176]	@ (81052f0 <prvAddNewTaskToReadyList+0xc4>)
 8105240:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8105242:	4b2c      	ldr	r3, [pc, #176]	@ (81052f4 <prvAddNewTaskToReadyList+0xc8>)
 8105244:	681b      	ldr	r3, [r3, #0]
 8105246:	2b00      	cmp	r3, #0
 8105248:	d109      	bne.n	810525e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810524a:	4a2a      	ldr	r2, [pc, #168]	@ (81052f4 <prvAddNewTaskToReadyList+0xc8>)
 810524c:	687b      	ldr	r3, [r7, #4]
 810524e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8105250:	4b27      	ldr	r3, [pc, #156]	@ (81052f0 <prvAddNewTaskToReadyList+0xc4>)
 8105252:	681b      	ldr	r3, [r3, #0]
 8105254:	2b01      	cmp	r3, #1
 8105256:	d110      	bne.n	810527a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8105258:	f000 fcfa 	bl	8105c50 <prvInitialiseTaskLists>
 810525c:	e00d      	b.n	810527a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 810525e:	4b26      	ldr	r3, [pc, #152]	@ (81052f8 <prvAddNewTaskToReadyList+0xcc>)
 8105260:	681b      	ldr	r3, [r3, #0]
 8105262:	2b00      	cmp	r3, #0
 8105264:	d109      	bne.n	810527a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8105266:	4b23      	ldr	r3, [pc, #140]	@ (81052f4 <prvAddNewTaskToReadyList+0xc8>)
 8105268:	681b      	ldr	r3, [r3, #0]
 810526a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810526c:	687b      	ldr	r3, [r7, #4]
 810526e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105270:	429a      	cmp	r2, r3
 8105272:	d802      	bhi.n	810527a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8105274:	4a1f      	ldr	r2, [pc, #124]	@ (81052f4 <prvAddNewTaskToReadyList+0xc8>)
 8105276:	687b      	ldr	r3, [r7, #4]
 8105278:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810527a:	4b20      	ldr	r3, [pc, #128]	@ (81052fc <prvAddNewTaskToReadyList+0xd0>)
 810527c:	681b      	ldr	r3, [r3, #0]
 810527e:	3301      	adds	r3, #1
 8105280:	4a1e      	ldr	r2, [pc, #120]	@ (81052fc <prvAddNewTaskToReadyList+0xd0>)
 8105282:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8105284:	4b1d      	ldr	r3, [pc, #116]	@ (81052fc <prvAddNewTaskToReadyList+0xd0>)
 8105286:	681a      	ldr	r2, [r3, #0]
 8105288:	687b      	ldr	r3, [r7, #4]
 810528a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 810528c:	687b      	ldr	r3, [r7, #4]
 810528e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105290:	4b1b      	ldr	r3, [pc, #108]	@ (8105300 <prvAddNewTaskToReadyList+0xd4>)
 8105292:	681b      	ldr	r3, [r3, #0]
 8105294:	429a      	cmp	r2, r3
 8105296:	d903      	bls.n	81052a0 <prvAddNewTaskToReadyList+0x74>
 8105298:	687b      	ldr	r3, [r7, #4]
 810529a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810529c:	4a18      	ldr	r2, [pc, #96]	@ (8105300 <prvAddNewTaskToReadyList+0xd4>)
 810529e:	6013      	str	r3, [r2, #0]
 81052a0:	687b      	ldr	r3, [r7, #4]
 81052a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81052a4:	4613      	mov	r3, r2
 81052a6:	009b      	lsls	r3, r3, #2
 81052a8:	4413      	add	r3, r2
 81052aa:	009b      	lsls	r3, r3, #2
 81052ac:	4a15      	ldr	r2, [pc, #84]	@ (8105304 <prvAddNewTaskToReadyList+0xd8>)
 81052ae:	441a      	add	r2, r3
 81052b0:	687b      	ldr	r3, [r7, #4]
 81052b2:	3304      	adds	r3, #4
 81052b4:	4619      	mov	r1, r3
 81052b6:	4610      	mov	r0, r2
 81052b8:	f7fe feab 	bl	8104012 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 81052bc:	f7ff f896 	bl	81043ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 81052c0:	4b0d      	ldr	r3, [pc, #52]	@ (81052f8 <prvAddNewTaskToReadyList+0xcc>)
 81052c2:	681b      	ldr	r3, [r3, #0]
 81052c4:	2b00      	cmp	r3, #0
 81052c6:	d00e      	beq.n	81052e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 81052c8:	4b0a      	ldr	r3, [pc, #40]	@ (81052f4 <prvAddNewTaskToReadyList+0xc8>)
 81052ca:	681b      	ldr	r3, [r3, #0]
 81052cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81052ce:	687b      	ldr	r3, [r7, #4]
 81052d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81052d2:	429a      	cmp	r2, r3
 81052d4:	d207      	bcs.n	81052e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 81052d6:	4b0c      	ldr	r3, [pc, #48]	@ (8105308 <prvAddNewTaskToReadyList+0xdc>)
 81052d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81052dc:	601a      	str	r2, [r3, #0]
 81052de:	f3bf 8f4f 	dsb	sy
 81052e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 81052e6:	bf00      	nop
 81052e8:	3708      	adds	r7, #8
 81052ea:	46bd      	mov	sp, r7
 81052ec:	bd80      	pop	{r7, pc}
 81052ee:	bf00      	nop
 81052f0:	1000490c 	.word	0x1000490c
 81052f4:	10004438 	.word	0x10004438
 81052f8:	10004918 	.word	0x10004918
 81052fc:	10004928 	.word	0x10004928
 8105300:	10004914 	.word	0x10004914
 8105304:	1000443c 	.word	0x1000443c
 8105308:	e000ed04 	.word	0xe000ed04

0810530c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 810530c:	b580      	push	{r7, lr}
 810530e:	b084      	sub	sp, #16
 8105310:	af00      	add	r7, sp, #0
 8105312:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8105314:	f7ff f838 	bl	8104388 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8105318:	687b      	ldr	r3, [r7, #4]
 810531a:	2b00      	cmp	r3, #0
 810531c:	d102      	bne.n	8105324 <vTaskDelete+0x18>
 810531e:	4b2d      	ldr	r3, [pc, #180]	@ (81053d4 <vTaskDelete+0xc8>)
 8105320:	681b      	ldr	r3, [r3, #0]
 8105322:	e000      	b.n	8105326 <vTaskDelete+0x1a>
 8105324:	687b      	ldr	r3, [r7, #4]
 8105326:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8105328:	68fb      	ldr	r3, [r7, #12]
 810532a:	3304      	adds	r3, #4
 810532c:	4618      	mov	r0, r3
 810532e:	f7fe fecd 	bl	81040cc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8105332:	68fb      	ldr	r3, [r7, #12]
 8105334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105336:	2b00      	cmp	r3, #0
 8105338:	d004      	beq.n	8105344 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810533a:	68fb      	ldr	r3, [r7, #12]
 810533c:	3318      	adds	r3, #24
 810533e:	4618      	mov	r0, r3
 8105340:	f7fe fec4 	bl	81040cc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8105344:	4b24      	ldr	r3, [pc, #144]	@ (81053d8 <vTaskDelete+0xcc>)
 8105346:	681b      	ldr	r3, [r3, #0]
 8105348:	3301      	adds	r3, #1
 810534a:	4a23      	ldr	r2, [pc, #140]	@ (81053d8 <vTaskDelete+0xcc>)
 810534c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 810534e:	4b21      	ldr	r3, [pc, #132]	@ (81053d4 <vTaskDelete+0xc8>)
 8105350:	681b      	ldr	r3, [r3, #0]
 8105352:	68fa      	ldr	r2, [r7, #12]
 8105354:	429a      	cmp	r2, r3
 8105356:	d10b      	bne.n	8105370 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8105358:	68fb      	ldr	r3, [r7, #12]
 810535a:	3304      	adds	r3, #4
 810535c:	4619      	mov	r1, r3
 810535e:	481f      	ldr	r0, [pc, #124]	@ (81053dc <vTaskDelete+0xd0>)
 8105360:	f7fe fe57 	bl	8104012 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8105364:	4b1e      	ldr	r3, [pc, #120]	@ (81053e0 <vTaskDelete+0xd4>)
 8105366:	681b      	ldr	r3, [r3, #0]
 8105368:	3301      	adds	r3, #1
 810536a:	4a1d      	ldr	r2, [pc, #116]	@ (81053e0 <vTaskDelete+0xd4>)
 810536c:	6013      	str	r3, [r2, #0]
 810536e:	e009      	b.n	8105384 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8105370:	4b1c      	ldr	r3, [pc, #112]	@ (81053e4 <vTaskDelete+0xd8>)
 8105372:	681b      	ldr	r3, [r3, #0]
 8105374:	3b01      	subs	r3, #1
 8105376:	4a1b      	ldr	r2, [pc, #108]	@ (81053e4 <vTaskDelete+0xd8>)
 8105378:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 810537a:	68f8      	ldr	r0, [r7, #12]
 810537c:	f000 fcd6 	bl	8105d2c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8105380:	f000 fd04 	bl	8105d8c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8105384:	f7ff f832 	bl	81043ec <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8105388:	4b17      	ldr	r3, [pc, #92]	@ (81053e8 <vTaskDelete+0xdc>)
 810538a:	681b      	ldr	r3, [r3, #0]
 810538c:	2b00      	cmp	r3, #0
 810538e:	d01c      	beq.n	81053ca <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8105390:	4b10      	ldr	r3, [pc, #64]	@ (81053d4 <vTaskDelete+0xc8>)
 8105392:	681b      	ldr	r3, [r3, #0]
 8105394:	68fa      	ldr	r2, [r7, #12]
 8105396:	429a      	cmp	r2, r3
 8105398:	d117      	bne.n	81053ca <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 810539a:	4b14      	ldr	r3, [pc, #80]	@ (81053ec <vTaskDelete+0xe0>)
 810539c:	681b      	ldr	r3, [r3, #0]
 810539e:	2b00      	cmp	r3, #0
 81053a0:	d00b      	beq.n	81053ba <vTaskDelete+0xae>
	__asm volatile
 81053a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81053a6:	f383 8811 	msr	BASEPRI, r3
 81053aa:	f3bf 8f6f 	isb	sy
 81053ae:	f3bf 8f4f 	dsb	sy
 81053b2:	60bb      	str	r3, [r7, #8]
}
 81053b4:	bf00      	nop
 81053b6:	bf00      	nop
 81053b8:	e7fd      	b.n	81053b6 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 81053ba:	4b0d      	ldr	r3, [pc, #52]	@ (81053f0 <vTaskDelete+0xe4>)
 81053bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81053c0:	601a      	str	r2, [r3, #0]
 81053c2:	f3bf 8f4f 	dsb	sy
 81053c6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 81053ca:	bf00      	nop
 81053cc:	3710      	adds	r7, #16
 81053ce:	46bd      	mov	sp, r7
 81053d0:	bd80      	pop	{r7, pc}
 81053d2:	bf00      	nop
 81053d4:	10004438 	.word	0x10004438
 81053d8:	10004928 	.word	0x10004928
 81053dc:	100048e0 	.word	0x100048e0
 81053e0:	100048f4 	.word	0x100048f4
 81053e4:	1000490c 	.word	0x1000490c
 81053e8:	10004918 	.word	0x10004918
 81053ec:	10004934 	.word	0x10004934
 81053f0:	e000ed04 	.word	0xe000ed04

081053f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 81053f4:	b580      	push	{r7, lr}
 81053f6:	b084      	sub	sp, #16
 81053f8:	af00      	add	r7, sp, #0
 81053fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 81053fc:	2300      	movs	r3, #0
 81053fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8105400:	687b      	ldr	r3, [r7, #4]
 8105402:	2b00      	cmp	r3, #0
 8105404:	d018      	beq.n	8105438 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8105406:	4b14      	ldr	r3, [pc, #80]	@ (8105458 <vTaskDelay+0x64>)
 8105408:	681b      	ldr	r3, [r3, #0]
 810540a:	2b00      	cmp	r3, #0
 810540c:	d00b      	beq.n	8105426 <vTaskDelay+0x32>
	__asm volatile
 810540e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105412:	f383 8811 	msr	BASEPRI, r3
 8105416:	f3bf 8f6f 	isb	sy
 810541a:	f3bf 8f4f 	dsb	sy
 810541e:	60bb      	str	r3, [r7, #8]
}
 8105420:	bf00      	nop
 8105422:	bf00      	nop
 8105424:	e7fd      	b.n	8105422 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8105426:	f000 f8eb 	bl	8105600 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 810542a:	2100      	movs	r1, #0
 810542c:	6878      	ldr	r0, [r7, #4]
 810542e:	f000 fd5b 	bl	8105ee8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8105432:	f000 f8f3 	bl	810561c <xTaskResumeAll>
 8105436:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8105438:	68fb      	ldr	r3, [r7, #12]
 810543a:	2b00      	cmp	r3, #0
 810543c:	d107      	bne.n	810544e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 810543e:	4b07      	ldr	r3, [pc, #28]	@ (810545c <vTaskDelay+0x68>)
 8105440:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8105444:	601a      	str	r2, [r3, #0]
 8105446:	f3bf 8f4f 	dsb	sy
 810544a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810544e:	bf00      	nop
 8105450:	3710      	adds	r7, #16
 8105452:	46bd      	mov	sp, r7
 8105454:	bd80      	pop	{r7, pc}
 8105456:	bf00      	nop
 8105458:	10004934 	.word	0x10004934
 810545c:	e000ed04 	.word	0xe000ed04

08105460 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8105460:	b580      	push	{r7, lr}
 8105462:	b088      	sub	sp, #32
 8105464:	af00      	add	r7, sp, #0
 8105466:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8105468:	687b      	ldr	r3, [r7, #4]
 810546a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 810546c:	69bb      	ldr	r3, [r7, #24]
 810546e:	2b00      	cmp	r3, #0
 8105470:	d10b      	bne.n	810548a <eTaskGetState+0x2a>
	__asm volatile
 8105472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105476:	f383 8811 	msr	BASEPRI, r3
 810547a:	f3bf 8f6f 	isb	sy
 810547e:	f3bf 8f4f 	dsb	sy
 8105482:	60bb      	str	r3, [r7, #8]
}
 8105484:	bf00      	nop
 8105486:	bf00      	nop
 8105488:	e7fd      	b.n	8105486 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 810548a:	4b24      	ldr	r3, [pc, #144]	@ (810551c <eTaskGetState+0xbc>)
 810548c:	681b      	ldr	r3, [r3, #0]
 810548e:	69ba      	ldr	r2, [r7, #24]
 8105490:	429a      	cmp	r2, r3
 8105492:	d102      	bne.n	810549a <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8105494:	2300      	movs	r3, #0
 8105496:	77fb      	strb	r3, [r7, #31]
 8105498:	e03a      	b.n	8105510 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 810549a:	f7fe ff75 	bl	8104388 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 810549e:	69bb      	ldr	r3, [r7, #24]
 81054a0:	695b      	ldr	r3, [r3, #20]
 81054a2:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 81054a4:	4b1e      	ldr	r3, [pc, #120]	@ (8105520 <eTaskGetState+0xc0>)
 81054a6:	681b      	ldr	r3, [r3, #0]
 81054a8:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 81054aa:	4b1e      	ldr	r3, [pc, #120]	@ (8105524 <eTaskGetState+0xc4>)
 81054ac:	681b      	ldr	r3, [r3, #0]
 81054ae:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 81054b0:	f7fe ff9c 	bl	81043ec <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 81054b4:	697a      	ldr	r2, [r7, #20]
 81054b6:	693b      	ldr	r3, [r7, #16]
 81054b8:	429a      	cmp	r2, r3
 81054ba:	d003      	beq.n	81054c4 <eTaskGetState+0x64>
 81054bc:	697a      	ldr	r2, [r7, #20]
 81054be:	68fb      	ldr	r3, [r7, #12]
 81054c0:	429a      	cmp	r2, r3
 81054c2:	d102      	bne.n	81054ca <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 81054c4:	2302      	movs	r3, #2
 81054c6:	77fb      	strb	r3, [r7, #31]
 81054c8:	e022      	b.n	8105510 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 81054ca:	697b      	ldr	r3, [r7, #20]
 81054cc:	4a16      	ldr	r2, [pc, #88]	@ (8105528 <eTaskGetState+0xc8>)
 81054ce:	4293      	cmp	r3, r2
 81054d0:	d112      	bne.n	81054f8 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 81054d2:	69bb      	ldr	r3, [r7, #24]
 81054d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81054d6:	2b00      	cmp	r3, #0
 81054d8:	d10b      	bne.n	81054f2 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 81054da:	69bb      	ldr	r3, [r7, #24]
 81054dc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 81054e0:	b2db      	uxtb	r3, r3
 81054e2:	2b01      	cmp	r3, #1
 81054e4:	d102      	bne.n	81054ec <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 81054e6:	2302      	movs	r3, #2
 81054e8:	77fb      	strb	r3, [r7, #31]
 81054ea:	e011      	b.n	8105510 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 81054ec:	2303      	movs	r3, #3
 81054ee:	77fb      	strb	r3, [r7, #31]
 81054f0:	e00e      	b.n	8105510 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 81054f2:	2302      	movs	r3, #2
 81054f4:	77fb      	strb	r3, [r7, #31]
 81054f6:	e00b      	b.n	8105510 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 81054f8:	697b      	ldr	r3, [r7, #20]
 81054fa:	4a0c      	ldr	r2, [pc, #48]	@ (810552c <eTaskGetState+0xcc>)
 81054fc:	4293      	cmp	r3, r2
 81054fe:	d002      	beq.n	8105506 <eTaskGetState+0xa6>
 8105500:	697b      	ldr	r3, [r7, #20]
 8105502:	2b00      	cmp	r3, #0
 8105504:	d102      	bne.n	810550c <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8105506:	2304      	movs	r3, #4
 8105508:	77fb      	strb	r3, [r7, #31]
 810550a:	e001      	b.n	8105510 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 810550c:	2301      	movs	r3, #1
 810550e:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8105510:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8105512:	4618      	mov	r0, r3
 8105514:	3720      	adds	r7, #32
 8105516:	46bd      	mov	sp, r7
 8105518:	bd80      	pop	{r7, pc}
 810551a:	bf00      	nop
 810551c:	10004438 	.word	0x10004438
 8105520:	100048c4 	.word	0x100048c4
 8105524:	100048c8 	.word	0x100048c8
 8105528:	100048f8 	.word	0x100048f8
 810552c:	100048e0 	.word	0x100048e0

08105530 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8105530:	b580      	push	{r7, lr}
 8105532:	b08a      	sub	sp, #40	@ 0x28
 8105534:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8105536:	2300      	movs	r3, #0
 8105538:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 810553a:	2300      	movs	r3, #0
 810553c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 810553e:	463a      	mov	r2, r7
 8105540:	1d39      	adds	r1, r7, #4
 8105542:	f107 0308 	add.w	r3, r7, #8
 8105546:	4618      	mov	r0, r3
 8105548:	f7fe fb14 	bl	8103b74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 810554c:	6839      	ldr	r1, [r7, #0]
 810554e:	687b      	ldr	r3, [r7, #4]
 8105550:	68ba      	ldr	r2, [r7, #8]
 8105552:	9202      	str	r2, [sp, #8]
 8105554:	9301      	str	r3, [sp, #4]
 8105556:	2300      	movs	r3, #0
 8105558:	9300      	str	r3, [sp, #0]
 810555a:	2300      	movs	r3, #0
 810555c:	460a      	mov	r2, r1
 810555e:	4922      	ldr	r1, [pc, #136]	@ (81055e8 <vTaskStartScheduler+0xb8>)
 8105560:	4822      	ldr	r0, [pc, #136]	@ (81055ec <vTaskStartScheduler+0xbc>)
 8105562:	f7ff fd2d 	bl	8104fc0 <xTaskCreateStatic>
 8105566:	4603      	mov	r3, r0
 8105568:	4a21      	ldr	r2, [pc, #132]	@ (81055f0 <vTaskStartScheduler+0xc0>)
 810556a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 810556c:	4b20      	ldr	r3, [pc, #128]	@ (81055f0 <vTaskStartScheduler+0xc0>)
 810556e:	681b      	ldr	r3, [r3, #0]
 8105570:	2b00      	cmp	r3, #0
 8105572:	d002      	beq.n	810557a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8105574:	2301      	movs	r3, #1
 8105576:	617b      	str	r3, [r7, #20]
 8105578:	e001      	b.n	810557e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 810557a:	2300      	movs	r3, #0
 810557c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 810557e:	697b      	ldr	r3, [r7, #20]
 8105580:	2b01      	cmp	r3, #1
 8105582:	d102      	bne.n	810558a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8105584:	f000 fd04 	bl	8105f90 <xTimerCreateTimerTask>
 8105588:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 810558a:	697b      	ldr	r3, [r7, #20]
 810558c:	2b01      	cmp	r3, #1
 810558e:	d116      	bne.n	81055be <vTaskStartScheduler+0x8e>
	__asm volatile
 8105590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105594:	f383 8811 	msr	BASEPRI, r3
 8105598:	f3bf 8f6f 	isb	sy
 810559c:	f3bf 8f4f 	dsb	sy
 81055a0:	613b      	str	r3, [r7, #16]
}
 81055a2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 81055a4:	4b13      	ldr	r3, [pc, #76]	@ (81055f4 <vTaskStartScheduler+0xc4>)
 81055a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 81055aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 81055ac:	4b12      	ldr	r3, [pc, #72]	@ (81055f8 <vTaskStartScheduler+0xc8>)
 81055ae:	2201      	movs	r2, #1
 81055b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 81055b2:	4b12      	ldr	r3, [pc, #72]	@ (81055fc <vTaskStartScheduler+0xcc>)
 81055b4:	2200      	movs	r2, #0
 81055b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 81055b8:	f7fe fe42 	bl	8104240 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 81055bc:	e00f      	b.n	81055de <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 81055be:	697b      	ldr	r3, [r7, #20]
 81055c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 81055c4:	d10b      	bne.n	81055de <vTaskStartScheduler+0xae>
	__asm volatile
 81055c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81055ca:	f383 8811 	msr	BASEPRI, r3
 81055ce:	f3bf 8f6f 	isb	sy
 81055d2:	f3bf 8f4f 	dsb	sy
 81055d6:	60fb      	str	r3, [r7, #12]
}
 81055d8:	bf00      	nop
 81055da:	bf00      	nop
 81055dc:	e7fd      	b.n	81055da <vTaskStartScheduler+0xaa>
}
 81055de:	bf00      	nop
 81055e0:	3718      	adds	r7, #24
 81055e2:	46bd      	mov	sp, r7
 81055e4:	bd80      	pop	{r7, pc}
 81055e6:	bf00      	nop
 81055e8:	081066dc 	.word	0x081066dc
 81055ec:	08105c21 	.word	0x08105c21
 81055f0:	10004930 	.word	0x10004930
 81055f4:	1000492c 	.word	0x1000492c
 81055f8:	10004918 	.word	0x10004918
 81055fc:	10004910 	.word	0x10004910

08105600 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8105600:	b480      	push	{r7}
 8105602:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8105604:	4b04      	ldr	r3, [pc, #16]	@ (8105618 <vTaskSuspendAll+0x18>)
 8105606:	681b      	ldr	r3, [r3, #0]
 8105608:	3301      	adds	r3, #1
 810560a:	4a03      	ldr	r2, [pc, #12]	@ (8105618 <vTaskSuspendAll+0x18>)
 810560c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 810560e:	bf00      	nop
 8105610:	46bd      	mov	sp, r7
 8105612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105616:	4770      	bx	lr
 8105618:	10004934 	.word	0x10004934

0810561c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 810561c:	b580      	push	{r7, lr}
 810561e:	b084      	sub	sp, #16
 8105620:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8105622:	2300      	movs	r3, #0
 8105624:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8105626:	2300      	movs	r3, #0
 8105628:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 810562a:	4b42      	ldr	r3, [pc, #264]	@ (8105734 <xTaskResumeAll+0x118>)
 810562c:	681b      	ldr	r3, [r3, #0]
 810562e:	2b00      	cmp	r3, #0
 8105630:	d10b      	bne.n	810564a <xTaskResumeAll+0x2e>
	__asm volatile
 8105632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105636:	f383 8811 	msr	BASEPRI, r3
 810563a:	f3bf 8f6f 	isb	sy
 810563e:	f3bf 8f4f 	dsb	sy
 8105642:	603b      	str	r3, [r7, #0]
}
 8105644:	bf00      	nop
 8105646:	bf00      	nop
 8105648:	e7fd      	b.n	8105646 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 810564a:	f7fe fe9d 	bl	8104388 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 810564e:	4b39      	ldr	r3, [pc, #228]	@ (8105734 <xTaskResumeAll+0x118>)
 8105650:	681b      	ldr	r3, [r3, #0]
 8105652:	3b01      	subs	r3, #1
 8105654:	4a37      	ldr	r2, [pc, #220]	@ (8105734 <xTaskResumeAll+0x118>)
 8105656:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8105658:	4b36      	ldr	r3, [pc, #216]	@ (8105734 <xTaskResumeAll+0x118>)
 810565a:	681b      	ldr	r3, [r3, #0]
 810565c:	2b00      	cmp	r3, #0
 810565e:	d162      	bne.n	8105726 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8105660:	4b35      	ldr	r3, [pc, #212]	@ (8105738 <xTaskResumeAll+0x11c>)
 8105662:	681b      	ldr	r3, [r3, #0]
 8105664:	2b00      	cmp	r3, #0
 8105666:	d05e      	beq.n	8105726 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8105668:	e02f      	b.n	81056ca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810566a:	4b34      	ldr	r3, [pc, #208]	@ (810573c <xTaskResumeAll+0x120>)
 810566c:	68db      	ldr	r3, [r3, #12]
 810566e:	68db      	ldr	r3, [r3, #12]
 8105670:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8105672:	68fb      	ldr	r3, [r7, #12]
 8105674:	3318      	adds	r3, #24
 8105676:	4618      	mov	r0, r3
 8105678:	f7fe fd28 	bl	81040cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810567c:	68fb      	ldr	r3, [r7, #12]
 810567e:	3304      	adds	r3, #4
 8105680:	4618      	mov	r0, r3
 8105682:	f7fe fd23 	bl	81040cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8105686:	68fb      	ldr	r3, [r7, #12]
 8105688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810568a:	4b2d      	ldr	r3, [pc, #180]	@ (8105740 <xTaskResumeAll+0x124>)
 810568c:	681b      	ldr	r3, [r3, #0]
 810568e:	429a      	cmp	r2, r3
 8105690:	d903      	bls.n	810569a <xTaskResumeAll+0x7e>
 8105692:	68fb      	ldr	r3, [r7, #12]
 8105694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105696:	4a2a      	ldr	r2, [pc, #168]	@ (8105740 <xTaskResumeAll+0x124>)
 8105698:	6013      	str	r3, [r2, #0]
 810569a:	68fb      	ldr	r3, [r7, #12]
 810569c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810569e:	4613      	mov	r3, r2
 81056a0:	009b      	lsls	r3, r3, #2
 81056a2:	4413      	add	r3, r2
 81056a4:	009b      	lsls	r3, r3, #2
 81056a6:	4a27      	ldr	r2, [pc, #156]	@ (8105744 <xTaskResumeAll+0x128>)
 81056a8:	441a      	add	r2, r3
 81056aa:	68fb      	ldr	r3, [r7, #12]
 81056ac:	3304      	adds	r3, #4
 81056ae:	4619      	mov	r1, r3
 81056b0:	4610      	mov	r0, r2
 81056b2:	f7fe fcae 	bl	8104012 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81056b6:	68fb      	ldr	r3, [r7, #12]
 81056b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81056ba:	4b23      	ldr	r3, [pc, #140]	@ (8105748 <xTaskResumeAll+0x12c>)
 81056bc:	681b      	ldr	r3, [r3, #0]
 81056be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056c0:	429a      	cmp	r2, r3
 81056c2:	d302      	bcc.n	81056ca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 81056c4:	4b21      	ldr	r3, [pc, #132]	@ (810574c <xTaskResumeAll+0x130>)
 81056c6:	2201      	movs	r2, #1
 81056c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 81056ca:	4b1c      	ldr	r3, [pc, #112]	@ (810573c <xTaskResumeAll+0x120>)
 81056cc:	681b      	ldr	r3, [r3, #0]
 81056ce:	2b00      	cmp	r3, #0
 81056d0:	d1cb      	bne.n	810566a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 81056d2:	68fb      	ldr	r3, [r7, #12]
 81056d4:	2b00      	cmp	r3, #0
 81056d6:	d001      	beq.n	81056dc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 81056d8:	f000 fb58 	bl	8105d8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 81056dc:	4b1c      	ldr	r3, [pc, #112]	@ (8105750 <xTaskResumeAll+0x134>)
 81056de:	681b      	ldr	r3, [r3, #0]
 81056e0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 81056e2:	687b      	ldr	r3, [r7, #4]
 81056e4:	2b00      	cmp	r3, #0
 81056e6:	d010      	beq.n	810570a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 81056e8:	f000 f846 	bl	8105778 <xTaskIncrementTick>
 81056ec:	4603      	mov	r3, r0
 81056ee:	2b00      	cmp	r3, #0
 81056f0:	d002      	beq.n	81056f8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 81056f2:	4b16      	ldr	r3, [pc, #88]	@ (810574c <xTaskResumeAll+0x130>)
 81056f4:	2201      	movs	r2, #1
 81056f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 81056f8:	687b      	ldr	r3, [r7, #4]
 81056fa:	3b01      	subs	r3, #1
 81056fc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 81056fe:	687b      	ldr	r3, [r7, #4]
 8105700:	2b00      	cmp	r3, #0
 8105702:	d1f1      	bne.n	81056e8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8105704:	4b12      	ldr	r3, [pc, #72]	@ (8105750 <xTaskResumeAll+0x134>)
 8105706:	2200      	movs	r2, #0
 8105708:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 810570a:	4b10      	ldr	r3, [pc, #64]	@ (810574c <xTaskResumeAll+0x130>)
 810570c:	681b      	ldr	r3, [r3, #0]
 810570e:	2b00      	cmp	r3, #0
 8105710:	d009      	beq.n	8105726 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8105712:	2301      	movs	r3, #1
 8105714:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8105716:	4b0f      	ldr	r3, [pc, #60]	@ (8105754 <xTaskResumeAll+0x138>)
 8105718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810571c:	601a      	str	r2, [r3, #0]
 810571e:	f3bf 8f4f 	dsb	sy
 8105722:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8105726:	f7fe fe61 	bl	81043ec <vPortExitCritical>

	return xAlreadyYielded;
 810572a:	68bb      	ldr	r3, [r7, #8]
}
 810572c:	4618      	mov	r0, r3
 810572e:	3710      	adds	r7, #16
 8105730:	46bd      	mov	sp, r7
 8105732:	bd80      	pop	{r7, pc}
 8105734:	10004934 	.word	0x10004934
 8105738:	1000490c 	.word	0x1000490c
 810573c:	100048cc 	.word	0x100048cc
 8105740:	10004914 	.word	0x10004914
 8105744:	1000443c 	.word	0x1000443c
 8105748:	10004438 	.word	0x10004438
 810574c:	10004920 	.word	0x10004920
 8105750:	1000491c 	.word	0x1000491c
 8105754:	e000ed04 	.word	0xe000ed04

08105758 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8105758:	b480      	push	{r7}
 810575a:	b083      	sub	sp, #12
 810575c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 810575e:	4b05      	ldr	r3, [pc, #20]	@ (8105774 <xTaskGetTickCount+0x1c>)
 8105760:	681b      	ldr	r3, [r3, #0]
 8105762:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8105764:	687b      	ldr	r3, [r7, #4]
}
 8105766:	4618      	mov	r0, r3
 8105768:	370c      	adds	r7, #12
 810576a:	46bd      	mov	sp, r7
 810576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105770:	4770      	bx	lr
 8105772:	bf00      	nop
 8105774:	10004910 	.word	0x10004910

08105778 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8105778:	b580      	push	{r7, lr}
 810577a:	b086      	sub	sp, #24
 810577c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 810577e:	2300      	movs	r3, #0
 8105780:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8105782:	4b4f      	ldr	r3, [pc, #316]	@ (81058c0 <xTaskIncrementTick+0x148>)
 8105784:	681b      	ldr	r3, [r3, #0]
 8105786:	2b00      	cmp	r3, #0
 8105788:	f040 8090 	bne.w	81058ac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 810578c:	4b4d      	ldr	r3, [pc, #308]	@ (81058c4 <xTaskIncrementTick+0x14c>)
 810578e:	681b      	ldr	r3, [r3, #0]
 8105790:	3301      	adds	r3, #1
 8105792:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8105794:	4a4b      	ldr	r2, [pc, #300]	@ (81058c4 <xTaskIncrementTick+0x14c>)
 8105796:	693b      	ldr	r3, [r7, #16]
 8105798:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 810579a:	693b      	ldr	r3, [r7, #16]
 810579c:	2b00      	cmp	r3, #0
 810579e:	d121      	bne.n	81057e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 81057a0:	4b49      	ldr	r3, [pc, #292]	@ (81058c8 <xTaskIncrementTick+0x150>)
 81057a2:	681b      	ldr	r3, [r3, #0]
 81057a4:	681b      	ldr	r3, [r3, #0]
 81057a6:	2b00      	cmp	r3, #0
 81057a8:	d00b      	beq.n	81057c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 81057aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81057ae:	f383 8811 	msr	BASEPRI, r3
 81057b2:	f3bf 8f6f 	isb	sy
 81057b6:	f3bf 8f4f 	dsb	sy
 81057ba:	603b      	str	r3, [r7, #0]
}
 81057bc:	bf00      	nop
 81057be:	bf00      	nop
 81057c0:	e7fd      	b.n	81057be <xTaskIncrementTick+0x46>
 81057c2:	4b41      	ldr	r3, [pc, #260]	@ (81058c8 <xTaskIncrementTick+0x150>)
 81057c4:	681b      	ldr	r3, [r3, #0]
 81057c6:	60fb      	str	r3, [r7, #12]
 81057c8:	4b40      	ldr	r3, [pc, #256]	@ (81058cc <xTaskIncrementTick+0x154>)
 81057ca:	681b      	ldr	r3, [r3, #0]
 81057cc:	4a3e      	ldr	r2, [pc, #248]	@ (81058c8 <xTaskIncrementTick+0x150>)
 81057ce:	6013      	str	r3, [r2, #0]
 81057d0:	4a3e      	ldr	r2, [pc, #248]	@ (81058cc <xTaskIncrementTick+0x154>)
 81057d2:	68fb      	ldr	r3, [r7, #12]
 81057d4:	6013      	str	r3, [r2, #0]
 81057d6:	4b3e      	ldr	r3, [pc, #248]	@ (81058d0 <xTaskIncrementTick+0x158>)
 81057d8:	681b      	ldr	r3, [r3, #0]
 81057da:	3301      	adds	r3, #1
 81057dc:	4a3c      	ldr	r2, [pc, #240]	@ (81058d0 <xTaskIncrementTick+0x158>)
 81057de:	6013      	str	r3, [r2, #0]
 81057e0:	f000 fad4 	bl	8105d8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 81057e4:	4b3b      	ldr	r3, [pc, #236]	@ (81058d4 <xTaskIncrementTick+0x15c>)
 81057e6:	681b      	ldr	r3, [r3, #0]
 81057e8:	693a      	ldr	r2, [r7, #16]
 81057ea:	429a      	cmp	r2, r3
 81057ec:	d349      	bcc.n	8105882 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81057ee:	4b36      	ldr	r3, [pc, #216]	@ (81058c8 <xTaskIncrementTick+0x150>)
 81057f0:	681b      	ldr	r3, [r3, #0]
 81057f2:	681b      	ldr	r3, [r3, #0]
 81057f4:	2b00      	cmp	r3, #0
 81057f6:	d104      	bne.n	8105802 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81057f8:	4b36      	ldr	r3, [pc, #216]	@ (81058d4 <xTaskIncrementTick+0x15c>)
 81057fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 81057fe:	601a      	str	r2, [r3, #0]
					break;
 8105800:	e03f      	b.n	8105882 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105802:	4b31      	ldr	r3, [pc, #196]	@ (81058c8 <xTaskIncrementTick+0x150>)
 8105804:	681b      	ldr	r3, [r3, #0]
 8105806:	68db      	ldr	r3, [r3, #12]
 8105808:	68db      	ldr	r3, [r3, #12]
 810580a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 810580c:	68bb      	ldr	r3, [r7, #8]
 810580e:	685b      	ldr	r3, [r3, #4]
 8105810:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8105812:	693a      	ldr	r2, [r7, #16]
 8105814:	687b      	ldr	r3, [r7, #4]
 8105816:	429a      	cmp	r2, r3
 8105818:	d203      	bcs.n	8105822 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 810581a:	4a2e      	ldr	r2, [pc, #184]	@ (81058d4 <xTaskIncrementTick+0x15c>)
 810581c:	687b      	ldr	r3, [r7, #4]
 810581e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8105820:	e02f      	b.n	8105882 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8105822:	68bb      	ldr	r3, [r7, #8]
 8105824:	3304      	adds	r3, #4
 8105826:	4618      	mov	r0, r3
 8105828:	f7fe fc50 	bl	81040cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 810582c:	68bb      	ldr	r3, [r7, #8]
 810582e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105830:	2b00      	cmp	r3, #0
 8105832:	d004      	beq.n	810583e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8105834:	68bb      	ldr	r3, [r7, #8]
 8105836:	3318      	adds	r3, #24
 8105838:	4618      	mov	r0, r3
 810583a:	f7fe fc47 	bl	81040cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 810583e:	68bb      	ldr	r3, [r7, #8]
 8105840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105842:	4b25      	ldr	r3, [pc, #148]	@ (81058d8 <xTaskIncrementTick+0x160>)
 8105844:	681b      	ldr	r3, [r3, #0]
 8105846:	429a      	cmp	r2, r3
 8105848:	d903      	bls.n	8105852 <xTaskIncrementTick+0xda>
 810584a:	68bb      	ldr	r3, [r7, #8]
 810584c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810584e:	4a22      	ldr	r2, [pc, #136]	@ (81058d8 <xTaskIncrementTick+0x160>)
 8105850:	6013      	str	r3, [r2, #0]
 8105852:	68bb      	ldr	r3, [r7, #8]
 8105854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105856:	4613      	mov	r3, r2
 8105858:	009b      	lsls	r3, r3, #2
 810585a:	4413      	add	r3, r2
 810585c:	009b      	lsls	r3, r3, #2
 810585e:	4a1f      	ldr	r2, [pc, #124]	@ (81058dc <xTaskIncrementTick+0x164>)
 8105860:	441a      	add	r2, r3
 8105862:	68bb      	ldr	r3, [r7, #8]
 8105864:	3304      	adds	r3, #4
 8105866:	4619      	mov	r1, r3
 8105868:	4610      	mov	r0, r2
 810586a:	f7fe fbd2 	bl	8104012 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810586e:	68bb      	ldr	r3, [r7, #8]
 8105870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105872:	4b1b      	ldr	r3, [pc, #108]	@ (81058e0 <xTaskIncrementTick+0x168>)
 8105874:	681b      	ldr	r3, [r3, #0]
 8105876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105878:	429a      	cmp	r2, r3
 810587a:	d3b8      	bcc.n	81057ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 810587c:	2301      	movs	r3, #1
 810587e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8105880:	e7b5      	b.n	81057ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8105882:	4b17      	ldr	r3, [pc, #92]	@ (81058e0 <xTaskIncrementTick+0x168>)
 8105884:	681b      	ldr	r3, [r3, #0]
 8105886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105888:	4914      	ldr	r1, [pc, #80]	@ (81058dc <xTaskIncrementTick+0x164>)
 810588a:	4613      	mov	r3, r2
 810588c:	009b      	lsls	r3, r3, #2
 810588e:	4413      	add	r3, r2
 8105890:	009b      	lsls	r3, r3, #2
 8105892:	440b      	add	r3, r1
 8105894:	681b      	ldr	r3, [r3, #0]
 8105896:	2b01      	cmp	r3, #1
 8105898:	d901      	bls.n	810589e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 810589a:	2301      	movs	r3, #1
 810589c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 810589e:	4b11      	ldr	r3, [pc, #68]	@ (81058e4 <xTaskIncrementTick+0x16c>)
 81058a0:	681b      	ldr	r3, [r3, #0]
 81058a2:	2b00      	cmp	r3, #0
 81058a4:	d007      	beq.n	81058b6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 81058a6:	2301      	movs	r3, #1
 81058a8:	617b      	str	r3, [r7, #20]
 81058aa:	e004      	b.n	81058b6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 81058ac:	4b0e      	ldr	r3, [pc, #56]	@ (81058e8 <xTaskIncrementTick+0x170>)
 81058ae:	681b      	ldr	r3, [r3, #0]
 81058b0:	3301      	adds	r3, #1
 81058b2:	4a0d      	ldr	r2, [pc, #52]	@ (81058e8 <xTaskIncrementTick+0x170>)
 81058b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 81058b6:	697b      	ldr	r3, [r7, #20]
}
 81058b8:	4618      	mov	r0, r3
 81058ba:	3718      	adds	r7, #24
 81058bc:	46bd      	mov	sp, r7
 81058be:	bd80      	pop	{r7, pc}
 81058c0:	10004934 	.word	0x10004934
 81058c4:	10004910 	.word	0x10004910
 81058c8:	100048c4 	.word	0x100048c4
 81058cc:	100048c8 	.word	0x100048c8
 81058d0:	10004924 	.word	0x10004924
 81058d4:	1000492c 	.word	0x1000492c
 81058d8:	10004914 	.word	0x10004914
 81058dc:	1000443c 	.word	0x1000443c
 81058e0:	10004438 	.word	0x10004438
 81058e4:	10004920 	.word	0x10004920
 81058e8:	1000491c 	.word	0x1000491c

081058ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 81058ec:	b480      	push	{r7}
 81058ee:	b085      	sub	sp, #20
 81058f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 81058f2:	4b28      	ldr	r3, [pc, #160]	@ (8105994 <vTaskSwitchContext+0xa8>)
 81058f4:	681b      	ldr	r3, [r3, #0]
 81058f6:	2b00      	cmp	r3, #0
 81058f8:	d003      	beq.n	8105902 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 81058fa:	4b27      	ldr	r3, [pc, #156]	@ (8105998 <vTaskSwitchContext+0xac>)
 81058fc:	2201      	movs	r2, #1
 81058fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8105900:	e042      	b.n	8105988 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8105902:	4b25      	ldr	r3, [pc, #148]	@ (8105998 <vTaskSwitchContext+0xac>)
 8105904:	2200      	movs	r2, #0
 8105906:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105908:	4b24      	ldr	r3, [pc, #144]	@ (810599c <vTaskSwitchContext+0xb0>)
 810590a:	681b      	ldr	r3, [r3, #0]
 810590c:	60fb      	str	r3, [r7, #12]
 810590e:	e011      	b.n	8105934 <vTaskSwitchContext+0x48>
 8105910:	68fb      	ldr	r3, [r7, #12]
 8105912:	2b00      	cmp	r3, #0
 8105914:	d10b      	bne.n	810592e <vTaskSwitchContext+0x42>
	__asm volatile
 8105916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810591a:	f383 8811 	msr	BASEPRI, r3
 810591e:	f3bf 8f6f 	isb	sy
 8105922:	f3bf 8f4f 	dsb	sy
 8105926:	607b      	str	r3, [r7, #4]
}
 8105928:	bf00      	nop
 810592a:	bf00      	nop
 810592c:	e7fd      	b.n	810592a <vTaskSwitchContext+0x3e>
 810592e:	68fb      	ldr	r3, [r7, #12]
 8105930:	3b01      	subs	r3, #1
 8105932:	60fb      	str	r3, [r7, #12]
 8105934:	491a      	ldr	r1, [pc, #104]	@ (81059a0 <vTaskSwitchContext+0xb4>)
 8105936:	68fa      	ldr	r2, [r7, #12]
 8105938:	4613      	mov	r3, r2
 810593a:	009b      	lsls	r3, r3, #2
 810593c:	4413      	add	r3, r2
 810593e:	009b      	lsls	r3, r3, #2
 8105940:	440b      	add	r3, r1
 8105942:	681b      	ldr	r3, [r3, #0]
 8105944:	2b00      	cmp	r3, #0
 8105946:	d0e3      	beq.n	8105910 <vTaskSwitchContext+0x24>
 8105948:	68fa      	ldr	r2, [r7, #12]
 810594a:	4613      	mov	r3, r2
 810594c:	009b      	lsls	r3, r3, #2
 810594e:	4413      	add	r3, r2
 8105950:	009b      	lsls	r3, r3, #2
 8105952:	4a13      	ldr	r2, [pc, #76]	@ (81059a0 <vTaskSwitchContext+0xb4>)
 8105954:	4413      	add	r3, r2
 8105956:	60bb      	str	r3, [r7, #8]
 8105958:	68bb      	ldr	r3, [r7, #8]
 810595a:	685b      	ldr	r3, [r3, #4]
 810595c:	685a      	ldr	r2, [r3, #4]
 810595e:	68bb      	ldr	r3, [r7, #8]
 8105960:	605a      	str	r2, [r3, #4]
 8105962:	68bb      	ldr	r3, [r7, #8]
 8105964:	685a      	ldr	r2, [r3, #4]
 8105966:	68bb      	ldr	r3, [r7, #8]
 8105968:	3308      	adds	r3, #8
 810596a:	429a      	cmp	r2, r3
 810596c:	d104      	bne.n	8105978 <vTaskSwitchContext+0x8c>
 810596e:	68bb      	ldr	r3, [r7, #8]
 8105970:	685b      	ldr	r3, [r3, #4]
 8105972:	685a      	ldr	r2, [r3, #4]
 8105974:	68bb      	ldr	r3, [r7, #8]
 8105976:	605a      	str	r2, [r3, #4]
 8105978:	68bb      	ldr	r3, [r7, #8]
 810597a:	685b      	ldr	r3, [r3, #4]
 810597c:	68db      	ldr	r3, [r3, #12]
 810597e:	4a09      	ldr	r2, [pc, #36]	@ (81059a4 <vTaskSwitchContext+0xb8>)
 8105980:	6013      	str	r3, [r2, #0]
 8105982:	4a06      	ldr	r2, [pc, #24]	@ (810599c <vTaskSwitchContext+0xb0>)
 8105984:	68fb      	ldr	r3, [r7, #12]
 8105986:	6013      	str	r3, [r2, #0]
}
 8105988:	bf00      	nop
 810598a:	3714      	adds	r7, #20
 810598c:	46bd      	mov	sp, r7
 810598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105992:	4770      	bx	lr
 8105994:	10004934 	.word	0x10004934
 8105998:	10004920 	.word	0x10004920
 810599c:	10004914 	.word	0x10004914
 81059a0:	1000443c 	.word	0x1000443c
 81059a4:	10004438 	.word	0x10004438

081059a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 81059a8:	b580      	push	{r7, lr}
 81059aa:	b084      	sub	sp, #16
 81059ac:	af00      	add	r7, sp, #0
 81059ae:	6078      	str	r0, [r7, #4]
 81059b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 81059b2:	687b      	ldr	r3, [r7, #4]
 81059b4:	2b00      	cmp	r3, #0
 81059b6:	d10b      	bne.n	81059d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 81059b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81059bc:	f383 8811 	msr	BASEPRI, r3
 81059c0:	f3bf 8f6f 	isb	sy
 81059c4:	f3bf 8f4f 	dsb	sy
 81059c8:	60fb      	str	r3, [r7, #12]
}
 81059ca:	bf00      	nop
 81059cc:	bf00      	nop
 81059ce:	e7fd      	b.n	81059cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 81059d0:	4b07      	ldr	r3, [pc, #28]	@ (81059f0 <vTaskPlaceOnEventList+0x48>)
 81059d2:	681b      	ldr	r3, [r3, #0]
 81059d4:	3318      	adds	r3, #24
 81059d6:	4619      	mov	r1, r3
 81059d8:	6878      	ldr	r0, [r7, #4]
 81059da:	f7fe fb3e 	bl	810405a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 81059de:	2101      	movs	r1, #1
 81059e0:	6838      	ldr	r0, [r7, #0]
 81059e2:	f000 fa81 	bl	8105ee8 <prvAddCurrentTaskToDelayedList>
}
 81059e6:	bf00      	nop
 81059e8:	3710      	adds	r7, #16
 81059ea:	46bd      	mov	sp, r7
 81059ec:	bd80      	pop	{r7, pc}
 81059ee:	bf00      	nop
 81059f0:	10004438 	.word	0x10004438

081059f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 81059f4:	b580      	push	{r7, lr}
 81059f6:	b086      	sub	sp, #24
 81059f8:	af00      	add	r7, sp, #0
 81059fa:	60f8      	str	r0, [r7, #12]
 81059fc:	60b9      	str	r1, [r7, #8]
 81059fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8105a00:	68fb      	ldr	r3, [r7, #12]
 8105a02:	2b00      	cmp	r3, #0
 8105a04:	d10b      	bne.n	8105a1e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8105a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105a0a:	f383 8811 	msr	BASEPRI, r3
 8105a0e:	f3bf 8f6f 	isb	sy
 8105a12:	f3bf 8f4f 	dsb	sy
 8105a16:	617b      	str	r3, [r7, #20]
}
 8105a18:	bf00      	nop
 8105a1a:	bf00      	nop
 8105a1c:	e7fd      	b.n	8105a1a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8105a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8105a48 <vTaskPlaceOnEventListRestricted+0x54>)
 8105a20:	681b      	ldr	r3, [r3, #0]
 8105a22:	3318      	adds	r3, #24
 8105a24:	4619      	mov	r1, r3
 8105a26:	68f8      	ldr	r0, [r7, #12]
 8105a28:	f7fe faf3 	bl	8104012 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8105a2c:	687b      	ldr	r3, [r7, #4]
 8105a2e:	2b00      	cmp	r3, #0
 8105a30:	d002      	beq.n	8105a38 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8105a32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8105a36:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8105a38:	6879      	ldr	r1, [r7, #4]
 8105a3a:	68b8      	ldr	r0, [r7, #8]
 8105a3c:	f000 fa54 	bl	8105ee8 <prvAddCurrentTaskToDelayedList>
	}
 8105a40:	bf00      	nop
 8105a42:	3718      	adds	r7, #24
 8105a44:	46bd      	mov	sp, r7
 8105a46:	bd80      	pop	{r7, pc}
 8105a48:	10004438 	.word	0x10004438

08105a4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8105a4c:	b580      	push	{r7, lr}
 8105a4e:	b086      	sub	sp, #24
 8105a50:	af00      	add	r7, sp, #0
 8105a52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105a54:	687b      	ldr	r3, [r7, #4]
 8105a56:	68db      	ldr	r3, [r3, #12]
 8105a58:	68db      	ldr	r3, [r3, #12]
 8105a5a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8105a5c:	693b      	ldr	r3, [r7, #16]
 8105a5e:	2b00      	cmp	r3, #0
 8105a60:	d10b      	bne.n	8105a7a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8105a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105a66:	f383 8811 	msr	BASEPRI, r3
 8105a6a:	f3bf 8f6f 	isb	sy
 8105a6e:	f3bf 8f4f 	dsb	sy
 8105a72:	60fb      	str	r3, [r7, #12]
}
 8105a74:	bf00      	nop
 8105a76:	bf00      	nop
 8105a78:	e7fd      	b.n	8105a76 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8105a7a:	693b      	ldr	r3, [r7, #16]
 8105a7c:	3318      	adds	r3, #24
 8105a7e:	4618      	mov	r0, r3
 8105a80:	f7fe fb24 	bl	81040cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8105a84:	4b1d      	ldr	r3, [pc, #116]	@ (8105afc <xTaskRemoveFromEventList+0xb0>)
 8105a86:	681b      	ldr	r3, [r3, #0]
 8105a88:	2b00      	cmp	r3, #0
 8105a8a:	d11d      	bne.n	8105ac8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8105a8c:	693b      	ldr	r3, [r7, #16]
 8105a8e:	3304      	adds	r3, #4
 8105a90:	4618      	mov	r0, r3
 8105a92:	f7fe fb1b 	bl	81040cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8105a96:	693b      	ldr	r3, [r7, #16]
 8105a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105a9a:	4b19      	ldr	r3, [pc, #100]	@ (8105b00 <xTaskRemoveFromEventList+0xb4>)
 8105a9c:	681b      	ldr	r3, [r3, #0]
 8105a9e:	429a      	cmp	r2, r3
 8105aa0:	d903      	bls.n	8105aaa <xTaskRemoveFromEventList+0x5e>
 8105aa2:	693b      	ldr	r3, [r7, #16]
 8105aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105aa6:	4a16      	ldr	r2, [pc, #88]	@ (8105b00 <xTaskRemoveFromEventList+0xb4>)
 8105aa8:	6013      	str	r3, [r2, #0]
 8105aaa:	693b      	ldr	r3, [r7, #16]
 8105aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105aae:	4613      	mov	r3, r2
 8105ab0:	009b      	lsls	r3, r3, #2
 8105ab2:	4413      	add	r3, r2
 8105ab4:	009b      	lsls	r3, r3, #2
 8105ab6:	4a13      	ldr	r2, [pc, #76]	@ (8105b04 <xTaskRemoveFromEventList+0xb8>)
 8105ab8:	441a      	add	r2, r3
 8105aba:	693b      	ldr	r3, [r7, #16]
 8105abc:	3304      	adds	r3, #4
 8105abe:	4619      	mov	r1, r3
 8105ac0:	4610      	mov	r0, r2
 8105ac2:	f7fe faa6 	bl	8104012 <vListInsertEnd>
 8105ac6:	e005      	b.n	8105ad4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8105ac8:	693b      	ldr	r3, [r7, #16]
 8105aca:	3318      	adds	r3, #24
 8105acc:	4619      	mov	r1, r3
 8105ace:	480e      	ldr	r0, [pc, #56]	@ (8105b08 <xTaskRemoveFromEventList+0xbc>)
 8105ad0:	f7fe fa9f 	bl	8104012 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8105ad4:	693b      	ldr	r3, [r7, #16]
 8105ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8105b0c <xTaskRemoveFromEventList+0xc0>)
 8105ada:	681b      	ldr	r3, [r3, #0]
 8105adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105ade:	429a      	cmp	r2, r3
 8105ae0:	d905      	bls.n	8105aee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8105ae2:	2301      	movs	r3, #1
 8105ae4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8105ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8105b10 <xTaskRemoveFromEventList+0xc4>)
 8105ae8:	2201      	movs	r2, #1
 8105aea:	601a      	str	r2, [r3, #0]
 8105aec:	e001      	b.n	8105af2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8105aee:	2300      	movs	r3, #0
 8105af0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8105af2:	697b      	ldr	r3, [r7, #20]
}
 8105af4:	4618      	mov	r0, r3
 8105af6:	3718      	adds	r7, #24
 8105af8:	46bd      	mov	sp, r7
 8105afa:	bd80      	pop	{r7, pc}
 8105afc:	10004934 	.word	0x10004934
 8105b00:	10004914 	.word	0x10004914
 8105b04:	1000443c 	.word	0x1000443c
 8105b08:	100048cc 	.word	0x100048cc
 8105b0c:	10004438 	.word	0x10004438
 8105b10:	10004920 	.word	0x10004920

08105b14 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8105b14:	b480      	push	{r7}
 8105b16:	b083      	sub	sp, #12
 8105b18:	af00      	add	r7, sp, #0
 8105b1a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8105b1c:	4b06      	ldr	r3, [pc, #24]	@ (8105b38 <vTaskInternalSetTimeOutState+0x24>)
 8105b1e:	681a      	ldr	r2, [r3, #0]
 8105b20:	687b      	ldr	r3, [r7, #4]
 8105b22:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8105b24:	4b05      	ldr	r3, [pc, #20]	@ (8105b3c <vTaskInternalSetTimeOutState+0x28>)
 8105b26:	681a      	ldr	r2, [r3, #0]
 8105b28:	687b      	ldr	r3, [r7, #4]
 8105b2a:	605a      	str	r2, [r3, #4]
}
 8105b2c:	bf00      	nop
 8105b2e:	370c      	adds	r7, #12
 8105b30:	46bd      	mov	sp, r7
 8105b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b36:	4770      	bx	lr
 8105b38:	10004924 	.word	0x10004924
 8105b3c:	10004910 	.word	0x10004910

08105b40 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8105b40:	b580      	push	{r7, lr}
 8105b42:	b088      	sub	sp, #32
 8105b44:	af00      	add	r7, sp, #0
 8105b46:	6078      	str	r0, [r7, #4]
 8105b48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8105b4a:	687b      	ldr	r3, [r7, #4]
 8105b4c:	2b00      	cmp	r3, #0
 8105b4e:	d10b      	bne.n	8105b68 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8105b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105b54:	f383 8811 	msr	BASEPRI, r3
 8105b58:	f3bf 8f6f 	isb	sy
 8105b5c:	f3bf 8f4f 	dsb	sy
 8105b60:	613b      	str	r3, [r7, #16]
}
 8105b62:	bf00      	nop
 8105b64:	bf00      	nop
 8105b66:	e7fd      	b.n	8105b64 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8105b68:	683b      	ldr	r3, [r7, #0]
 8105b6a:	2b00      	cmp	r3, #0
 8105b6c:	d10b      	bne.n	8105b86 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8105b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105b72:	f383 8811 	msr	BASEPRI, r3
 8105b76:	f3bf 8f6f 	isb	sy
 8105b7a:	f3bf 8f4f 	dsb	sy
 8105b7e:	60fb      	str	r3, [r7, #12]
}
 8105b80:	bf00      	nop
 8105b82:	bf00      	nop
 8105b84:	e7fd      	b.n	8105b82 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8105b86:	f7fe fbff 	bl	8104388 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8105b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8105c00 <xTaskCheckForTimeOut+0xc0>)
 8105b8c:	681b      	ldr	r3, [r3, #0]
 8105b8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8105b90:	687b      	ldr	r3, [r7, #4]
 8105b92:	685b      	ldr	r3, [r3, #4]
 8105b94:	69ba      	ldr	r2, [r7, #24]
 8105b96:	1ad3      	subs	r3, r2, r3
 8105b98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8105b9a:	683b      	ldr	r3, [r7, #0]
 8105b9c:	681b      	ldr	r3, [r3, #0]
 8105b9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8105ba2:	d102      	bne.n	8105baa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8105ba4:	2300      	movs	r3, #0
 8105ba6:	61fb      	str	r3, [r7, #28]
 8105ba8:	e023      	b.n	8105bf2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8105baa:	687b      	ldr	r3, [r7, #4]
 8105bac:	681a      	ldr	r2, [r3, #0]
 8105bae:	4b15      	ldr	r3, [pc, #84]	@ (8105c04 <xTaskCheckForTimeOut+0xc4>)
 8105bb0:	681b      	ldr	r3, [r3, #0]
 8105bb2:	429a      	cmp	r2, r3
 8105bb4:	d007      	beq.n	8105bc6 <xTaskCheckForTimeOut+0x86>
 8105bb6:	687b      	ldr	r3, [r7, #4]
 8105bb8:	685b      	ldr	r3, [r3, #4]
 8105bba:	69ba      	ldr	r2, [r7, #24]
 8105bbc:	429a      	cmp	r2, r3
 8105bbe:	d302      	bcc.n	8105bc6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8105bc0:	2301      	movs	r3, #1
 8105bc2:	61fb      	str	r3, [r7, #28]
 8105bc4:	e015      	b.n	8105bf2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8105bc6:	683b      	ldr	r3, [r7, #0]
 8105bc8:	681b      	ldr	r3, [r3, #0]
 8105bca:	697a      	ldr	r2, [r7, #20]
 8105bcc:	429a      	cmp	r2, r3
 8105bce:	d20b      	bcs.n	8105be8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8105bd0:	683b      	ldr	r3, [r7, #0]
 8105bd2:	681a      	ldr	r2, [r3, #0]
 8105bd4:	697b      	ldr	r3, [r7, #20]
 8105bd6:	1ad2      	subs	r2, r2, r3
 8105bd8:	683b      	ldr	r3, [r7, #0]
 8105bda:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8105bdc:	6878      	ldr	r0, [r7, #4]
 8105bde:	f7ff ff99 	bl	8105b14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8105be2:	2300      	movs	r3, #0
 8105be4:	61fb      	str	r3, [r7, #28]
 8105be6:	e004      	b.n	8105bf2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8105be8:	683b      	ldr	r3, [r7, #0]
 8105bea:	2200      	movs	r2, #0
 8105bec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8105bee:	2301      	movs	r3, #1
 8105bf0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8105bf2:	f7fe fbfb 	bl	81043ec <vPortExitCritical>

	return xReturn;
 8105bf6:	69fb      	ldr	r3, [r7, #28]
}
 8105bf8:	4618      	mov	r0, r3
 8105bfa:	3720      	adds	r7, #32
 8105bfc:	46bd      	mov	sp, r7
 8105bfe:	bd80      	pop	{r7, pc}
 8105c00:	10004910 	.word	0x10004910
 8105c04:	10004924 	.word	0x10004924

08105c08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8105c08:	b480      	push	{r7}
 8105c0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8105c0c:	4b03      	ldr	r3, [pc, #12]	@ (8105c1c <vTaskMissedYield+0x14>)
 8105c0e:	2201      	movs	r2, #1
 8105c10:	601a      	str	r2, [r3, #0]
}
 8105c12:	bf00      	nop
 8105c14:	46bd      	mov	sp, r7
 8105c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c1a:	4770      	bx	lr
 8105c1c:	10004920 	.word	0x10004920

08105c20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8105c20:	b580      	push	{r7, lr}
 8105c22:	b082      	sub	sp, #8
 8105c24:	af00      	add	r7, sp, #0
 8105c26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8105c28:	f000 f852 	bl	8105cd0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8105c2c:	4b06      	ldr	r3, [pc, #24]	@ (8105c48 <prvIdleTask+0x28>)
 8105c2e:	681b      	ldr	r3, [r3, #0]
 8105c30:	2b01      	cmp	r3, #1
 8105c32:	d9f9      	bls.n	8105c28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8105c34:	4b05      	ldr	r3, [pc, #20]	@ (8105c4c <prvIdleTask+0x2c>)
 8105c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8105c3a:	601a      	str	r2, [r3, #0]
 8105c3c:	f3bf 8f4f 	dsb	sy
 8105c40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8105c44:	e7f0      	b.n	8105c28 <prvIdleTask+0x8>
 8105c46:	bf00      	nop
 8105c48:	1000443c 	.word	0x1000443c
 8105c4c:	e000ed04 	.word	0xe000ed04

08105c50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8105c50:	b580      	push	{r7, lr}
 8105c52:	b082      	sub	sp, #8
 8105c54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8105c56:	2300      	movs	r3, #0
 8105c58:	607b      	str	r3, [r7, #4]
 8105c5a:	e00c      	b.n	8105c76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8105c5c:	687a      	ldr	r2, [r7, #4]
 8105c5e:	4613      	mov	r3, r2
 8105c60:	009b      	lsls	r3, r3, #2
 8105c62:	4413      	add	r3, r2
 8105c64:	009b      	lsls	r3, r3, #2
 8105c66:	4a12      	ldr	r2, [pc, #72]	@ (8105cb0 <prvInitialiseTaskLists+0x60>)
 8105c68:	4413      	add	r3, r2
 8105c6a:	4618      	mov	r0, r3
 8105c6c:	f7fe f9a4 	bl	8103fb8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8105c70:	687b      	ldr	r3, [r7, #4]
 8105c72:	3301      	adds	r3, #1
 8105c74:	607b      	str	r3, [r7, #4]
 8105c76:	687b      	ldr	r3, [r7, #4]
 8105c78:	2b37      	cmp	r3, #55	@ 0x37
 8105c7a:	d9ef      	bls.n	8105c5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8105c7c:	480d      	ldr	r0, [pc, #52]	@ (8105cb4 <prvInitialiseTaskLists+0x64>)
 8105c7e:	f7fe f99b 	bl	8103fb8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8105c82:	480d      	ldr	r0, [pc, #52]	@ (8105cb8 <prvInitialiseTaskLists+0x68>)
 8105c84:	f7fe f998 	bl	8103fb8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8105c88:	480c      	ldr	r0, [pc, #48]	@ (8105cbc <prvInitialiseTaskLists+0x6c>)
 8105c8a:	f7fe f995 	bl	8103fb8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8105c8e:	480c      	ldr	r0, [pc, #48]	@ (8105cc0 <prvInitialiseTaskLists+0x70>)
 8105c90:	f7fe f992 	bl	8103fb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8105c94:	480b      	ldr	r0, [pc, #44]	@ (8105cc4 <prvInitialiseTaskLists+0x74>)
 8105c96:	f7fe f98f 	bl	8103fb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8105c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8105cc8 <prvInitialiseTaskLists+0x78>)
 8105c9c:	4a05      	ldr	r2, [pc, #20]	@ (8105cb4 <prvInitialiseTaskLists+0x64>)
 8105c9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8105ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8105ccc <prvInitialiseTaskLists+0x7c>)
 8105ca2:	4a05      	ldr	r2, [pc, #20]	@ (8105cb8 <prvInitialiseTaskLists+0x68>)
 8105ca4:	601a      	str	r2, [r3, #0]
}
 8105ca6:	bf00      	nop
 8105ca8:	3708      	adds	r7, #8
 8105caa:	46bd      	mov	sp, r7
 8105cac:	bd80      	pop	{r7, pc}
 8105cae:	bf00      	nop
 8105cb0:	1000443c 	.word	0x1000443c
 8105cb4:	1000489c 	.word	0x1000489c
 8105cb8:	100048b0 	.word	0x100048b0
 8105cbc:	100048cc 	.word	0x100048cc
 8105cc0:	100048e0 	.word	0x100048e0
 8105cc4:	100048f8 	.word	0x100048f8
 8105cc8:	100048c4 	.word	0x100048c4
 8105ccc:	100048c8 	.word	0x100048c8

08105cd0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8105cd0:	b580      	push	{r7, lr}
 8105cd2:	b082      	sub	sp, #8
 8105cd4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8105cd6:	e019      	b.n	8105d0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8105cd8:	f7fe fb56 	bl	8104388 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105cdc:	4b10      	ldr	r3, [pc, #64]	@ (8105d20 <prvCheckTasksWaitingTermination+0x50>)
 8105cde:	68db      	ldr	r3, [r3, #12]
 8105ce0:	68db      	ldr	r3, [r3, #12]
 8105ce2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8105ce4:	687b      	ldr	r3, [r7, #4]
 8105ce6:	3304      	adds	r3, #4
 8105ce8:	4618      	mov	r0, r3
 8105cea:	f7fe f9ef 	bl	81040cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8105cee:	4b0d      	ldr	r3, [pc, #52]	@ (8105d24 <prvCheckTasksWaitingTermination+0x54>)
 8105cf0:	681b      	ldr	r3, [r3, #0]
 8105cf2:	3b01      	subs	r3, #1
 8105cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8105d24 <prvCheckTasksWaitingTermination+0x54>)
 8105cf6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8105cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8105d28 <prvCheckTasksWaitingTermination+0x58>)
 8105cfa:	681b      	ldr	r3, [r3, #0]
 8105cfc:	3b01      	subs	r3, #1
 8105cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8105d28 <prvCheckTasksWaitingTermination+0x58>)
 8105d00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8105d02:	f7fe fb73 	bl	81043ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8105d06:	6878      	ldr	r0, [r7, #4]
 8105d08:	f000 f810 	bl	8105d2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8105d0c:	4b06      	ldr	r3, [pc, #24]	@ (8105d28 <prvCheckTasksWaitingTermination+0x58>)
 8105d0e:	681b      	ldr	r3, [r3, #0]
 8105d10:	2b00      	cmp	r3, #0
 8105d12:	d1e1      	bne.n	8105cd8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8105d14:	bf00      	nop
 8105d16:	bf00      	nop
 8105d18:	3708      	adds	r7, #8
 8105d1a:	46bd      	mov	sp, r7
 8105d1c:	bd80      	pop	{r7, pc}
 8105d1e:	bf00      	nop
 8105d20:	100048e0 	.word	0x100048e0
 8105d24:	1000490c 	.word	0x1000490c
 8105d28:	100048f4 	.word	0x100048f4

08105d2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8105d2c:	b580      	push	{r7, lr}
 8105d2e:	b084      	sub	sp, #16
 8105d30:	af00      	add	r7, sp, #0
 8105d32:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8105d34:	687b      	ldr	r3, [r7, #4]
 8105d36:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8105d3a:	2b00      	cmp	r3, #0
 8105d3c:	d108      	bne.n	8105d50 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8105d3e:	687b      	ldr	r3, [r7, #4]
 8105d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105d42:	4618      	mov	r0, r3
 8105d44:	f7fe f818 	bl	8103d78 <vPortFree>
				vPortFree( pxTCB );
 8105d48:	6878      	ldr	r0, [r7, #4]
 8105d4a:	f7fe f815 	bl	8103d78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8105d4e:	e019      	b.n	8105d84 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8105d50:	687b      	ldr	r3, [r7, #4]
 8105d52:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8105d56:	2b01      	cmp	r3, #1
 8105d58:	d103      	bne.n	8105d62 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8105d5a:	6878      	ldr	r0, [r7, #4]
 8105d5c:	f7fe f80c 	bl	8103d78 <vPortFree>
	}
 8105d60:	e010      	b.n	8105d84 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8105d62:	687b      	ldr	r3, [r7, #4]
 8105d64:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8105d68:	2b02      	cmp	r3, #2
 8105d6a:	d00b      	beq.n	8105d84 <prvDeleteTCB+0x58>
	__asm volatile
 8105d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105d70:	f383 8811 	msr	BASEPRI, r3
 8105d74:	f3bf 8f6f 	isb	sy
 8105d78:	f3bf 8f4f 	dsb	sy
 8105d7c:	60fb      	str	r3, [r7, #12]
}
 8105d7e:	bf00      	nop
 8105d80:	bf00      	nop
 8105d82:	e7fd      	b.n	8105d80 <prvDeleteTCB+0x54>
	}
 8105d84:	bf00      	nop
 8105d86:	3710      	adds	r7, #16
 8105d88:	46bd      	mov	sp, r7
 8105d8a:	bd80      	pop	{r7, pc}

08105d8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8105d8c:	b480      	push	{r7}
 8105d8e:	b083      	sub	sp, #12
 8105d90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8105d92:	4b0c      	ldr	r3, [pc, #48]	@ (8105dc4 <prvResetNextTaskUnblockTime+0x38>)
 8105d94:	681b      	ldr	r3, [r3, #0]
 8105d96:	681b      	ldr	r3, [r3, #0]
 8105d98:	2b00      	cmp	r3, #0
 8105d9a:	d104      	bne.n	8105da6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8105d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8105dc8 <prvResetNextTaskUnblockTime+0x3c>)
 8105d9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8105da2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8105da4:	e008      	b.n	8105db8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105da6:	4b07      	ldr	r3, [pc, #28]	@ (8105dc4 <prvResetNextTaskUnblockTime+0x38>)
 8105da8:	681b      	ldr	r3, [r3, #0]
 8105daa:	68db      	ldr	r3, [r3, #12]
 8105dac:	68db      	ldr	r3, [r3, #12]
 8105dae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8105db0:	687b      	ldr	r3, [r7, #4]
 8105db2:	685b      	ldr	r3, [r3, #4]
 8105db4:	4a04      	ldr	r2, [pc, #16]	@ (8105dc8 <prvResetNextTaskUnblockTime+0x3c>)
 8105db6:	6013      	str	r3, [r2, #0]
}
 8105db8:	bf00      	nop
 8105dba:	370c      	adds	r7, #12
 8105dbc:	46bd      	mov	sp, r7
 8105dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105dc2:	4770      	bx	lr
 8105dc4:	100048c4 	.word	0x100048c4
 8105dc8:	1000492c 	.word	0x1000492c

08105dcc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8105dcc:	b480      	push	{r7}
 8105dce:	b083      	sub	sp, #12
 8105dd0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8105dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8105e00 <xTaskGetSchedulerState+0x34>)
 8105dd4:	681b      	ldr	r3, [r3, #0]
 8105dd6:	2b00      	cmp	r3, #0
 8105dd8:	d102      	bne.n	8105de0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8105dda:	2301      	movs	r3, #1
 8105ddc:	607b      	str	r3, [r7, #4]
 8105dde:	e008      	b.n	8105df2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8105de0:	4b08      	ldr	r3, [pc, #32]	@ (8105e04 <xTaskGetSchedulerState+0x38>)
 8105de2:	681b      	ldr	r3, [r3, #0]
 8105de4:	2b00      	cmp	r3, #0
 8105de6:	d102      	bne.n	8105dee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8105de8:	2302      	movs	r3, #2
 8105dea:	607b      	str	r3, [r7, #4]
 8105dec:	e001      	b.n	8105df2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8105dee:	2300      	movs	r3, #0
 8105df0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8105df2:	687b      	ldr	r3, [r7, #4]
	}
 8105df4:	4618      	mov	r0, r3
 8105df6:	370c      	adds	r7, #12
 8105df8:	46bd      	mov	sp, r7
 8105dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105dfe:	4770      	bx	lr
 8105e00:	10004918 	.word	0x10004918
 8105e04:	10004934 	.word	0x10004934

08105e08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8105e08:	b580      	push	{r7, lr}
 8105e0a:	b086      	sub	sp, #24
 8105e0c:	af00      	add	r7, sp, #0
 8105e0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8105e10:	687b      	ldr	r3, [r7, #4]
 8105e12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8105e14:	2300      	movs	r3, #0
 8105e16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8105e18:	687b      	ldr	r3, [r7, #4]
 8105e1a:	2b00      	cmp	r3, #0
 8105e1c:	d058      	beq.n	8105ed0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8105e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8105edc <xTaskPriorityDisinherit+0xd4>)
 8105e20:	681b      	ldr	r3, [r3, #0]
 8105e22:	693a      	ldr	r2, [r7, #16]
 8105e24:	429a      	cmp	r2, r3
 8105e26:	d00b      	beq.n	8105e40 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8105e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105e2c:	f383 8811 	msr	BASEPRI, r3
 8105e30:	f3bf 8f6f 	isb	sy
 8105e34:	f3bf 8f4f 	dsb	sy
 8105e38:	60fb      	str	r3, [r7, #12]
}
 8105e3a:	bf00      	nop
 8105e3c:	bf00      	nop
 8105e3e:	e7fd      	b.n	8105e3c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8105e40:	693b      	ldr	r3, [r7, #16]
 8105e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105e44:	2b00      	cmp	r3, #0
 8105e46:	d10b      	bne.n	8105e60 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8105e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105e4c:	f383 8811 	msr	BASEPRI, r3
 8105e50:	f3bf 8f6f 	isb	sy
 8105e54:	f3bf 8f4f 	dsb	sy
 8105e58:	60bb      	str	r3, [r7, #8]
}
 8105e5a:	bf00      	nop
 8105e5c:	bf00      	nop
 8105e5e:	e7fd      	b.n	8105e5c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8105e60:	693b      	ldr	r3, [r7, #16]
 8105e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105e64:	1e5a      	subs	r2, r3, #1
 8105e66:	693b      	ldr	r3, [r7, #16]
 8105e68:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8105e6a:	693b      	ldr	r3, [r7, #16]
 8105e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105e6e:	693b      	ldr	r3, [r7, #16]
 8105e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105e72:	429a      	cmp	r2, r3
 8105e74:	d02c      	beq.n	8105ed0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8105e76:	693b      	ldr	r3, [r7, #16]
 8105e78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105e7a:	2b00      	cmp	r3, #0
 8105e7c:	d128      	bne.n	8105ed0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8105e7e:	693b      	ldr	r3, [r7, #16]
 8105e80:	3304      	adds	r3, #4
 8105e82:	4618      	mov	r0, r3
 8105e84:	f7fe f922 	bl	81040cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8105e88:	693b      	ldr	r3, [r7, #16]
 8105e8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8105e8c:	693b      	ldr	r3, [r7, #16]
 8105e8e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8105e90:	693b      	ldr	r3, [r7, #16]
 8105e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105e94:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8105e98:	693b      	ldr	r3, [r7, #16]
 8105e9a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8105e9c:	693b      	ldr	r3, [r7, #16]
 8105e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8105ee0 <xTaskPriorityDisinherit+0xd8>)
 8105ea2:	681b      	ldr	r3, [r3, #0]
 8105ea4:	429a      	cmp	r2, r3
 8105ea6:	d903      	bls.n	8105eb0 <xTaskPriorityDisinherit+0xa8>
 8105ea8:	693b      	ldr	r3, [r7, #16]
 8105eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105eac:	4a0c      	ldr	r2, [pc, #48]	@ (8105ee0 <xTaskPriorityDisinherit+0xd8>)
 8105eae:	6013      	str	r3, [r2, #0]
 8105eb0:	693b      	ldr	r3, [r7, #16]
 8105eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8105eb4:	4613      	mov	r3, r2
 8105eb6:	009b      	lsls	r3, r3, #2
 8105eb8:	4413      	add	r3, r2
 8105eba:	009b      	lsls	r3, r3, #2
 8105ebc:	4a09      	ldr	r2, [pc, #36]	@ (8105ee4 <xTaskPriorityDisinherit+0xdc>)
 8105ebe:	441a      	add	r2, r3
 8105ec0:	693b      	ldr	r3, [r7, #16]
 8105ec2:	3304      	adds	r3, #4
 8105ec4:	4619      	mov	r1, r3
 8105ec6:	4610      	mov	r0, r2
 8105ec8:	f7fe f8a3 	bl	8104012 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8105ecc:	2301      	movs	r3, #1
 8105ece:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8105ed0:	697b      	ldr	r3, [r7, #20]
	}
 8105ed2:	4618      	mov	r0, r3
 8105ed4:	3718      	adds	r7, #24
 8105ed6:	46bd      	mov	sp, r7
 8105ed8:	bd80      	pop	{r7, pc}
 8105eda:	bf00      	nop
 8105edc:	10004438 	.word	0x10004438
 8105ee0:	10004914 	.word	0x10004914
 8105ee4:	1000443c 	.word	0x1000443c

08105ee8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8105ee8:	b580      	push	{r7, lr}
 8105eea:	b084      	sub	sp, #16
 8105eec:	af00      	add	r7, sp, #0
 8105eee:	6078      	str	r0, [r7, #4]
 8105ef0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8105ef2:	4b21      	ldr	r3, [pc, #132]	@ (8105f78 <prvAddCurrentTaskToDelayedList+0x90>)
 8105ef4:	681b      	ldr	r3, [r3, #0]
 8105ef6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8105ef8:	4b20      	ldr	r3, [pc, #128]	@ (8105f7c <prvAddCurrentTaskToDelayedList+0x94>)
 8105efa:	681b      	ldr	r3, [r3, #0]
 8105efc:	3304      	adds	r3, #4
 8105efe:	4618      	mov	r0, r3
 8105f00:	f7fe f8e4 	bl	81040cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8105f04:	687b      	ldr	r3, [r7, #4]
 8105f06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8105f0a:	d10a      	bne.n	8105f22 <prvAddCurrentTaskToDelayedList+0x3a>
 8105f0c:	683b      	ldr	r3, [r7, #0]
 8105f0e:	2b00      	cmp	r3, #0
 8105f10:	d007      	beq.n	8105f22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8105f12:	4b1a      	ldr	r3, [pc, #104]	@ (8105f7c <prvAddCurrentTaskToDelayedList+0x94>)
 8105f14:	681b      	ldr	r3, [r3, #0]
 8105f16:	3304      	adds	r3, #4
 8105f18:	4619      	mov	r1, r3
 8105f1a:	4819      	ldr	r0, [pc, #100]	@ (8105f80 <prvAddCurrentTaskToDelayedList+0x98>)
 8105f1c:	f7fe f879 	bl	8104012 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8105f20:	e026      	b.n	8105f70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8105f22:	68fa      	ldr	r2, [r7, #12]
 8105f24:	687b      	ldr	r3, [r7, #4]
 8105f26:	4413      	add	r3, r2
 8105f28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8105f2a:	4b14      	ldr	r3, [pc, #80]	@ (8105f7c <prvAddCurrentTaskToDelayedList+0x94>)
 8105f2c:	681b      	ldr	r3, [r3, #0]
 8105f2e:	68ba      	ldr	r2, [r7, #8]
 8105f30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8105f32:	68ba      	ldr	r2, [r7, #8]
 8105f34:	68fb      	ldr	r3, [r7, #12]
 8105f36:	429a      	cmp	r2, r3
 8105f38:	d209      	bcs.n	8105f4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8105f3a:	4b12      	ldr	r3, [pc, #72]	@ (8105f84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8105f3c:	681a      	ldr	r2, [r3, #0]
 8105f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8105f7c <prvAddCurrentTaskToDelayedList+0x94>)
 8105f40:	681b      	ldr	r3, [r3, #0]
 8105f42:	3304      	adds	r3, #4
 8105f44:	4619      	mov	r1, r3
 8105f46:	4610      	mov	r0, r2
 8105f48:	f7fe f887 	bl	810405a <vListInsert>
}
 8105f4c:	e010      	b.n	8105f70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8105f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8105f88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8105f50:	681a      	ldr	r2, [r3, #0]
 8105f52:	4b0a      	ldr	r3, [pc, #40]	@ (8105f7c <prvAddCurrentTaskToDelayedList+0x94>)
 8105f54:	681b      	ldr	r3, [r3, #0]
 8105f56:	3304      	adds	r3, #4
 8105f58:	4619      	mov	r1, r3
 8105f5a:	4610      	mov	r0, r2
 8105f5c:	f7fe f87d 	bl	810405a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8105f60:	4b0a      	ldr	r3, [pc, #40]	@ (8105f8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8105f62:	681b      	ldr	r3, [r3, #0]
 8105f64:	68ba      	ldr	r2, [r7, #8]
 8105f66:	429a      	cmp	r2, r3
 8105f68:	d202      	bcs.n	8105f70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8105f6a:	4a08      	ldr	r2, [pc, #32]	@ (8105f8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8105f6c:	68bb      	ldr	r3, [r7, #8]
 8105f6e:	6013      	str	r3, [r2, #0]
}
 8105f70:	bf00      	nop
 8105f72:	3710      	adds	r7, #16
 8105f74:	46bd      	mov	sp, r7
 8105f76:	bd80      	pop	{r7, pc}
 8105f78:	10004910 	.word	0x10004910
 8105f7c:	10004438 	.word	0x10004438
 8105f80:	100048f8 	.word	0x100048f8
 8105f84:	100048c8 	.word	0x100048c8
 8105f88:	100048c4 	.word	0x100048c4
 8105f8c:	1000492c 	.word	0x1000492c

08105f90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8105f90:	b580      	push	{r7, lr}
 8105f92:	b08a      	sub	sp, #40	@ 0x28
 8105f94:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8105f96:	2300      	movs	r3, #0
 8105f98:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8105f9a:	f000 fb13 	bl	81065c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8105f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8106014 <xTimerCreateTimerTask+0x84>)
 8105fa0:	681b      	ldr	r3, [r3, #0]
 8105fa2:	2b00      	cmp	r3, #0
 8105fa4:	d021      	beq.n	8105fea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8105fa6:	2300      	movs	r3, #0
 8105fa8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8105faa:	2300      	movs	r3, #0
 8105fac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8105fae:	1d3a      	adds	r2, r7, #4
 8105fb0:	f107 0108 	add.w	r1, r7, #8
 8105fb4:	f107 030c 	add.w	r3, r7, #12
 8105fb8:	4618      	mov	r0, r3
 8105fba:	f7fd fdf5 	bl	8103ba8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8105fbe:	6879      	ldr	r1, [r7, #4]
 8105fc0:	68bb      	ldr	r3, [r7, #8]
 8105fc2:	68fa      	ldr	r2, [r7, #12]
 8105fc4:	9202      	str	r2, [sp, #8]
 8105fc6:	9301      	str	r3, [sp, #4]
 8105fc8:	2302      	movs	r3, #2
 8105fca:	9300      	str	r3, [sp, #0]
 8105fcc:	2300      	movs	r3, #0
 8105fce:	460a      	mov	r2, r1
 8105fd0:	4911      	ldr	r1, [pc, #68]	@ (8106018 <xTimerCreateTimerTask+0x88>)
 8105fd2:	4812      	ldr	r0, [pc, #72]	@ (810601c <xTimerCreateTimerTask+0x8c>)
 8105fd4:	f7fe fff4 	bl	8104fc0 <xTaskCreateStatic>
 8105fd8:	4603      	mov	r3, r0
 8105fda:	4a11      	ldr	r2, [pc, #68]	@ (8106020 <xTimerCreateTimerTask+0x90>)
 8105fdc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8105fde:	4b10      	ldr	r3, [pc, #64]	@ (8106020 <xTimerCreateTimerTask+0x90>)
 8105fe0:	681b      	ldr	r3, [r3, #0]
 8105fe2:	2b00      	cmp	r3, #0
 8105fe4:	d001      	beq.n	8105fea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8105fe6:	2301      	movs	r3, #1
 8105fe8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8105fea:	697b      	ldr	r3, [r7, #20]
 8105fec:	2b00      	cmp	r3, #0
 8105fee:	d10b      	bne.n	8106008 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8105ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105ff4:	f383 8811 	msr	BASEPRI, r3
 8105ff8:	f3bf 8f6f 	isb	sy
 8105ffc:	f3bf 8f4f 	dsb	sy
 8106000:	613b      	str	r3, [r7, #16]
}
 8106002:	bf00      	nop
 8106004:	bf00      	nop
 8106006:	e7fd      	b.n	8106004 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8106008:	697b      	ldr	r3, [r7, #20]
}
 810600a:	4618      	mov	r0, r3
 810600c:	3718      	adds	r7, #24
 810600e:	46bd      	mov	sp, r7
 8106010:	bd80      	pop	{r7, pc}
 8106012:	bf00      	nop
 8106014:	10004968 	.word	0x10004968
 8106018:	081066e4 	.word	0x081066e4
 810601c:	0810615d 	.word	0x0810615d
 8106020:	1000496c 	.word	0x1000496c

08106024 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8106024:	b580      	push	{r7, lr}
 8106026:	b08a      	sub	sp, #40	@ 0x28
 8106028:	af00      	add	r7, sp, #0
 810602a:	60f8      	str	r0, [r7, #12]
 810602c:	60b9      	str	r1, [r7, #8]
 810602e:	607a      	str	r2, [r7, #4]
 8106030:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8106032:	2300      	movs	r3, #0
 8106034:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8106036:	68fb      	ldr	r3, [r7, #12]
 8106038:	2b00      	cmp	r3, #0
 810603a:	d10b      	bne.n	8106054 <xTimerGenericCommand+0x30>
	__asm volatile
 810603c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106040:	f383 8811 	msr	BASEPRI, r3
 8106044:	f3bf 8f6f 	isb	sy
 8106048:	f3bf 8f4f 	dsb	sy
 810604c:	623b      	str	r3, [r7, #32]
}
 810604e:	bf00      	nop
 8106050:	bf00      	nop
 8106052:	e7fd      	b.n	8106050 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8106054:	4b19      	ldr	r3, [pc, #100]	@ (81060bc <xTimerGenericCommand+0x98>)
 8106056:	681b      	ldr	r3, [r3, #0]
 8106058:	2b00      	cmp	r3, #0
 810605a:	d02a      	beq.n	81060b2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 810605c:	68bb      	ldr	r3, [r7, #8]
 810605e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8106060:	687b      	ldr	r3, [r7, #4]
 8106062:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8106064:	68fb      	ldr	r3, [r7, #12]
 8106066:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8106068:	68bb      	ldr	r3, [r7, #8]
 810606a:	2b05      	cmp	r3, #5
 810606c:	dc18      	bgt.n	81060a0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 810606e:	f7ff fead 	bl	8105dcc <xTaskGetSchedulerState>
 8106072:	4603      	mov	r3, r0
 8106074:	2b02      	cmp	r3, #2
 8106076:	d109      	bne.n	810608c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8106078:	4b10      	ldr	r3, [pc, #64]	@ (81060bc <xTimerGenericCommand+0x98>)
 810607a:	6818      	ldr	r0, [r3, #0]
 810607c:	f107 0110 	add.w	r1, r7, #16
 8106080:	2300      	movs	r3, #0
 8106082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106084:	f7fe fbac 	bl	81047e0 <xQueueGenericSend>
 8106088:	6278      	str	r0, [r7, #36]	@ 0x24
 810608a:	e012      	b.n	81060b2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 810608c:	4b0b      	ldr	r3, [pc, #44]	@ (81060bc <xTimerGenericCommand+0x98>)
 810608e:	6818      	ldr	r0, [r3, #0]
 8106090:	f107 0110 	add.w	r1, r7, #16
 8106094:	2300      	movs	r3, #0
 8106096:	2200      	movs	r2, #0
 8106098:	f7fe fba2 	bl	81047e0 <xQueueGenericSend>
 810609c:	6278      	str	r0, [r7, #36]	@ 0x24
 810609e:	e008      	b.n	81060b2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 81060a0:	4b06      	ldr	r3, [pc, #24]	@ (81060bc <xTimerGenericCommand+0x98>)
 81060a2:	6818      	ldr	r0, [r3, #0]
 81060a4:	f107 0110 	add.w	r1, r7, #16
 81060a8:	2300      	movs	r3, #0
 81060aa:	683a      	ldr	r2, [r7, #0]
 81060ac:	f7fe fc9a 	bl	81049e4 <xQueueGenericSendFromISR>
 81060b0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 81060b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 81060b4:	4618      	mov	r0, r3
 81060b6:	3728      	adds	r7, #40	@ 0x28
 81060b8:	46bd      	mov	sp, r7
 81060ba:	bd80      	pop	{r7, pc}
 81060bc:	10004968 	.word	0x10004968

081060c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 81060c0:	b580      	push	{r7, lr}
 81060c2:	b088      	sub	sp, #32
 81060c4:	af02      	add	r7, sp, #8
 81060c6:	6078      	str	r0, [r7, #4]
 81060c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81060ca:	4b23      	ldr	r3, [pc, #140]	@ (8106158 <prvProcessExpiredTimer+0x98>)
 81060cc:	681b      	ldr	r3, [r3, #0]
 81060ce:	68db      	ldr	r3, [r3, #12]
 81060d0:	68db      	ldr	r3, [r3, #12]
 81060d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 81060d4:	697b      	ldr	r3, [r7, #20]
 81060d6:	3304      	adds	r3, #4
 81060d8:	4618      	mov	r0, r3
 81060da:	f7fd fff7 	bl	81040cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 81060de:	697b      	ldr	r3, [r7, #20]
 81060e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81060e4:	f003 0304 	and.w	r3, r3, #4
 81060e8:	2b00      	cmp	r3, #0
 81060ea:	d023      	beq.n	8106134 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 81060ec:	697b      	ldr	r3, [r7, #20]
 81060ee:	699a      	ldr	r2, [r3, #24]
 81060f0:	687b      	ldr	r3, [r7, #4]
 81060f2:	18d1      	adds	r1, r2, r3
 81060f4:	687b      	ldr	r3, [r7, #4]
 81060f6:	683a      	ldr	r2, [r7, #0]
 81060f8:	6978      	ldr	r0, [r7, #20]
 81060fa:	f000 f8d5 	bl	81062a8 <prvInsertTimerInActiveList>
 81060fe:	4603      	mov	r3, r0
 8106100:	2b00      	cmp	r3, #0
 8106102:	d020      	beq.n	8106146 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8106104:	2300      	movs	r3, #0
 8106106:	9300      	str	r3, [sp, #0]
 8106108:	2300      	movs	r3, #0
 810610a:	687a      	ldr	r2, [r7, #4]
 810610c:	2100      	movs	r1, #0
 810610e:	6978      	ldr	r0, [r7, #20]
 8106110:	f7ff ff88 	bl	8106024 <xTimerGenericCommand>
 8106114:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8106116:	693b      	ldr	r3, [r7, #16]
 8106118:	2b00      	cmp	r3, #0
 810611a:	d114      	bne.n	8106146 <prvProcessExpiredTimer+0x86>
	__asm volatile
 810611c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106120:	f383 8811 	msr	BASEPRI, r3
 8106124:	f3bf 8f6f 	isb	sy
 8106128:	f3bf 8f4f 	dsb	sy
 810612c:	60fb      	str	r3, [r7, #12]
}
 810612e:	bf00      	nop
 8106130:	bf00      	nop
 8106132:	e7fd      	b.n	8106130 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8106134:	697b      	ldr	r3, [r7, #20]
 8106136:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810613a:	f023 0301 	bic.w	r3, r3, #1
 810613e:	b2da      	uxtb	r2, r3
 8106140:	697b      	ldr	r3, [r7, #20]
 8106142:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8106146:	697b      	ldr	r3, [r7, #20]
 8106148:	6a1b      	ldr	r3, [r3, #32]
 810614a:	6978      	ldr	r0, [r7, #20]
 810614c:	4798      	blx	r3
}
 810614e:	bf00      	nop
 8106150:	3718      	adds	r7, #24
 8106152:	46bd      	mov	sp, r7
 8106154:	bd80      	pop	{r7, pc}
 8106156:	bf00      	nop
 8106158:	10004960 	.word	0x10004960

0810615c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 810615c:	b580      	push	{r7, lr}
 810615e:	b084      	sub	sp, #16
 8106160:	af00      	add	r7, sp, #0
 8106162:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8106164:	f107 0308 	add.w	r3, r7, #8
 8106168:	4618      	mov	r0, r3
 810616a:	f000 f859 	bl	8106220 <prvGetNextExpireTime>
 810616e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8106170:	68bb      	ldr	r3, [r7, #8]
 8106172:	4619      	mov	r1, r3
 8106174:	68f8      	ldr	r0, [r7, #12]
 8106176:	f000 f805 	bl	8106184 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 810617a:	f000 f8d7 	bl	810632c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 810617e:	bf00      	nop
 8106180:	e7f0      	b.n	8106164 <prvTimerTask+0x8>
	...

08106184 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8106184:	b580      	push	{r7, lr}
 8106186:	b084      	sub	sp, #16
 8106188:	af00      	add	r7, sp, #0
 810618a:	6078      	str	r0, [r7, #4]
 810618c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 810618e:	f7ff fa37 	bl	8105600 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8106192:	f107 0308 	add.w	r3, r7, #8
 8106196:	4618      	mov	r0, r3
 8106198:	f000 f866 	bl	8106268 <prvSampleTimeNow>
 810619c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 810619e:	68bb      	ldr	r3, [r7, #8]
 81061a0:	2b00      	cmp	r3, #0
 81061a2:	d130      	bne.n	8106206 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 81061a4:	683b      	ldr	r3, [r7, #0]
 81061a6:	2b00      	cmp	r3, #0
 81061a8:	d10a      	bne.n	81061c0 <prvProcessTimerOrBlockTask+0x3c>
 81061aa:	687a      	ldr	r2, [r7, #4]
 81061ac:	68fb      	ldr	r3, [r7, #12]
 81061ae:	429a      	cmp	r2, r3
 81061b0:	d806      	bhi.n	81061c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 81061b2:	f7ff fa33 	bl	810561c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 81061b6:	68f9      	ldr	r1, [r7, #12]
 81061b8:	6878      	ldr	r0, [r7, #4]
 81061ba:	f7ff ff81 	bl	81060c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 81061be:	e024      	b.n	810620a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 81061c0:	683b      	ldr	r3, [r7, #0]
 81061c2:	2b00      	cmp	r3, #0
 81061c4:	d008      	beq.n	81061d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 81061c6:	4b13      	ldr	r3, [pc, #76]	@ (8106214 <prvProcessTimerOrBlockTask+0x90>)
 81061c8:	681b      	ldr	r3, [r3, #0]
 81061ca:	681b      	ldr	r3, [r3, #0]
 81061cc:	2b00      	cmp	r3, #0
 81061ce:	d101      	bne.n	81061d4 <prvProcessTimerOrBlockTask+0x50>
 81061d0:	2301      	movs	r3, #1
 81061d2:	e000      	b.n	81061d6 <prvProcessTimerOrBlockTask+0x52>
 81061d4:	2300      	movs	r3, #0
 81061d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 81061d8:	4b0f      	ldr	r3, [pc, #60]	@ (8106218 <prvProcessTimerOrBlockTask+0x94>)
 81061da:	6818      	ldr	r0, [r3, #0]
 81061dc:	687a      	ldr	r2, [r7, #4]
 81061de:	68fb      	ldr	r3, [r7, #12]
 81061e0:	1ad3      	subs	r3, r2, r3
 81061e2:	683a      	ldr	r2, [r7, #0]
 81061e4:	4619      	mov	r1, r3
 81061e6:	f7fe feb7 	bl	8104f58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 81061ea:	f7ff fa17 	bl	810561c <xTaskResumeAll>
 81061ee:	4603      	mov	r3, r0
 81061f0:	2b00      	cmp	r3, #0
 81061f2:	d10a      	bne.n	810620a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 81061f4:	4b09      	ldr	r3, [pc, #36]	@ (810621c <prvProcessTimerOrBlockTask+0x98>)
 81061f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81061fa:	601a      	str	r2, [r3, #0]
 81061fc:	f3bf 8f4f 	dsb	sy
 8106200:	f3bf 8f6f 	isb	sy
}
 8106204:	e001      	b.n	810620a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8106206:	f7ff fa09 	bl	810561c <xTaskResumeAll>
}
 810620a:	bf00      	nop
 810620c:	3710      	adds	r7, #16
 810620e:	46bd      	mov	sp, r7
 8106210:	bd80      	pop	{r7, pc}
 8106212:	bf00      	nop
 8106214:	10004964 	.word	0x10004964
 8106218:	10004968 	.word	0x10004968
 810621c:	e000ed04 	.word	0xe000ed04

08106220 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8106220:	b480      	push	{r7}
 8106222:	b085      	sub	sp, #20
 8106224:	af00      	add	r7, sp, #0
 8106226:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8106228:	4b0e      	ldr	r3, [pc, #56]	@ (8106264 <prvGetNextExpireTime+0x44>)
 810622a:	681b      	ldr	r3, [r3, #0]
 810622c:	681b      	ldr	r3, [r3, #0]
 810622e:	2b00      	cmp	r3, #0
 8106230:	d101      	bne.n	8106236 <prvGetNextExpireTime+0x16>
 8106232:	2201      	movs	r2, #1
 8106234:	e000      	b.n	8106238 <prvGetNextExpireTime+0x18>
 8106236:	2200      	movs	r2, #0
 8106238:	687b      	ldr	r3, [r7, #4]
 810623a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 810623c:	687b      	ldr	r3, [r7, #4]
 810623e:	681b      	ldr	r3, [r3, #0]
 8106240:	2b00      	cmp	r3, #0
 8106242:	d105      	bne.n	8106250 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8106244:	4b07      	ldr	r3, [pc, #28]	@ (8106264 <prvGetNextExpireTime+0x44>)
 8106246:	681b      	ldr	r3, [r3, #0]
 8106248:	68db      	ldr	r3, [r3, #12]
 810624a:	681b      	ldr	r3, [r3, #0]
 810624c:	60fb      	str	r3, [r7, #12]
 810624e:	e001      	b.n	8106254 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8106250:	2300      	movs	r3, #0
 8106252:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8106254:	68fb      	ldr	r3, [r7, #12]
}
 8106256:	4618      	mov	r0, r3
 8106258:	3714      	adds	r7, #20
 810625a:	46bd      	mov	sp, r7
 810625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106260:	4770      	bx	lr
 8106262:	bf00      	nop
 8106264:	10004960 	.word	0x10004960

08106268 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8106268:	b580      	push	{r7, lr}
 810626a:	b084      	sub	sp, #16
 810626c:	af00      	add	r7, sp, #0
 810626e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8106270:	f7ff fa72 	bl	8105758 <xTaskGetTickCount>
 8106274:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8106276:	4b0b      	ldr	r3, [pc, #44]	@ (81062a4 <prvSampleTimeNow+0x3c>)
 8106278:	681b      	ldr	r3, [r3, #0]
 810627a:	68fa      	ldr	r2, [r7, #12]
 810627c:	429a      	cmp	r2, r3
 810627e:	d205      	bcs.n	810628c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8106280:	f000 f93a 	bl	81064f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8106284:	687b      	ldr	r3, [r7, #4]
 8106286:	2201      	movs	r2, #1
 8106288:	601a      	str	r2, [r3, #0]
 810628a:	e002      	b.n	8106292 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 810628c:	687b      	ldr	r3, [r7, #4]
 810628e:	2200      	movs	r2, #0
 8106290:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8106292:	4a04      	ldr	r2, [pc, #16]	@ (81062a4 <prvSampleTimeNow+0x3c>)
 8106294:	68fb      	ldr	r3, [r7, #12]
 8106296:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8106298:	68fb      	ldr	r3, [r7, #12]
}
 810629a:	4618      	mov	r0, r3
 810629c:	3710      	adds	r7, #16
 810629e:	46bd      	mov	sp, r7
 81062a0:	bd80      	pop	{r7, pc}
 81062a2:	bf00      	nop
 81062a4:	10004970 	.word	0x10004970

081062a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 81062a8:	b580      	push	{r7, lr}
 81062aa:	b086      	sub	sp, #24
 81062ac:	af00      	add	r7, sp, #0
 81062ae:	60f8      	str	r0, [r7, #12]
 81062b0:	60b9      	str	r1, [r7, #8]
 81062b2:	607a      	str	r2, [r7, #4]
 81062b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 81062b6:	2300      	movs	r3, #0
 81062b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 81062ba:	68fb      	ldr	r3, [r7, #12]
 81062bc:	68ba      	ldr	r2, [r7, #8]
 81062be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 81062c0:	68fb      	ldr	r3, [r7, #12]
 81062c2:	68fa      	ldr	r2, [r7, #12]
 81062c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 81062c6:	68ba      	ldr	r2, [r7, #8]
 81062c8:	687b      	ldr	r3, [r7, #4]
 81062ca:	429a      	cmp	r2, r3
 81062cc:	d812      	bhi.n	81062f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81062ce:	687a      	ldr	r2, [r7, #4]
 81062d0:	683b      	ldr	r3, [r7, #0]
 81062d2:	1ad2      	subs	r2, r2, r3
 81062d4:	68fb      	ldr	r3, [r7, #12]
 81062d6:	699b      	ldr	r3, [r3, #24]
 81062d8:	429a      	cmp	r2, r3
 81062da:	d302      	bcc.n	81062e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 81062dc:	2301      	movs	r3, #1
 81062de:	617b      	str	r3, [r7, #20]
 81062e0:	e01b      	b.n	810631a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 81062e2:	4b10      	ldr	r3, [pc, #64]	@ (8106324 <prvInsertTimerInActiveList+0x7c>)
 81062e4:	681a      	ldr	r2, [r3, #0]
 81062e6:	68fb      	ldr	r3, [r7, #12]
 81062e8:	3304      	adds	r3, #4
 81062ea:	4619      	mov	r1, r3
 81062ec:	4610      	mov	r0, r2
 81062ee:	f7fd feb4 	bl	810405a <vListInsert>
 81062f2:	e012      	b.n	810631a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 81062f4:	687a      	ldr	r2, [r7, #4]
 81062f6:	683b      	ldr	r3, [r7, #0]
 81062f8:	429a      	cmp	r2, r3
 81062fa:	d206      	bcs.n	810630a <prvInsertTimerInActiveList+0x62>
 81062fc:	68ba      	ldr	r2, [r7, #8]
 81062fe:	683b      	ldr	r3, [r7, #0]
 8106300:	429a      	cmp	r2, r3
 8106302:	d302      	bcc.n	810630a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8106304:	2301      	movs	r3, #1
 8106306:	617b      	str	r3, [r7, #20]
 8106308:	e007      	b.n	810631a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 810630a:	4b07      	ldr	r3, [pc, #28]	@ (8106328 <prvInsertTimerInActiveList+0x80>)
 810630c:	681a      	ldr	r2, [r3, #0]
 810630e:	68fb      	ldr	r3, [r7, #12]
 8106310:	3304      	adds	r3, #4
 8106312:	4619      	mov	r1, r3
 8106314:	4610      	mov	r0, r2
 8106316:	f7fd fea0 	bl	810405a <vListInsert>
		}
	}

	return xProcessTimerNow;
 810631a:	697b      	ldr	r3, [r7, #20]
}
 810631c:	4618      	mov	r0, r3
 810631e:	3718      	adds	r7, #24
 8106320:	46bd      	mov	sp, r7
 8106322:	bd80      	pop	{r7, pc}
 8106324:	10004964 	.word	0x10004964
 8106328:	10004960 	.word	0x10004960

0810632c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 810632c:	b580      	push	{r7, lr}
 810632e:	b08e      	sub	sp, #56	@ 0x38
 8106330:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8106332:	e0ce      	b.n	81064d2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8106334:	687b      	ldr	r3, [r7, #4]
 8106336:	2b00      	cmp	r3, #0
 8106338:	da19      	bge.n	810636e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 810633a:	1d3b      	adds	r3, r7, #4
 810633c:	3304      	adds	r3, #4
 810633e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8106340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106342:	2b00      	cmp	r3, #0
 8106344:	d10b      	bne.n	810635e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8106346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810634a:	f383 8811 	msr	BASEPRI, r3
 810634e:	f3bf 8f6f 	isb	sy
 8106352:	f3bf 8f4f 	dsb	sy
 8106356:	61fb      	str	r3, [r7, #28]
}
 8106358:	bf00      	nop
 810635a:	bf00      	nop
 810635c:	e7fd      	b.n	810635a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 810635e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106360:	681b      	ldr	r3, [r3, #0]
 8106362:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8106364:	6850      	ldr	r0, [r2, #4]
 8106366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8106368:	6892      	ldr	r2, [r2, #8]
 810636a:	4611      	mov	r1, r2
 810636c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 810636e:	687b      	ldr	r3, [r7, #4]
 8106370:	2b00      	cmp	r3, #0
 8106372:	f2c0 80ae 	blt.w	81064d2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8106376:	68fb      	ldr	r3, [r7, #12]
 8106378:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 810637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810637c:	695b      	ldr	r3, [r3, #20]
 810637e:	2b00      	cmp	r3, #0
 8106380:	d004      	beq.n	810638c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8106382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106384:	3304      	adds	r3, #4
 8106386:	4618      	mov	r0, r3
 8106388:	f7fd fea0 	bl	81040cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 810638c:	463b      	mov	r3, r7
 810638e:	4618      	mov	r0, r3
 8106390:	f7ff ff6a 	bl	8106268 <prvSampleTimeNow>
 8106394:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8106396:	687b      	ldr	r3, [r7, #4]
 8106398:	2b09      	cmp	r3, #9
 810639a:	f200 8097 	bhi.w	81064cc <prvProcessReceivedCommands+0x1a0>
 810639e:	a201      	add	r2, pc, #4	@ (adr r2, 81063a4 <prvProcessReceivedCommands+0x78>)
 81063a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81063a4:	081063cd 	.word	0x081063cd
 81063a8:	081063cd 	.word	0x081063cd
 81063ac:	081063cd 	.word	0x081063cd
 81063b0:	08106443 	.word	0x08106443
 81063b4:	08106457 	.word	0x08106457
 81063b8:	081064a3 	.word	0x081064a3
 81063bc:	081063cd 	.word	0x081063cd
 81063c0:	081063cd 	.word	0x081063cd
 81063c4:	08106443 	.word	0x08106443
 81063c8:	08106457 	.word	0x08106457
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81063cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81063ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81063d2:	f043 0301 	orr.w	r3, r3, #1
 81063d6:	b2da      	uxtb	r2, r3
 81063d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81063da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 81063de:	68ba      	ldr	r2, [r7, #8]
 81063e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81063e2:	699b      	ldr	r3, [r3, #24]
 81063e4:	18d1      	adds	r1, r2, r3
 81063e6:	68bb      	ldr	r3, [r7, #8]
 81063e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 81063ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81063ec:	f7ff ff5c 	bl	81062a8 <prvInsertTimerInActiveList>
 81063f0:	4603      	mov	r3, r0
 81063f2:	2b00      	cmp	r3, #0
 81063f4:	d06c      	beq.n	81064d0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 81063f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81063f8:	6a1b      	ldr	r3, [r3, #32]
 81063fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81063fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 81063fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106400:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8106404:	f003 0304 	and.w	r3, r3, #4
 8106408:	2b00      	cmp	r3, #0
 810640a:	d061      	beq.n	81064d0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 810640c:	68ba      	ldr	r2, [r7, #8]
 810640e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106410:	699b      	ldr	r3, [r3, #24]
 8106412:	441a      	add	r2, r3
 8106414:	2300      	movs	r3, #0
 8106416:	9300      	str	r3, [sp, #0]
 8106418:	2300      	movs	r3, #0
 810641a:	2100      	movs	r1, #0
 810641c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810641e:	f7ff fe01 	bl	8106024 <xTimerGenericCommand>
 8106422:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8106424:	6a3b      	ldr	r3, [r7, #32]
 8106426:	2b00      	cmp	r3, #0
 8106428:	d152      	bne.n	81064d0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 810642a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810642e:	f383 8811 	msr	BASEPRI, r3
 8106432:	f3bf 8f6f 	isb	sy
 8106436:	f3bf 8f4f 	dsb	sy
 810643a:	61bb      	str	r3, [r7, #24]
}
 810643c:	bf00      	nop
 810643e:	bf00      	nop
 8106440:	e7fd      	b.n	810643e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8106442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106444:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8106448:	f023 0301 	bic.w	r3, r3, #1
 810644c:	b2da      	uxtb	r2, r3
 810644e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106450:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8106454:	e03d      	b.n	81064d2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8106456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106458:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810645c:	f043 0301 	orr.w	r3, r3, #1
 8106460:	b2da      	uxtb	r2, r3
 8106462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106464:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8106468:	68ba      	ldr	r2, [r7, #8]
 810646a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810646c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 810646e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106470:	699b      	ldr	r3, [r3, #24]
 8106472:	2b00      	cmp	r3, #0
 8106474:	d10b      	bne.n	810648e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8106476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810647a:	f383 8811 	msr	BASEPRI, r3
 810647e:	f3bf 8f6f 	isb	sy
 8106482:	f3bf 8f4f 	dsb	sy
 8106486:	617b      	str	r3, [r7, #20]
}
 8106488:	bf00      	nop
 810648a:	bf00      	nop
 810648c:	e7fd      	b.n	810648a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 810648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106490:	699a      	ldr	r2, [r3, #24]
 8106492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106494:	18d1      	adds	r1, r2, r3
 8106496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 810649a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 810649c:	f7ff ff04 	bl	81062a8 <prvInsertTimerInActiveList>
					break;
 81064a0:	e017      	b.n	81064d2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 81064a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81064a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81064a8:	f003 0302 	and.w	r3, r3, #2
 81064ac:	2b00      	cmp	r3, #0
 81064ae:	d103      	bne.n	81064b8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 81064b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81064b2:	f7fd fc61 	bl	8103d78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 81064b6:	e00c      	b.n	81064d2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81064b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81064ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81064be:	f023 0301 	bic.w	r3, r3, #1
 81064c2:	b2da      	uxtb	r2, r3
 81064c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81064c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 81064ca:	e002      	b.n	81064d2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 81064cc:	bf00      	nop
 81064ce:	e000      	b.n	81064d2 <prvProcessReceivedCommands+0x1a6>
					break;
 81064d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 81064d2:	4b08      	ldr	r3, [pc, #32]	@ (81064f4 <prvProcessReceivedCommands+0x1c8>)
 81064d4:	681b      	ldr	r3, [r3, #0]
 81064d6:	1d39      	adds	r1, r7, #4
 81064d8:	2200      	movs	r2, #0
 81064da:	4618      	mov	r0, r3
 81064dc:	f7fe fb20 	bl	8104b20 <xQueueReceive>
 81064e0:	4603      	mov	r3, r0
 81064e2:	2b00      	cmp	r3, #0
 81064e4:	f47f af26 	bne.w	8106334 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 81064e8:	bf00      	nop
 81064ea:	bf00      	nop
 81064ec:	3730      	adds	r7, #48	@ 0x30
 81064ee:	46bd      	mov	sp, r7
 81064f0:	bd80      	pop	{r7, pc}
 81064f2:	bf00      	nop
 81064f4:	10004968 	.word	0x10004968

081064f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 81064f8:	b580      	push	{r7, lr}
 81064fa:	b088      	sub	sp, #32
 81064fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 81064fe:	e049      	b.n	8106594 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8106500:	4b2e      	ldr	r3, [pc, #184]	@ (81065bc <prvSwitchTimerLists+0xc4>)
 8106502:	681b      	ldr	r3, [r3, #0]
 8106504:	68db      	ldr	r3, [r3, #12]
 8106506:	681b      	ldr	r3, [r3, #0]
 8106508:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810650a:	4b2c      	ldr	r3, [pc, #176]	@ (81065bc <prvSwitchTimerLists+0xc4>)
 810650c:	681b      	ldr	r3, [r3, #0]
 810650e:	68db      	ldr	r3, [r3, #12]
 8106510:	68db      	ldr	r3, [r3, #12]
 8106512:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8106514:	68fb      	ldr	r3, [r7, #12]
 8106516:	3304      	adds	r3, #4
 8106518:	4618      	mov	r0, r3
 810651a:	f7fd fdd7 	bl	81040cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810651e:	68fb      	ldr	r3, [r7, #12]
 8106520:	6a1b      	ldr	r3, [r3, #32]
 8106522:	68f8      	ldr	r0, [r7, #12]
 8106524:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8106526:	68fb      	ldr	r3, [r7, #12]
 8106528:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 810652c:	f003 0304 	and.w	r3, r3, #4
 8106530:	2b00      	cmp	r3, #0
 8106532:	d02f      	beq.n	8106594 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8106534:	68fb      	ldr	r3, [r7, #12]
 8106536:	699b      	ldr	r3, [r3, #24]
 8106538:	693a      	ldr	r2, [r7, #16]
 810653a:	4413      	add	r3, r2
 810653c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 810653e:	68ba      	ldr	r2, [r7, #8]
 8106540:	693b      	ldr	r3, [r7, #16]
 8106542:	429a      	cmp	r2, r3
 8106544:	d90e      	bls.n	8106564 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8106546:	68fb      	ldr	r3, [r7, #12]
 8106548:	68ba      	ldr	r2, [r7, #8]
 810654a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 810654c:	68fb      	ldr	r3, [r7, #12]
 810654e:	68fa      	ldr	r2, [r7, #12]
 8106550:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8106552:	4b1a      	ldr	r3, [pc, #104]	@ (81065bc <prvSwitchTimerLists+0xc4>)
 8106554:	681a      	ldr	r2, [r3, #0]
 8106556:	68fb      	ldr	r3, [r7, #12]
 8106558:	3304      	adds	r3, #4
 810655a:	4619      	mov	r1, r3
 810655c:	4610      	mov	r0, r2
 810655e:	f7fd fd7c 	bl	810405a <vListInsert>
 8106562:	e017      	b.n	8106594 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8106564:	2300      	movs	r3, #0
 8106566:	9300      	str	r3, [sp, #0]
 8106568:	2300      	movs	r3, #0
 810656a:	693a      	ldr	r2, [r7, #16]
 810656c:	2100      	movs	r1, #0
 810656e:	68f8      	ldr	r0, [r7, #12]
 8106570:	f7ff fd58 	bl	8106024 <xTimerGenericCommand>
 8106574:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8106576:	687b      	ldr	r3, [r7, #4]
 8106578:	2b00      	cmp	r3, #0
 810657a:	d10b      	bne.n	8106594 <prvSwitchTimerLists+0x9c>
	__asm volatile
 810657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106580:	f383 8811 	msr	BASEPRI, r3
 8106584:	f3bf 8f6f 	isb	sy
 8106588:	f3bf 8f4f 	dsb	sy
 810658c:	603b      	str	r3, [r7, #0]
}
 810658e:	bf00      	nop
 8106590:	bf00      	nop
 8106592:	e7fd      	b.n	8106590 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8106594:	4b09      	ldr	r3, [pc, #36]	@ (81065bc <prvSwitchTimerLists+0xc4>)
 8106596:	681b      	ldr	r3, [r3, #0]
 8106598:	681b      	ldr	r3, [r3, #0]
 810659a:	2b00      	cmp	r3, #0
 810659c:	d1b0      	bne.n	8106500 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 810659e:	4b07      	ldr	r3, [pc, #28]	@ (81065bc <prvSwitchTimerLists+0xc4>)
 81065a0:	681b      	ldr	r3, [r3, #0]
 81065a2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 81065a4:	4b06      	ldr	r3, [pc, #24]	@ (81065c0 <prvSwitchTimerLists+0xc8>)
 81065a6:	681b      	ldr	r3, [r3, #0]
 81065a8:	4a04      	ldr	r2, [pc, #16]	@ (81065bc <prvSwitchTimerLists+0xc4>)
 81065aa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 81065ac:	4a04      	ldr	r2, [pc, #16]	@ (81065c0 <prvSwitchTimerLists+0xc8>)
 81065ae:	697b      	ldr	r3, [r7, #20]
 81065b0:	6013      	str	r3, [r2, #0]
}
 81065b2:	bf00      	nop
 81065b4:	3718      	adds	r7, #24
 81065b6:	46bd      	mov	sp, r7
 81065b8:	bd80      	pop	{r7, pc}
 81065ba:	bf00      	nop
 81065bc:	10004960 	.word	0x10004960
 81065c0:	10004964 	.word	0x10004964

081065c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 81065c4:	b580      	push	{r7, lr}
 81065c6:	b082      	sub	sp, #8
 81065c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 81065ca:	f7fd fedd 	bl	8104388 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 81065ce:	4b15      	ldr	r3, [pc, #84]	@ (8106624 <prvCheckForValidListAndQueue+0x60>)
 81065d0:	681b      	ldr	r3, [r3, #0]
 81065d2:	2b00      	cmp	r3, #0
 81065d4:	d120      	bne.n	8106618 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 81065d6:	4814      	ldr	r0, [pc, #80]	@ (8106628 <prvCheckForValidListAndQueue+0x64>)
 81065d8:	f7fd fcee 	bl	8103fb8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 81065dc:	4813      	ldr	r0, [pc, #76]	@ (810662c <prvCheckForValidListAndQueue+0x68>)
 81065de:	f7fd fceb 	bl	8103fb8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 81065e2:	4b13      	ldr	r3, [pc, #76]	@ (8106630 <prvCheckForValidListAndQueue+0x6c>)
 81065e4:	4a10      	ldr	r2, [pc, #64]	@ (8106628 <prvCheckForValidListAndQueue+0x64>)
 81065e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 81065e8:	4b12      	ldr	r3, [pc, #72]	@ (8106634 <prvCheckForValidListAndQueue+0x70>)
 81065ea:	4a10      	ldr	r2, [pc, #64]	@ (810662c <prvCheckForValidListAndQueue+0x68>)
 81065ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 81065ee:	2300      	movs	r3, #0
 81065f0:	9300      	str	r3, [sp, #0]
 81065f2:	4b11      	ldr	r3, [pc, #68]	@ (8106638 <prvCheckForValidListAndQueue+0x74>)
 81065f4:	4a11      	ldr	r2, [pc, #68]	@ (810663c <prvCheckForValidListAndQueue+0x78>)
 81065f6:	2110      	movs	r1, #16
 81065f8:	200a      	movs	r0, #10
 81065fa:	f7fe f851 	bl	81046a0 <xQueueGenericCreateStatic>
 81065fe:	4603      	mov	r3, r0
 8106600:	4a08      	ldr	r2, [pc, #32]	@ (8106624 <prvCheckForValidListAndQueue+0x60>)
 8106602:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8106604:	4b07      	ldr	r3, [pc, #28]	@ (8106624 <prvCheckForValidListAndQueue+0x60>)
 8106606:	681b      	ldr	r3, [r3, #0]
 8106608:	2b00      	cmp	r3, #0
 810660a:	d005      	beq.n	8106618 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 810660c:	4b05      	ldr	r3, [pc, #20]	@ (8106624 <prvCheckForValidListAndQueue+0x60>)
 810660e:	681b      	ldr	r3, [r3, #0]
 8106610:	490b      	ldr	r1, [pc, #44]	@ (8106640 <prvCheckForValidListAndQueue+0x7c>)
 8106612:	4618      	mov	r0, r3
 8106614:	f7fe fc76 	bl	8104f04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8106618:	f7fd fee8 	bl	81043ec <vPortExitCritical>
}
 810661c:	bf00      	nop
 810661e:	46bd      	mov	sp, r7
 8106620:	bd80      	pop	{r7, pc}
 8106622:	bf00      	nop
 8106624:	10004968 	.word	0x10004968
 8106628:	10004938 	.word	0x10004938
 810662c:	1000494c 	.word	0x1000494c
 8106630:	10004960 	.word	0x10004960
 8106634:	10004964 	.word	0x10004964
 8106638:	10004a14 	.word	0x10004a14
 810663c:	10004974 	.word	0x10004974
 8106640:	081066ec 	.word	0x081066ec

08106644 <memset>:
 8106644:	4402      	add	r2, r0
 8106646:	4603      	mov	r3, r0
 8106648:	4293      	cmp	r3, r2
 810664a:	d100      	bne.n	810664e <memset+0xa>
 810664c:	4770      	bx	lr
 810664e:	f803 1b01 	strb.w	r1, [r3], #1
 8106652:	e7f9      	b.n	8106648 <memset+0x4>

08106654 <__libc_init_array>:
 8106654:	b570      	push	{r4, r5, r6, lr}
 8106656:	4d0d      	ldr	r5, [pc, #52]	@ (810668c <__libc_init_array+0x38>)
 8106658:	4c0d      	ldr	r4, [pc, #52]	@ (8106690 <__libc_init_array+0x3c>)
 810665a:	1b64      	subs	r4, r4, r5
 810665c:	10a4      	asrs	r4, r4, #2
 810665e:	2600      	movs	r6, #0
 8106660:	42a6      	cmp	r6, r4
 8106662:	d109      	bne.n	8106678 <__libc_init_array+0x24>
 8106664:	4d0b      	ldr	r5, [pc, #44]	@ (8106694 <__libc_init_array+0x40>)
 8106666:	4c0c      	ldr	r4, [pc, #48]	@ (8106698 <__libc_init_array+0x44>)
 8106668:	f000 f826 	bl	81066b8 <_init>
 810666c:	1b64      	subs	r4, r4, r5
 810666e:	10a4      	asrs	r4, r4, #2
 8106670:	2600      	movs	r6, #0
 8106672:	42a6      	cmp	r6, r4
 8106674:	d105      	bne.n	8106682 <__libc_init_array+0x2e>
 8106676:	bd70      	pop	{r4, r5, r6, pc}
 8106678:	f855 3b04 	ldr.w	r3, [r5], #4
 810667c:	4798      	blx	r3
 810667e:	3601      	adds	r6, #1
 8106680:	e7ee      	b.n	8106660 <__libc_init_array+0xc>
 8106682:	f855 3b04 	ldr.w	r3, [r5], #4
 8106686:	4798      	blx	r3
 8106688:	3601      	adds	r6, #1
 810668a:	e7f2      	b.n	8106672 <__libc_init_array+0x1e>
 810668c:	08106728 	.word	0x08106728
 8106690:	08106728 	.word	0x08106728
 8106694:	08106728 	.word	0x08106728
 8106698:	0810672c 	.word	0x0810672c

0810669c <memcpy>:
 810669c:	440a      	add	r2, r1
 810669e:	4291      	cmp	r1, r2
 81066a0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 81066a4:	d100      	bne.n	81066a8 <memcpy+0xc>
 81066a6:	4770      	bx	lr
 81066a8:	b510      	push	{r4, lr}
 81066aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 81066ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 81066b2:	4291      	cmp	r1, r2
 81066b4:	d1f9      	bne.n	81066aa <memcpy+0xe>
 81066b6:	bd10      	pop	{r4, pc}

081066b8 <_init>:
 81066b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81066ba:	bf00      	nop
 81066bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81066be:	bc08      	pop	{r3}
 81066c0:	469e      	mov	lr, r3
 81066c2:	4770      	bx	lr

081066c4 <_fini>:
 81066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81066c6:	bf00      	nop
 81066c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81066ca:	bc08      	pop	{r3}
 81066cc:	469e      	mov	lr, r3
 81066ce:	4770      	bx	lr
