
5. Printing statistics.

=== signedmul ===

   Number of wires:                 21
   Number of wire bits:            278
   Number of public wires:          14
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add_16                         3
     $dff_1                          4
     $dff_15                         2
     $dff_32                         1
     $eq_1                           1
     $mul_32                         1
     $mux_16                         3
     $not_16                         3
     $sdff_1                         2

=== vecmat_mul ===

   Number of wires:                  5
   Number of wire bits:           3074
   Number of public wires:           5
   Number of public wire bits:    3074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     signedmul                      64

=== design hierarchy ===

   vecmat_mul                        1
     signedmul                      64

   Number of wires:               1349
   Number of wire bits:          20866
   Number of public wires:         901
   Number of public wire bits:   14658
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1280
     $add_16                       192
     $dff_1                        256
     $dff_15                       128
     $dff_32                        64
     $eq_1                          64
     $mul_32                        64
     $mux_16                       192
     $not_16                       192
     $sdff_1                       128

