

================================================================
== Vitis HLS Report for 'systolic_array_k_12_Loop_data_drain_AB_proc326'
================================================================
* Date:           Tue Sep  5 22:48:28 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14| 46.662 ns | 46.662 ns |   14|   14|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_AB  |       12|       12|         2|          1|          1|    12|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        6|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|      151|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_4ns_4ns_4_1_1_U2765  |Bert_layer_add_4ns_4ns_4_1_1  |        0|   0|  0|   6|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                               |                              |        0|   0|  0|   6|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln203_fu_109_p2              |   icmp   |   0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  19|          10|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_4_blk_n         |   9|          2|    1|          2|
    |A_fifo_1_4_blk_n         |   9|          2|    1|          2|
    |A_fifo_2_4_blk_n         |   9|          2|    1|          2|
    |A_fifo_3_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_0_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_1_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_2_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_3_4_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_reg_98                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|   15|         33|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln203_reg_121       |  1|   0|    1|          0|
    |k_reg_98                 |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_done             | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|A_fifo_0_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_0_4                   |    pointer   |
|A_fifo_0_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_0_4                   |    pointer   |
|A_fifo_0_4_read     | out |    1|   ap_fifo  |                   A_fifo_0_4                   |    pointer   |
|A_fifo_1_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_1_4                   |    pointer   |
|A_fifo_1_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_1_4                   |    pointer   |
|A_fifo_1_4_read     | out |    1|   ap_fifo  |                   A_fifo_1_4                   |    pointer   |
|A_fifo_2_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_2_4                   |    pointer   |
|A_fifo_2_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_2_4                   |    pointer   |
|A_fifo_2_4_read     | out |    1|   ap_fifo  |                   A_fifo_2_4                   |    pointer   |
|A_fifo_3_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_3_4                   |    pointer   |
|A_fifo_3_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_3_4                   |    pointer   |
|A_fifo_3_4_read     | out |    1|   ap_fifo  |                   A_fifo_3_4                   |    pointer   |
|B_fifo_0_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_0_4                   |    pointer   |
|B_fifo_0_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_0_4                   |    pointer   |
|B_fifo_0_4_read     | out |    1|   ap_fifo  |                   B_fifo_0_4                   |    pointer   |
|B_fifo_1_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_1_4                   |    pointer   |
|B_fifo_1_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_1_4                   |    pointer   |
|B_fifo_1_4_read     | out |    1|   ap_fifo  |                   B_fifo_1_4                   |    pointer   |
|B_fifo_2_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_2_4                   |    pointer   |
|B_fifo_2_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_2_4                   |    pointer   |
|B_fifo_2_4_read     | out |    1|   ap_fifo  |                   B_fifo_2_4                   |    pointer   |
|B_fifo_3_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_3_4                   |    pointer   |
|B_fifo_3_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_3_4                   |    pointer   |
|B_fifo_3_4_read     | out |    1|   ap_fifo  |                   B_fifo_3_4                   |    pointer   |
+--------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%br_ln203 = br void %.split32" [systolic_array.cpp:203]   --->   Operation 13 'br' 'br_ln203' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k = phi i4 %k_7, void %.split3.0, i4, void %newFuncRoot"   --->   Operation 14 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln203 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [systolic_array.cpp:203]   --->   Operation 15 'specloopname' 'specloopname_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln203 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [systolic_array.cpp:203]   --->   Operation 16 'specpipeline' 'specpipeline_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln203 = icmp_eq  i4 %k, i4" [systolic_array.cpp:203]   --->   Operation 17 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.33ns)   --->   "%k_7 = add i4 %k, i4" [systolic_array.cpp:203]   --->   Operation 19 'add' 'k_7' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %.split3.0, void %.split33.exitStub" [systolic_array.cpp:203]   --->   Operation 20 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 21 [1/1] (1.21ns)   --->   "%empty_1119 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_fifo_0_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 21 'read' 'empty_1119' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (1.21ns)   --->   "%empty_1120 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_fifo_1_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 22 'read' 'empty_1120' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (1.21ns)   --->   "%empty_1121 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_fifo_2_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 23 'read' 'empty_1121' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (1.21ns)   --->   "%empty_1122 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_fifo_3_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 24 'read' 'empty_1122' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (1.21ns)   --->   "%empty_1123 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_fifo_0_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 25 'read' 'empty_1123' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (1.21ns)   --->   "%empty_1124 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_fifo_1_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 26 'read' 'empty_1124' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (1.21ns)   --->   "%empty_1125 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_fifo_2_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 27 'read' 'empty_1125' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (1.21ns)   --->   "%empty_1126 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_fifo_3_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 28 'read' 'empty_1126' <Predicate = (!icmp_ln203)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln203 = br void %.split32" [systolic_array.cpp:203]   --->   Operation 29 'br' 'br_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln203           (br               ) [ 01110]
k                  (phi              ) [ 00100]
specloopname_ln203 (specloopname     ) [ 00000]
specpipeline_ln203 (specpipeline     ) [ 00000]
icmp_ln203         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
k_7                (add              ) [ 01110]
br_ln203           (br               ) [ 00000]
empty_1119         (read             ) [ 00000]
empty_1120         (read             ) [ 00000]
empty_1121         (read             ) [ 00000]
empty_1122         (read             ) [ 00000]
empty_1123         (read             ) [ 00000]
empty_1124         (read             ) [ 00000]
empty_1125         (read             ) [ 00000]
empty_1126         (read             ) [ 00000]
br_ln203           (br               ) [ 01110]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_0_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_1_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_fifo_2_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_3_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_fifo_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_fifo_1_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_fifo_2_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_fifo_3_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="empty_1119_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="24" slack="0"/>
<pin id="53" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1119/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="empty_1120_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="24" slack="0"/>
<pin id="58" dir="0" index="1" bw="24" slack="0"/>
<pin id="59" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1120/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_1121_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="24" slack="0"/>
<pin id="64" dir="0" index="1" bw="24" slack="0"/>
<pin id="65" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1121/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_1122_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1122/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_1123_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1123/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_1124_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1124/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_1125_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1125/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_1126_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1126/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="k_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln203_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_7_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="icmp_ln203_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="125" class="1005" name="k_7_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="48" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="102" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="102" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="109" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="115" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : A_fifo_0_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : A_fifo_1_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : A_fifo_2_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : A_fifo_3_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : B_fifo_0_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : B_fifo_1_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : B_fifo_2_4 | {3 }
	Port: systolic_array_k_12_Loop_data_drain_AB_proc326 : B_fifo_3_4 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln203 : 1
		k_7 : 1
		br_ln203 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln203_fu_109   |    0    |    9    |
|----------|-----------------------|---------|---------|
|    add   |       k_7_fu_115      |    0    |    6    |
|----------|-----------------------|---------|---------|
|          | empty_1119_read_fu_50 |    0    |    0    |
|          | empty_1120_read_fu_56 |    0    |    0    |
|          | empty_1121_read_fu_62 |    0    |    0    |
|   read   | empty_1122_read_fu_68 |    0    |    0    |
|          | empty_1123_read_fu_74 |    0    |    0    |
|          | empty_1124_read_fu_80 |    0    |    0    |
|          | empty_1125_read_fu_86 |    0    |    0    |
|          | empty_1126_read_fu_92 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    15   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln203_reg_121|    1   |
|    k_7_reg_125   |    4   |
|     k_reg_98     |    4   |
+------------------+--------+
|       Total      |    9   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   15   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   15   |
+-----------+--------+--------+
