// Seed: 1807292743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  assign id_4 = id_5 & -1 << id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd58
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  inout supply0 id_3;
  input wire id_2;
  input wire _id_1;
  assign id_4 = id_2 + id_3;
  assign id_3 = -1;
  wire [-1 'b0 %  id_1 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_4
  );
  wire [id_1 : -1] id_6;
  wire [ id_1 : 1] id_7;
endmodule
