"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[3998],{61158:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>i,contentTitle:()=>a,default:()=>l,frontMatter:()=>o,metadata:()=>c,toc:()=>u});var r=n(74848),s=n(28453);const o={},a=void 0,c={id:"FPGA-IC/RAM-\u4e09\u79cd\u6a21\u5f0f",title:"RAM-\u4e09\u79cd\u6a21\u5f0f",description:"readfirst\uff0cwritefirst\uff0cno_charge",source:"@site/docs/FPGA-IC/RAM-\u4e09\u79cd\u6a21\u5f0f.md",sourceDirName:"FPGA-IC",slug:"/FPGA-IC/RAM-\u4e09\u79cd\u6a21\u5f0f",permalink:"/docs/FPGA-IC/RAM-\u4e09\u79cd\u6a21\u5f0f",draft:!1,unlisted:!1,editUrl:"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/RAM-\u4e09\u79cd\u6a21\u5f0f.md",tags:[],version:"current",frontMatter:{},sidebar:"tutorialSidebar",previous:{title:"QuestaSim-\u4eff\u771fVIVADO-IP",permalink:"/docs/FPGA-IC/QuestaSim-\u4eff\u771fVIVADO-IP"},next:{title:"Register",permalink:"/docs/FPGA-IC/Register"}},i={},u=[];function d(e){const t={a:"a",p:"p",...(0,s.R)(),...e.components};return(0,r.jsxs)(t.p,{children:["read_first\uff0cwrite_first\uff0cno_charge\r\n",(0,r.jsx)(t.a,{href:"https://blog.csdn.net/bleauchat/article/details/88965307",children:"https://blog.csdn.net/bleauchat/article/details/88965307"})]})}function l(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,r.jsx)(t,{...e,children:(0,r.jsx)(d,{...e})}):d(e)}},28453:(e,t,n)=>{n.d(t,{R:()=>a,x:()=>c});var r=n(96540);const s={},o=r.createContext(s);function a(e){const t=r.useContext(o);return r.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:a(e.components),r.createElement(o.Provider,{value:t},e.children)}}}]);