<!DOCTYPE html>
<html lang=" en-US">

<head>
  <link rel="icon" type="image/png" sizes="32x32" href="/favicon/favicon-32x32.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/favicon/favicon-16x16.png">
  <link rel="manifest" href="/favicon/site.webmanifest">

  <link rel="alternate" type="application/rss+xml" title="RSS Feed for Zhiwei Li"
    href="https://lzwjava.github.io/feeds/feed.xml" />

  <title>Combinational Logic Circuits Guide</title>

  <script defer src='https://static.cloudflareinsights.com/beacon.min.js' 
          data-cf-beacon='{"token": "70fc8c466cc1445098b3fc6f209c22c2"}'>
  </script>

  <!-- 
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-66656236-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag() { dataLayer.push(arguments); }
    gtag('js', new Date());
    gtag('config', 'UA-66656236-1');
  </script>
   -->
  <meta charset="UTF-8">

  <!-- Begin Jekyll SEO tag v2.8.0 -->
<title>Combinational Logic Circuits Guide | Zhiwei Li</title>
<meta name="generator" content="Jekyll v3.10.0" />
<meta property="og:title" content="Combinational Logic Circuits Guide" />
<meta name="author" content="Zhiwei Li" />
<meta property="og:locale" content="en" />
<meta name="description" content="李智维" />
<meta property="og:description" content="李智维" />
<link rel="canonical" href="https://lzwjava.github.io/notes/2025-10-19-combinational-logic-circuits-en" />
<meta property="og:url" content="https://lzwjava.github.io/notes/2025-10-19-combinational-logic-circuits-en" />
<meta property="og:site_name" content="Zhiwei Li" />
<meta property="og:type" content="website" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Combinational Logic Circuits Guide" />
<meta name="twitter:site" content="@lzwjava" />
<meta name="twitter:creator" content="@lzwjava" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"WebPage","author":{"@type":"Person","name":"Zhiwei Li"},"description":"李智维","headline":"Combinational Logic Circuits Guide","url":"https://lzwjava.github.io/notes/2025-10-19-combinational-logic-circuits-en"}</script>
<!-- End Jekyll SEO tag -->


  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="theme-color" content="#157878">
  <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">

  <!-- Facebook Meta Tags -->
  <!-- <meta property="og:url" content="https://lzwjava.github.io"> -->
  <meta property="og:type" content="website">
  <!-- <meta property="og:title" content="Zhiwei Li's Blog">
  <meta property="og:description" content="A personal blog featuring programming insights and projects."> -->
  
  
  
  
  
  
  
  
  <meta property="og:image" content="https://lzwjava.github.io/assets/images/og/og4.jpg">

  <!-- Twitter Meta Tags -->
  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:site" content="@lzwjava">
  <meta property="twitter:domain" content="lzwjava.github.io">
  <!-- <meta property="twitter:url" content="https://lzwjava.github.io"> -->
  <!-- <meta name="twitter:title" content="Zhiwei Li's Blog">
  <meta name="twitter:description" content="A personal blog featuring programming insights and projects."> -->
  <meta name="twitter:image" content="https://lzwjava.github.io/assets/images/og/og4.jpg">


  <link rel="stylesheet" href="/assets/css/style.css?v=654650831ecf8938f52ac82541c28354f6cc3698">

  <!-- for mathjax support -->
  <script type="text/x-mathjax-config">
        MathJax.Hub.Config({
          tex2jax: {
            inlineMath: [ ['\\(','\\)'], ['$', '$']],
            displayMath: [ ['$$','$$'], ['\\[','\\]']],
            processEscapes: false
          },
          "HTML-CSS": { linebreaks: { automatic: true } },
          "CommonHTML": {
            linebreaks: { automatic: true }
          },
          TeX: { equationNumbers: { autoNumber: "AMS" } }
        });
      </script>

  <script type="text/javascript" async
    src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js?config=TeX-MML-AM_CHTML"></script>

  <script src="https://cdn.jsdelivr.net/npm/marked/marked.min.js"></script>

  <!-- <script src="/assets/js/donatePopup.js?v=654650831ecf8938f52ac82541c28354f6cc3698" defer></script> -->
</head>

<body>
  <main id="content" class="main-content post-content" role="main">
  

  

  


  <div class="title-row post-title-row">
    <h2 class="title post-title">
       Combinational Logic Circuits Guide | Generated by AI
    </h2>
  </div>

  <div class="button-container">
    <a href="/" class="button left-button">Home</a>

    <!-- PDF Button -->
     
    <!-- <a href="#" id="downloadPdfButton" class="button pdf-button" data-file-path="notes/2025-10-19-combinational-logic-circuits-en.md">PDF</a> -->

    <!-- Audio Button -->



    <!--  -->

        <!-- Date Button -->
    
      
      <!-- <span>notes2025-10-19-combinational-logic-circuits-en.md</span> -->
      

      <!-- <span></span> -->

      
        <a href="#" class="button">2025.10</a>
      
    

    <button id="themeTogglePost" class="button icon-button" aria-label="Toggle Theme" style="float: right;margin-bottom: 5px;">
      <!-- theme-icons.html -->
<svg id="sunIcon" xmlns="http://www.w3.org/2000/svg" width="24" height="24" fill="none" stroke="currentColor"
    stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="display: none;">
    <circle cx="12" cy="12" r="5"></circle>
    <line x1="12" y1="1" x2="12" y2="3"></line>
    <line x1="12" y1="21" x2="12" y2="23"></line>
    <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
    <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
    <line x1="1" y1="12" x2="3" y2="12"></line>
    <line x1="21" y1="12" x2="23" y2="12"></line>
    <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
    <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
</svg>

<svg id="moonIcon" xmlns="http://www.w3.org/2000/svg" width="24" height="24" fill="none" stroke="currentColor"
    stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="display: none;">
    <path d="M21 12.79A9 9 0 1 1 11.21 3a7 7 0 0 0 9.79 9.79z"></path>
</svg>
    </button>    

    <!-- Language Select Section -->
    
    
    
    
    
    
    

    
    <select id="languageSelect" class="button right-button">
        
        <option value="/combinational-logic-circuits-en" selected>English</option>
        <option value="/combinational-logic-circuits-zh" >中文</option>
        <option value="/combinational-logic-circuits-ja" >日本語</option>
        <option value="/combinational-logic-circuits-es" >Español</option>
        <option value="/combinational-logic-circuits-hi" >हिंदी</option>
        <option value="/combinational-logic-circuits-fr" >Français</option>
        <option value="/combinational-logic-circuits-de" >Deutsch</option>
        <option value="/combinational-logic-circuits-ar" >العربية</option>
        <option value="/combinational-logic-circuits-hant" >繁體中文</option>
    </select>
  </div>

  <!-- Audio player for text-to-speech -->
  <div class="audio-container">
    <audio id="audioPlayer" controls loop style="display:none;">
      <source id="audioSource" src="" type="audio/mp3">
      Your browser does not support the audio element.
    </audio>
  </div>

  <hr>

  <p>This guide covers the key concepts from the chapter on Combinational Logic Circuits in <em>Fundamentals of Electronic Technology (III)</em>. Combinational logic circuits are digital systems where the output depends only on the current inputs, with no memory elements (unlike sequential circuits). We’ll break it down into the specified sections: analysis and design, common modules, and hazards with elimination methods. The focus is on practical understanding, with examples and step-by-step explanations.</p>

<h2 id="1-analysis-and-design-of-combinational-logic">1. Analysis and Design of Combinational Logic</h2>

<h3 id="analysis">Analysis</h3>
<p>Analysis involves determining the output behavior of a given circuit from its gate-level description.</p>

<ul>
  <li><strong>Truth Tables</strong>: The foundation of analysis. List all possible input combinations and compute outputs.
    <ul>
      <li>For a circuit with <em>n</em> inputs, there are 2^n rows.</li>
      <li>
        <p>Example: Analyze a 2-input AND-OR circuit: Output = (A · B) + (A’ · B’) (where ‘ denotes NOT).</p>

        <table>
          <thead>
            <tr>
              <th>A</th>
              <th>B</th>
              <th>A · B</th>
              <th>A’ · B’</th>
              <th>Output</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
          </tbody>
        </table>

        <p>This simplifies to A XOR B (exclusive OR).</p>
      </li>
    </ul>
  </li>
  <li><strong>Karnaugh Maps (K-Maps)</strong>: Visual tool for simplifying Boolean expressions during analysis.
    <ul>
      <li>Plot minterms (1s) on a grid; group adjacent 1s (powers of 2) to find prime implicants.</li>
      <li>Reduces to Sum-of-Products (SOP) or Product-of-Sums (POS) form.</li>
    </ul>
  </li>
</ul>

<h3 id="design">Design</h3>
<p>Design starts from a problem specification (e.g., truth table or word description) and builds the circuit.</p>

<ul>
  <li><strong>Steps</strong>:
    <ol>
      <li>Derive the truth table from specs.</li>
      <li>Write the canonical SOP/POS expression (sum/product of minterms/maxterms).</li>
      <li>Simplify using K-Maps or Quine-McCluskey method.</li>
      <li>Implement with gates (AND, OR, NOT, NAND, NOR).</li>
    </ol>
  </li>
  <li><strong>Example Design</strong>: Design a circuit for a majority voter (output 1 if at least two of three inputs A, B, C are 1).
    <ul>
      <li>
        <p>Truth table (partial):</p>

        <table>
          <thead>
            <tr>
              <th>A</th>
              <th>B</th>
              <th>C</th>
              <th>Output</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
          </tbody>
        </table>
      </li>
      <li>K-Map (for SOP):
        <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>CD\AB | 00 | 01 | 11 | 10
------|----|----|----|----
00    | 0  | 0  | 0  | 0
01    | 0  | 0  | 1  | 0
11    | 0  | 1  | 1  | 1
10    | 0  | 1  | 1  | 0
</code></pre></div>        </div>
        <p>(Rows/cols labeled by Gray code.)</p>
      </li>
      <li>Simplified: F = AB + AC + BC.</li>
      <li>Gate implementation: Three AND gates for each term, one OR gate.</li>
    </ul>
  </li>
</ul>

<p>Tips: Always verify with simulation or re-analyze the final circuit.</p>

<h2 id="2-common-modules">2. Common Modules</h2>

<p>These are standard building blocks for larger systems, reducing design complexity.</p>

<h3 id="encoders">Encoders</h3>
<ul>
  <li>Convert active input(s) to binary code.</li>
  <li>Example: 4-to-2 Line Priority Encoder (inputs: Y3, Y2, Y1, Y0; outputs: A1, A0; valid flag V).
    <ul>
      <li>
        <p>Truth Table:</p>

        <table>
          <thead>
            <tr>
              <th>Y3</th>
              <th>Y2</th>
              <th>Y1</th>
              <th>Y0</th>
              <th>A1</th>
              <th>A0</th>
              <th>V</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>X</td>
              <td>0</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>X</td>
              <td>X</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>X</td>
              <td>X</td>
              <td>X</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>X</td>
              <td>X</td>
              <td>0</td>
            </tr>
          </tbody>
        </table>
      </li>
      <li>Logic: A1 = Y3 + Y2; A0 = Y3 + Y1; V = Y3 + Y2 + Y1 + Y0.</li>
      <li>Use: Keyboard input to binary.</li>
    </ul>
  </li>
</ul>

<h3 id="decoders">Decoders</h3>
<ul>
  <li>Opposite of encoders: Binary input to one-hot output (activate one line).</li>
  <li>Example: 2-to-4 Decoder (inputs: A1, A0; outputs: D0-D3).
    <ul>
      <li>
        <p>Truth Table:</p>

        <table>
          <thead>
            <tr>
              <th>A1</th>
              <th>A0</th>
              <th>D3</th>
              <th>D2</th>
              <th>D1</th>
              <th>D0</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
          </tbody>
        </table>
      </li>
      <li>Logic: D0 = A1’ · A0’; D1 = A1’ · A0; etc.</li>
      <li>Use: Memory addressing, 7-segment display drivers.</li>
    </ul>
  </li>
</ul>

<h3 id="multiplexers-mux">Multiplexers (MUX)</h3>
<ul>
  <li>Select one of many inputs to a single output based on select lines.</li>
  <li>Example: 4-to-1 MUX (inputs: I0-I3; selects: S1, S0; output: Y).
    <ul>
      <li>
        <p>Truth Table:</p>

        <table>
          <thead>
            <tr>
              <th>S1</th>
              <th>S0</th>
              <th>Y</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>I0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>I1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>I2</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>I3</td>
            </tr>
          </tbody>
        </table>
      </li>
      <li>Logic: Y = (S1’ · S0’ · I0) + (S1’ · S0 · I1) + (S1 · S0’ · I2) + (S1 · S0 · I3).</li>
      <li>Cascading: Build larger MUX (e.g., 8-to-1 from two 4-to-1).</li>
      <li>Use: Data routing, function generators (implement any n-var function with 2^n-to-1 MUX).</li>
    </ul>
  </li>
</ul>

<h2 id="3-hazards-and-elimination-methods">3. Hazards and Elimination Methods</h2>

<p>Hazards are unwanted glitches (temporary incorrect outputs) due to timing differences in gate delays, even if the steady-state logic is correct.</p>

<h3 id="types-of-hazards">Types of Hazards</h3>
<ul>
  <li><strong>Static Hazard</strong>: Output should stay constant (0→0 or 1→1) but glitches.
    <ul>
      <li>Static-1: Due to missing product term in SOP (e.g., transition where two terms overlap insufficiently).</li>
    </ul>
  </li>
  <li><strong>Dynamic Hazard</strong>: Output should change (0→1 or 1→0) but oscillates multiple times.
    <ul>
      <li>More complex, often from multiple static hazards.</li>
    </ul>
  </li>
  <li><strong>Detection</strong>: Use timing diagrams or hazard covers on K-Maps (check adjacent 1s for single-variable changes).</li>
</ul>

<p>Example: SOP circuit F = AB + A’C (static-1 hazard on A=1, B:0→1, C=1; glitch if AB term delays).</p>

<h3 id="elimination-methods">Elimination Methods</h3>
<ul>
  <li><strong>Add Redundant Terms (Hazard Covers)</strong>:
    <ul>
      <li>In K-Map, add extra implicants to cover transitions (e.g., add AC for the example: F = AB + A’C + AC).</li>
      <li>Ensures overlap during changes; increases gate count but eliminates glitches.</li>
    </ul>
  </li>
  <li><strong>Use Hazard-Free Implementations</strong>:
    <ul>
      <li>Essential Prime Implicants (EPIs) + consensus terms.</li>
      <li>For dynamic: Ensure single transition per variable.</li>
    </ul>
  </li>
  <li><strong>Other Techniques</strong>:
    <ul>
      <li>Balanced delays (equalize gate paths, impractical in VLSI).</li>
      <li>Latch-based fixes (but that’s sequential).</li>
      <li>Simulation tools for verification.</li>
    </ul>
  </li>
</ul>

<p>Tips: Hazards are critical in high-speed designs; always check single-input changes.</p>

<h2 id="summary-and-practice-tips">Summary and Practice Tips</h2>
<ul>
  <li><strong>Key Takeaway</strong>: Combinational logic is about mapping inputs to outputs efficiently. Master truth tables and K-Maps—they’re used everywhere.</li>
  <li><strong>Practice</strong>: Design a full adder using MUX; analyze a decoder for hazards.</li>
  <li><strong>Next Steps</strong>: Move to sequential logic for memory elements.</li>
</ul>

<p>For deeper dives, refer to standard texts like Mano’s <em>Digital Design</em>.</p>

<p><a href="https://www.pearson.com/us/higher-education/program/Morris-Mano-Digital-Design-with-an-Introduction-to-the-Verilog-HDL-5th-Edition/PGM110392.html">Digital Design by M. Morris Mano</a><br />
<a href="https://www.mheducation.com/highered/product/fundamentals-digital-logic-verilog-design-brown-vranesic/M9780073380544.html">Fundamentals of Digital Logic with Verilog Design by Brown and Vranesic</a></p>


  <hr>

  <div class="button-container">
    <a href="/" class="button left-button">Back</a>


    
      <p class="model">x-ai/grok-4-fast</p>
    

    
    
    <a href="/donate-en" class="button right-button">Donate</a>
  </div>
</main>

<script src="/assets/js/dark-mode.js"></script>
<script src="/assets/js/audio.js" defer></script>
<script src="/assets/js/pdf.js" defer></script>
<script>
    document.getElementById('languageSelect').addEventListener('change', function() {
        var selectedValue = this.value;
        if (selectedValue) {
            window.location.href = selectedValue;
        }
    });
</script>

</body>

</html>
