
art_pi2_exp_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b34  700002b0  700002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b2c  70010de8  70010de8  00011de8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  70011914  70011914  00013770  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  70011914  70011914  00012914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  7001191c  7001191c  00013770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  7001191c  7001191c  0001291c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  70011928  70011928  00012928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000770  24000000  7001192c  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000944  24000770  7001209c  00013770  2**3
                  ALLOC
 10 ._user_heap_stack 00008200  20000000  20000000  00001000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00013770  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002919a  00000000  00000000  0001379e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005ccd  00000000  00000000  0003c938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023c0  00000000  00000000  00042608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b90  00000000  00000000  000449c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a9b9  00000000  00000000  00046558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000306ac  00000000  00000000  00080f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015f288  00000000  00000000  000b15bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00210845  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a87c  00000000  00000000  00210888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0021b104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	24000770 	.word	0x24000770
700002cc:	00000000 	.word	0x00000000
700002d0:	70010dcc 	.word	0x70010dcc

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	24000774 	.word	0x24000774
700002ec:	70010dcc 	.word	0x70010dcc

700002f0 <strlen>:
700002f0:	4603      	mov	r3, r0
700002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
700002f6:	2a00      	cmp	r2, #0
700002f8:	d1fb      	bne.n	700002f2 <strlen+0x2>
700002fa:	1a18      	subs	r0, r3, r0
700002fc:	3801      	subs	r0, #1
700002fe:	4770      	bx	lr

70000300 <memchr>:
70000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
70000304:	2a10      	cmp	r2, #16
70000306:	db2b      	blt.n	70000360 <memchr+0x60>
70000308:	f010 0f07 	tst.w	r0, #7
7000030c:	d008      	beq.n	70000320 <memchr+0x20>
7000030e:	f810 3b01 	ldrb.w	r3, [r0], #1
70000312:	3a01      	subs	r2, #1
70000314:	428b      	cmp	r3, r1
70000316:	d02d      	beq.n	70000374 <memchr+0x74>
70000318:	f010 0f07 	tst.w	r0, #7
7000031c:	b342      	cbz	r2, 70000370 <memchr+0x70>
7000031e:	d1f6      	bne.n	7000030e <memchr+0xe>
70000320:	b4f0      	push	{r4, r5, r6, r7}
70000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
70000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
7000032a:	f022 0407 	bic.w	r4, r2, #7
7000032e:	f07f 0700 	mvns.w	r7, #0
70000332:	2300      	movs	r3, #0
70000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
70000338:	3c08      	subs	r4, #8
7000033a:	ea85 0501 	eor.w	r5, r5, r1
7000033e:	ea86 0601 	eor.w	r6, r6, r1
70000342:	fa85 f547 	uadd8	r5, r5, r7
70000346:	faa3 f587 	sel	r5, r3, r7
7000034a:	fa86 f647 	uadd8	r6, r6, r7
7000034e:	faa5 f687 	sel	r6, r5, r7
70000352:	b98e      	cbnz	r6, 70000378 <memchr+0x78>
70000354:	d1ee      	bne.n	70000334 <memchr+0x34>
70000356:	bcf0      	pop	{r4, r5, r6, r7}
70000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
7000035c:	f002 0207 	and.w	r2, r2, #7
70000360:	b132      	cbz	r2, 70000370 <memchr+0x70>
70000362:	f810 3b01 	ldrb.w	r3, [r0], #1
70000366:	3a01      	subs	r2, #1
70000368:	ea83 0301 	eor.w	r3, r3, r1
7000036c:	b113      	cbz	r3, 70000374 <memchr+0x74>
7000036e:	d1f8      	bne.n	70000362 <memchr+0x62>
70000370:	2000      	movs	r0, #0
70000372:	4770      	bx	lr
70000374:	3801      	subs	r0, #1
70000376:	4770      	bx	lr
70000378:	2d00      	cmp	r5, #0
7000037a:	bf06      	itte	eq
7000037c:	4635      	moveq	r5, r6
7000037e:	3803      	subeq	r0, #3
70000380:	3807      	subne	r0, #7
70000382:	f015 0f01 	tst.w	r5, #1
70000386:	d107      	bne.n	70000398 <memchr+0x98>
70000388:	3001      	adds	r0, #1
7000038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
7000038e:	bf02      	ittt	eq
70000390:	3001      	addeq	r0, #1
70000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
70000396:	3001      	addeq	r0, #1
70000398:	bcf0      	pop	{r4, r5, r6, r7}
7000039a:	3801      	subs	r0, #1
7000039c:	4770      	bx	lr
7000039e:	bf00      	nop

700003a0 <__aeabi_drsub>:
700003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
700003a4:	e002      	b.n	700003ac <__adddf3>
700003a6:	bf00      	nop

700003a8 <__aeabi_dsub>:
700003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

700003ac <__adddf3>:
700003ac:	b530      	push	{r4, r5, lr}
700003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
700003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
700003b6:	ea94 0f05 	teq	r4, r5
700003ba:	bf08      	it	eq
700003bc:	ea90 0f02 	teqeq	r0, r2
700003c0:	bf1f      	itttt	ne
700003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
700003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
700003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
700003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
700003d2:	f000 80e2 	beq.w	7000059a <__adddf3+0x1ee>
700003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
700003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
700003de:	bfb8      	it	lt
700003e0:	426d      	neglt	r5, r5
700003e2:	dd0c      	ble.n	700003fe <__adddf3+0x52>
700003e4:	442c      	add	r4, r5
700003e6:	ea80 0202 	eor.w	r2, r0, r2
700003ea:	ea81 0303 	eor.w	r3, r1, r3
700003ee:	ea82 0000 	eor.w	r0, r2, r0
700003f2:	ea83 0101 	eor.w	r1, r3, r1
700003f6:	ea80 0202 	eor.w	r2, r0, r2
700003fa:	ea81 0303 	eor.w	r3, r1, r3
700003fe:	2d36      	cmp	r5, #54	@ 0x36
70000400:	bf88      	it	hi
70000402:	bd30      	pophi	{r4, r5, pc}
70000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
70000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
7000040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
70000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
70000414:	d002      	beq.n	7000041c <__adddf3+0x70>
70000416:	4240      	negs	r0, r0
70000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
7000041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
70000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
70000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
70000428:	d002      	beq.n	70000430 <__adddf3+0x84>
7000042a:	4252      	negs	r2, r2
7000042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
70000430:	ea94 0f05 	teq	r4, r5
70000434:	f000 80a7 	beq.w	70000586 <__adddf3+0x1da>
70000438:	f1a4 0401 	sub.w	r4, r4, #1
7000043c:	f1d5 0e20 	rsbs	lr, r5, #32
70000440:	db0d      	blt.n	7000045e <__adddf3+0xb2>
70000442:	fa02 fc0e 	lsl.w	ip, r2, lr
70000446:	fa22 f205 	lsr.w	r2, r2, r5
7000044a:	1880      	adds	r0, r0, r2
7000044c:	f141 0100 	adc.w	r1, r1, #0
70000450:	fa03 f20e 	lsl.w	r2, r3, lr
70000454:	1880      	adds	r0, r0, r2
70000456:	fa43 f305 	asr.w	r3, r3, r5
7000045a:	4159      	adcs	r1, r3
7000045c:	e00e      	b.n	7000047c <__adddf3+0xd0>
7000045e:	f1a5 0520 	sub.w	r5, r5, #32
70000462:	f10e 0e20 	add.w	lr, lr, #32
70000466:	2a01      	cmp	r2, #1
70000468:	fa03 fc0e 	lsl.w	ip, r3, lr
7000046c:	bf28      	it	cs
7000046e:	f04c 0c02 	orrcs.w	ip, ip, #2
70000472:	fa43 f305 	asr.w	r3, r3, r5
70000476:	18c0      	adds	r0, r0, r3
70000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
7000047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
70000480:	d507      	bpl.n	70000492 <__adddf3+0xe6>
70000482:	f04f 0e00 	mov.w	lr, #0
70000486:	f1dc 0c00 	rsbs	ip, ip, #0
7000048a:	eb7e 0000 	sbcs.w	r0, lr, r0
7000048e:	eb6e 0101 	sbc.w	r1, lr, r1
70000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
70000496:	d31b      	bcc.n	700004d0 <__adddf3+0x124>
70000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
7000049c:	d30c      	bcc.n	700004b8 <__adddf3+0x10c>
7000049e:	0849      	lsrs	r1, r1, #1
700004a0:	ea5f 0030 	movs.w	r0, r0, rrx
700004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
700004a8:	f104 0401 	add.w	r4, r4, #1
700004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
700004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
700004b4:	f080 809a 	bcs.w	700005ec <__adddf3+0x240>
700004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
700004bc:	bf08      	it	eq
700004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
700004c2:	f150 0000 	adcs.w	r0, r0, #0
700004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
700004ca:	ea41 0105 	orr.w	r1, r1, r5
700004ce:	bd30      	pop	{r4, r5, pc}
700004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
700004d4:	4140      	adcs	r0, r0
700004d6:	eb41 0101 	adc.w	r1, r1, r1
700004da:	3c01      	subs	r4, #1
700004dc:	bf28      	it	cs
700004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
700004e2:	d2e9      	bcs.n	700004b8 <__adddf3+0x10c>
700004e4:	f091 0f00 	teq	r1, #0
700004e8:	bf04      	itt	eq
700004ea:	4601      	moveq	r1, r0
700004ec:	2000      	moveq	r0, #0
700004ee:	fab1 f381 	clz	r3, r1
700004f2:	bf08      	it	eq
700004f4:	3320      	addeq	r3, #32
700004f6:	f1a3 030b 	sub.w	r3, r3, #11
700004fa:	f1b3 0220 	subs.w	r2, r3, #32
700004fe:	da0c      	bge.n	7000051a <__adddf3+0x16e>
70000500:	320c      	adds	r2, #12
70000502:	dd08      	ble.n	70000516 <__adddf3+0x16a>
70000504:	f102 0c14 	add.w	ip, r2, #20
70000508:	f1c2 020c 	rsb	r2, r2, #12
7000050c:	fa01 f00c 	lsl.w	r0, r1, ip
70000510:	fa21 f102 	lsr.w	r1, r1, r2
70000514:	e00c      	b.n	70000530 <__adddf3+0x184>
70000516:	f102 0214 	add.w	r2, r2, #20
7000051a:	bfd8      	it	le
7000051c:	f1c2 0c20 	rsble	ip, r2, #32
70000520:	fa01 f102 	lsl.w	r1, r1, r2
70000524:	fa20 fc0c 	lsr.w	ip, r0, ip
70000528:	bfdc      	itt	le
7000052a:	ea41 010c 	orrle.w	r1, r1, ip
7000052e:	4090      	lslle	r0, r2
70000530:	1ae4      	subs	r4, r4, r3
70000532:	bfa2      	ittt	ge
70000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
70000538:	4329      	orrge	r1, r5
7000053a:	bd30      	popge	{r4, r5, pc}
7000053c:	ea6f 0404 	mvn.w	r4, r4
70000540:	3c1f      	subs	r4, #31
70000542:	da1c      	bge.n	7000057e <__adddf3+0x1d2>
70000544:	340c      	adds	r4, #12
70000546:	dc0e      	bgt.n	70000566 <__adddf3+0x1ba>
70000548:	f104 0414 	add.w	r4, r4, #20
7000054c:	f1c4 0220 	rsb	r2, r4, #32
70000550:	fa20 f004 	lsr.w	r0, r0, r4
70000554:	fa01 f302 	lsl.w	r3, r1, r2
70000558:	ea40 0003 	orr.w	r0, r0, r3
7000055c:	fa21 f304 	lsr.w	r3, r1, r4
70000560:	ea45 0103 	orr.w	r1, r5, r3
70000564:	bd30      	pop	{r4, r5, pc}
70000566:	f1c4 040c 	rsb	r4, r4, #12
7000056a:	f1c4 0220 	rsb	r2, r4, #32
7000056e:	fa20 f002 	lsr.w	r0, r0, r2
70000572:	fa01 f304 	lsl.w	r3, r1, r4
70000576:	ea40 0003 	orr.w	r0, r0, r3
7000057a:	4629      	mov	r1, r5
7000057c:	bd30      	pop	{r4, r5, pc}
7000057e:	fa21 f004 	lsr.w	r0, r1, r4
70000582:	4629      	mov	r1, r5
70000584:	bd30      	pop	{r4, r5, pc}
70000586:	f094 0f00 	teq	r4, #0
7000058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
7000058e:	bf06      	itte	eq
70000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
70000594:	3401      	addeq	r4, #1
70000596:	3d01      	subne	r5, #1
70000598:	e74e      	b.n	70000438 <__adddf3+0x8c>
7000059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
7000059e:	bf18      	it	ne
700005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
700005a4:	d029      	beq.n	700005fa <__adddf3+0x24e>
700005a6:	ea94 0f05 	teq	r4, r5
700005aa:	bf08      	it	eq
700005ac:	ea90 0f02 	teqeq	r0, r2
700005b0:	d005      	beq.n	700005be <__adddf3+0x212>
700005b2:	ea54 0c00 	orrs.w	ip, r4, r0
700005b6:	bf04      	itt	eq
700005b8:	4619      	moveq	r1, r3
700005ba:	4610      	moveq	r0, r2
700005bc:	bd30      	pop	{r4, r5, pc}
700005be:	ea91 0f03 	teq	r1, r3
700005c2:	bf1e      	ittt	ne
700005c4:	2100      	movne	r1, #0
700005c6:	2000      	movne	r0, #0
700005c8:	bd30      	popne	{r4, r5, pc}
700005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
700005ce:	d105      	bne.n	700005dc <__adddf3+0x230>
700005d0:	0040      	lsls	r0, r0, #1
700005d2:	4149      	adcs	r1, r1
700005d4:	bf28      	it	cs
700005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
700005da:	bd30      	pop	{r4, r5, pc}
700005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
700005e0:	bf3c      	itt	cc
700005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
700005e6:	bd30      	popcc	{r4, r5, pc}
700005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
700005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
700005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
700005f4:	f04f 0000 	mov.w	r0, #0
700005f8:	bd30      	pop	{r4, r5, pc}
700005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
700005fe:	bf1a      	itte	ne
70000600:	4619      	movne	r1, r3
70000602:	4610      	movne	r0, r2
70000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
70000608:	bf1c      	itt	ne
7000060a:	460b      	movne	r3, r1
7000060c:	4602      	movne	r2, r0
7000060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
70000612:	bf06      	itte	eq
70000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
70000618:	ea91 0f03 	teqeq	r1, r3
7000061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
70000620:	bd30      	pop	{r4, r5, pc}
70000622:	bf00      	nop

70000624 <__aeabi_ui2d>:
70000624:	f090 0f00 	teq	r0, #0
70000628:	bf04      	itt	eq
7000062a:	2100      	moveq	r1, #0
7000062c:	4770      	bxeq	lr
7000062e:	b530      	push	{r4, r5, lr}
70000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
70000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
70000638:	f04f 0500 	mov.w	r5, #0
7000063c:	f04f 0100 	mov.w	r1, #0
70000640:	e750      	b.n	700004e4 <__adddf3+0x138>
70000642:	bf00      	nop

70000644 <__aeabi_i2d>:
70000644:	f090 0f00 	teq	r0, #0
70000648:	bf04      	itt	eq
7000064a:	2100      	moveq	r1, #0
7000064c:	4770      	bxeq	lr
7000064e:	b530      	push	{r4, r5, lr}
70000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
70000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
70000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
7000065c:	bf48      	it	mi
7000065e:	4240      	negmi	r0, r0
70000660:	f04f 0100 	mov.w	r1, #0
70000664:	e73e      	b.n	700004e4 <__adddf3+0x138>
70000666:	bf00      	nop

70000668 <__aeabi_f2d>:
70000668:	0042      	lsls	r2, r0, #1
7000066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
7000066e:	ea4f 0131 	mov.w	r1, r1, rrx
70000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
70000676:	bf1f      	itttt	ne
70000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
7000067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
70000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
70000684:	4770      	bxne	lr
70000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
7000068a:	bf08      	it	eq
7000068c:	4770      	bxeq	lr
7000068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
70000692:	bf04      	itt	eq
70000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
70000698:	4770      	bxeq	lr
7000069a:	b530      	push	{r4, r5, lr}
7000069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
700006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
700006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
700006a8:	e71c      	b.n	700004e4 <__adddf3+0x138>
700006aa:	bf00      	nop

700006ac <__aeabi_ul2d>:
700006ac:	ea50 0201 	orrs.w	r2, r0, r1
700006b0:	bf08      	it	eq
700006b2:	4770      	bxeq	lr
700006b4:	b530      	push	{r4, r5, lr}
700006b6:	f04f 0500 	mov.w	r5, #0
700006ba:	e00a      	b.n	700006d2 <__aeabi_l2d+0x16>

700006bc <__aeabi_l2d>:
700006bc:	ea50 0201 	orrs.w	r2, r0, r1
700006c0:	bf08      	it	eq
700006c2:	4770      	bxeq	lr
700006c4:	b530      	push	{r4, r5, lr}
700006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
700006ca:	d502      	bpl.n	700006d2 <__aeabi_l2d+0x16>
700006cc:	4240      	negs	r0, r0
700006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
700006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
700006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
700006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
700006de:	f43f aed8 	beq.w	70000492 <__adddf3+0xe6>
700006e2:	f04f 0203 	mov.w	r2, #3
700006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
700006ea:	bf18      	it	ne
700006ec:	3203      	addne	r2, #3
700006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
700006f2:	bf18      	it	ne
700006f4:	3203      	addne	r2, #3
700006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
700006fa:	f1c2 0320 	rsb	r3, r2, #32
700006fe:	fa00 fc03 	lsl.w	ip, r0, r3
70000702:	fa20 f002 	lsr.w	r0, r0, r2
70000706:	fa01 fe03 	lsl.w	lr, r1, r3
7000070a:	ea40 000e 	orr.w	r0, r0, lr
7000070e:	fa21 f102 	lsr.w	r1, r1, r2
70000712:	4414      	add	r4, r2
70000714:	e6bd      	b.n	70000492 <__adddf3+0xe6>
70000716:	bf00      	nop

70000718 <__aeabi_ldivmod>:
70000718:	b97b      	cbnz	r3, 7000073a <__aeabi_ldivmod+0x22>
7000071a:	b972      	cbnz	r2, 7000073a <__aeabi_ldivmod+0x22>
7000071c:	2900      	cmp	r1, #0
7000071e:	bfbe      	ittt	lt
70000720:	2000      	movlt	r0, #0
70000722:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
70000726:	e006      	blt.n	70000736 <__aeabi_ldivmod+0x1e>
70000728:	bf08      	it	eq
7000072a:	2800      	cmpeq	r0, #0
7000072c:	bf1c      	itt	ne
7000072e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
70000732:	f04f 30ff 	movne.w	r0, #4294967295
70000736:	f000 b9d3 	b.w	70000ae0 <__aeabi_idiv0>
7000073a:	f1ad 0c08 	sub.w	ip, sp, #8
7000073e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
70000742:	2900      	cmp	r1, #0
70000744:	db09      	blt.n	7000075a <__aeabi_ldivmod+0x42>
70000746:	2b00      	cmp	r3, #0
70000748:	db1a      	blt.n	70000780 <__aeabi_ldivmod+0x68>
7000074a:	f000 f84d 	bl	700007e8 <__udivmoddi4>
7000074e:	f8dd e004 	ldr.w	lr, [sp, #4]
70000752:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
70000756:	b004      	add	sp, #16
70000758:	4770      	bx	lr
7000075a:	4240      	negs	r0, r0
7000075c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
70000760:	2b00      	cmp	r3, #0
70000762:	db1b      	blt.n	7000079c <__aeabi_ldivmod+0x84>
70000764:	f000 f840 	bl	700007e8 <__udivmoddi4>
70000768:	f8dd e004 	ldr.w	lr, [sp, #4]
7000076c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
70000770:	b004      	add	sp, #16
70000772:	4240      	negs	r0, r0
70000774:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
70000778:	4252      	negs	r2, r2
7000077a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000077e:	4770      	bx	lr
70000780:	4252      	negs	r2, r2
70000782:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
70000786:	f000 f82f 	bl	700007e8 <__udivmoddi4>
7000078a:	f8dd e004 	ldr.w	lr, [sp, #4]
7000078e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
70000792:	b004      	add	sp, #16
70000794:	4240      	negs	r0, r0
70000796:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
7000079a:	4770      	bx	lr
7000079c:	4252      	negs	r2, r2
7000079e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
700007a2:	f000 f821 	bl	700007e8 <__udivmoddi4>
700007a6:	f8dd e004 	ldr.w	lr, [sp, #4]
700007aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
700007ae:	b004      	add	sp, #16
700007b0:	4252      	negs	r2, r2
700007b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
700007b6:	4770      	bx	lr

700007b8 <__aeabi_uldivmod>:
700007b8:	b953      	cbnz	r3, 700007d0 <__aeabi_uldivmod+0x18>
700007ba:	b94a      	cbnz	r2, 700007d0 <__aeabi_uldivmod+0x18>
700007bc:	2900      	cmp	r1, #0
700007be:	bf08      	it	eq
700007c0:	2800      	cmpeq	r0, #0
700007c2:	bf1c      	itt	ne
700007c4:	f04f 31ff 	movne.w	r1, #4294967295
700007c8:	f04f 30ff 	movne.w	r0, #4294967295
700007cc:	f000 b988 	b.w	70000ae0 <__aeabi_idiv0>
700007d0:	f1ad 0c08 	sub.w	ip, sp, #8
700007d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
700007d8:	f000 f806 	bl	700007e8 <__udivmoddi4>
700007dc:	f8dd e004 	ldr.w	lr, [sp, #4]
700007e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
700007e4:	b004      	add	sp, #16
700007e6:	4770      	bx	lr

700007e8 <__udivmoddi4>:
700007e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
700007ec:	9d08      	ldr	r5, [sp, #32]
700007ee:	468e      	mov	lr, r1
700007f0:	4604      	mov	r4, r0
700007f2:	4688      	mov	r8, r1
700007f4:	2b00      	cmp	r3, #0
700007f6:	d14a      	bne.n	7000088e <__udivmoddi4+0xa6>
700007f8:	428a      	cmp	r2, r1
700007fa:	4617      	mov	r7, r2
700007fc:	d962      	bls.n	700008c4 <__udivmoddi4+0xdc>
700007fe:	fab2 f682 	clz	r6, r2
70000802:	b14e      	cbz	r6, 70000818 <__udivmoddi4+0x30>
70000804:	f1c6 0320 	rsb	r3, r6, #32
70000808:	fa01 f806 	lsl.w	r8, r1, r6
7000080c:	fa20 f303 	lsr.w	r3, r0, r3
70000810:	40b7      	lsls	r7, r6
70000812:	ea43 0808 	orr.w	r8, r3, r8
70000816:	40b4      	lsls	r4, r6
70000818:	ea4f 4e17 	mov.w	lr, r7, lsr #16
7000081c:	fa1f fc87 	uxth.w	ip, r7
70000820:	fbb8 f1fe 	udiv	r1, r8, lr
70000824:	0c23      	lsrs	r3, r4, #16
70000826:	fb0e 8811 	mls	r8, lr, r1, r8
7000082a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
7000082e:	fb01 f20c 	mul.w	r2, r1, ip
70000832:	429a      	cmp	r2, r3
70000834:	d909      	bls.n	7000084a <__udivmoddi4+0x62>
70000836:	18fb      	adds	r3, r7, r3
70000838:	f101 30ff 	add.w	r0, r1, #4294967295
7000083c:	f080 80ea 	bcs.w	70000a14 <__udivmoddi4+0x22c>
70000840:	429a      	cmp	r2, r3
70000842:	f240 80e7 	bls.w	70000a14 <__udivmoddi4+0x22c>
70000846:	3902      	subs	r1, #2
70000848:	443b      	add	r3, r7
7000084a:	1a9a      	subs	r2, r3, r2
7000084c:	b2a3      	uxth	r3, r4
7000084e:	fbb2 f0fe 	udiv	r0, r2, lr
70000852:	fb0e 2210 	mls	r2, lr, r0, r2
70000856:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000085a:	fb00 fc0c 	mul.w	ip, r0, ip
7000085e:	459c      	cmp	ip, r3
70000860:	d909      	bls.n	70000876 <__udivmoddi4+0x8e>
70000862:	18fb      	adds	r3, r7, r3
70000864:	f100 32ff 	add.w	r2, r0, #4294967295
70000868:	f080 80d6 	bcs.w	70000a18 <__udivmoddi4+0x230>
7000086c:	459c      	cmp	ip, r3
7000086e:	f240 80d3 	bls.w	70000a18 <__udivmoddi4+0x230>
70000872:	443b      	add	r3, r7
70000874:	3802      	subs	r0, #2
70000876:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
7000087a:	eba3 030c 	sub.w	r3, r3, ip
7000087e:	2100      	movs	r1, #0
70000880:	b11d      	cbz	r5, 7000088a <__udivmoddi4+0xa2>
70000882:	40f3      	lsrs	r3, r6
70000884:	2200      	movs	r2, #0
70000886:	e9c5 3200 	strd	r3, r2, [r5]
7000088a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
7000088e:	428b      	cmp	r3, r1
70000890:	d905      	bls.n	7000089e <__udivmoddi4+0xb6>
70000892:	b10d      	cbz	r5, 70000898 <__udivmoddi4+0xb0>
70000894:	e9c5 0100 	strd	r0, r1, [r5]
70000898:	2100      	movs	r1, #0
7000089a:	4608      	mov	r0, r1
7000089c:	e7f5      	b.n	7000088a <__udivmoddi4+0xa2>
7000089e:	fab3 f183 	clz	r1, r3
700008a2:	2900      	cmp	r1, #0
700008a4:	d146      	bne.n	70000934 <__udivmoddi4+0x14c>
700008a6:	4573      	cmp	r3, lr
700008a8:	d302      	bcc.n	700008b0 <__udivmoddi4+0xc8>
700008aa:	4282      	cmp	r2, r0
700008ac:	f200 8105 	bhi.w	70000aba <__udivmoddi4+0x2d2>
700008b0:	1a84      	subs	r4, r0, r2
700008b2:	eb6e 0203 	sbc.w	r2, lr, r3
700008b6:	2001      	movs	r0, #1
700008b8:	4690      	mov	r8, r2
700008ba:	2d00      	cmp	r5, #0
700008bc:	d0e5      	beq.n	7000088a <__udivmoddi4+0xa2>
700008be:	e9c5 4800 	strd	r4, r8, [r5]
700008c2:	e7e2      	b.n	7000088a <__udivmoddi4+0xa2>
700008c4:	2a00      	cmp	r2, #0
700008c6:	f000 8090 	beq.w	700009ea <__udivmoddi4+0x202>
700008ca:	fab2 f682 	clz	r6, r2
700008ce:	2e00      	cmp	r6, #0
700008d0:	f040 80a4 	bne.w	70000a1c <__udivmoddi4+0x234>
700008d4:	1a8a      	subs	r2, r1, r2
700008d6:	0c03      	lsrs	r3, r0, #16
700008d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
700008dc:	b280      	uxth	r0, r0
700008de:	b2bc      	uxth	r4, r7
700008e0:	2101      	movs	r1, #1
700008e2:	fbb2 fcfe 	udiv	ip, r2, lr
700008e6:	fb0e 221c 	mls	r2, lr, ip, r2
700008ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
700008ee:	fb04 f20c 	mul.w	r2, r4, ip
700008f2:	429a      	cmp	r2, r3
700008f4:	d907      	bls.n	70000906 <__udivmoddi4+0x11e>
700008f6:	18fb      	adds	r3, r7, r3
700008f8:	f10c 38ff 	add.w	r8, ip, #4294967295
700008fc:	d202      	bcs.n	70000904 <__udivmoddi4+0x11c>
700008fe:	429a      	cmp	r2, r3
70000900:	f200 80e0 	bhi.w	70000ac4 <__udivmoddi4+0x2dc>
70000904:	46c4      	mov	ip, r8
70000906:	1a9b      	subs	r3, r3, r2
70000908:	fbb3 f2fe 	udiv	r2, r3, lr
7000090c:	fb0e 3312 	mls	r3, lr, r2, r3
70000910:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
70000914:	fb02 f404 	mul.w	r4, r2, r4
70000918:	429c      	cmp	r4, r3
7000091a:	d907      	bls.n	7000092c <__udivmoddi4+0x144>
7000091c:	18fb      	adds	r3, r7, r3
7000091e:	f102 30ff 	add.w	r0, r2, #4294967295
70000922:	d202      	bcs.n	7000092a <__udivmoddi4+0x142>
70000924:	429c      	cmp	r4, r3
70000926:	f200 80ca 	bhi.w	70000abe <__udivmoddi4+0x2d6>
7000092a:	4602      	mov	r2, r0
7000092c:	1b1b      	subs	r3, r3, r4
7000092e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
70000932:	e7a5      	b.n	70000880 <__udivmoddi4+0x98>
70000934:	f1c1 0620 	rsb	r6, r1, #32
70000938:	408b      	lsls	r3, r1
7000093a:	fa22 f706 	lsr.w	r7, r2, r6
7000093e:	431f      	orrs	r7, r3
70000940:	fa0e f401 	lsl.w	r4, lr, r1
70000944:	fa20 f306 	lsr.w	r3, r0, r6
70000948:	fa2e fe06 	lsr.w	lr, lr, r6
7000094c:	ea4f 4917 	mov.w	r9, r7, lsr #16
70000950:	4323      	orrs	r3, r4
70000952:	fa00 f801 	lsl.w	r8, r0, r1
70000956:	fa1f fc87 	uxth.w	ip, r7
7000095a:	fbbe f0f9 	udiv	r0, lr, r9
7000095e:	0c1c      	lsrs	r4, r3, #16
70000960:	fb09 ee10 	mls	lr, r9, r0, lr
70000964:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
70000968:	fb00 fe0c 	mul.w	lr, r0, ip
7000096c:	45a6      	cmp	lr, r4
7000096e:	fa02 f201 	lsl.w	r2, r2, r1
70000972:	d909      	bls.n	70000988 <__udivmoddi4+0x1a0>
70000974:	193c      	adds	r4, r7, r4
70000976:	f100 3aff 	add.w	sl, r0, #4294967295
7000097a:	f080 809c 	bcs.w	70000ab6 <__udivmoddi4+0x2ce>
7000097e:	45a6      	cmp	lr, r4
70000980:	f240 8099 	bls.w	70000ab6 <__udivmoddi4+0x2ce>
70000984:	3802      	subs	r0, #2
70000986:	443c      	add	r4, r7
70000988:	eba4 040e 	sub.w	r4, r4, lr
7000098c:	fa1f fe83 	uxth.w	lr, r3
70000990:	fbb4 f3f9 	udiv	r3, r4, r9
70000994:	fb09 4413 	mls	r4, r9, r3, r4
70000998:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
7000099c:	fb03 fc0c 	mul.w	ip, r3, ip
700009a0:	45a4      	cmp	ip, r4
700009a2:	d908      	bls.n	700009b6 <__udivmoddi4+0x1ce>
700009a4:	193c      	adds	r4, r7, r4
700009a6:	f103 3eff 	add.w	lr, r3, #4294967295
700009aa:	f080 8082 	bcs.w	70000ab2 <__udivmoddi4+0x2ca>
700009ae:	45a4      	cmp	ip, r4
700009b0:	d97f      	bls.n	70000ab2 <__udivmoddi4+0x2ca>
700009b2:	3b02      	subs	r3, #2
700009b4:	443c      	add	r4, r7
700009b6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
700009ba:	eba4 040c 	sub.w	r4, r4, ip
700009be:	fba0 ec02 	umull	lr, ip, r0, r2
700009c2:	4564      	cmp	r4, ip
700009c4:	4673      	mov	r3, lr
700009c6:	46e1      	mov	r9, ip
700009c8:	d362      	bcc.n	70000a90 <__udivmoddi4+0x2a8>
700009ca:	d05f      	beq.n	70000a8c <__udivmoddi4+0x2a4>
700009cc:	b15d      	cbz	r5, 700009e6 <__udivmoddi4+0x1fe>
700009ce:	ebb8 0203 	subs.w	r2, r8, r3
700009d2:	eb64 0409 	sbc.w	r4, r4, r9
700009d6:	fa04 f606 	lsl.w	r6, r4, r6
700009da:	fa22 f301 	lsr.w	r3, r2, r1
700009de:	431e      	orrs	r6, r3
700009e0:	40cc      	lsrs	r4, r1
700009e2:	e9c5 6400 	strd	r6, r4, [r5]
700009e6:	2100      	movs	r1, #0
700009e8:	e74f      	b.n	7000088a <__udivmoddi4+0xa2>
700009ea:	fbb1 fcf2 	udiv	ip, r1, r2
700009ee:	0c01      	lsrs	r1, r0, #16
700009f0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
700009f4:	b280      	uxth	r0, r0
700009f6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
700009fa:	463b      	mov	r3, r7
700009fc:	4638      	mov	r0, r7
700009fe:	463c      	mov	r4, r7
70000a00:	46b8      	mov	r8, r7
70000a02:	46be      	mov	lr, r7
70000a04:	2620      	movs	r6, #32
70000a06:	fbb1 f1f7 	udiv	r1, r1, r7
70000a0a:	eba2 0208 	sub.w	r2, r2, r8
70000a0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
70000a12:	e766      	b.n	700008e2 <__udivmoddi4+0xfa>
70000a14:	4601      	mov	r1, r0
70000a16:	e718      	b.n	7000084a <__udivmoddi4+0x62>
70000a18:	4610      	mov	r0, r2
70000a1a:	e72c      	b.n	70000876 <__udivmoddi4+0x8e>
70000a1c:	f1c6 0220 	rsb	r2, r6, #32
70000a20:	fa2e f302 	lsr.w	r3, lr, r2
70000a24:	40b7      	lsls	r7, r6
70000a26:	40b1      	lsls	r1, r6
70000a28:	fa20 f202 	lsr.w	r2, r0, r2
70000a2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
70000a30:	430a      	orrs	r2, r1
70000a32:	fbb3 f8fe 	udiv	r8, r3, lr
70000a36:	b2bc      	uxth	r4, r7
70000a38:	fb0e 3318 	mls	r3, lr, r8, r3
70000a3c:	0c11      	lsrs	r1, r2, #16
70000a3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
70000a42:	fb08 f904 	mul.w	r9, r8, r4
70000a46:	40b0      	lsls	r0, r6
70000a48:	4589      	cmp	r9, r1
70000a4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
70000a4e:	b280      	uxth	r0, r0
70000a50:	d93e      	bls.n	70000ad0 <__udivmoddi4+0x2e8>
70000a52:	1879      	adds	r1, r7, r1
70000a54:	f108 3cff 	add.w	ip, r8, #4294967295
70000a58:	d201      	bcs.n	70000a5e <__udivmoddi4+0x276>
70000a5a:	4589      	cmp	r9, r1
70000a5c:	d81f      	bhi.n	70000a9e <__udivmoddi4+0x2b6>
70000a5e:	eba1 0109 	sub.w	r1, r1, r9
70000a62:	fbb1 f9fe 	udiv	r9, r1, lr
70000a66:	fb09 f804 	mul.w	r8, r9, r4
70000a6a:	fb0e 1119 	mls	r1, lr, r9, r1
70000a6e:	b292      	uxth	r2, r2
70000a70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
70000a74:	4542      	cmp	r2, r8
70000a76:	d229      	bcs.n	70000acc <__udivmoddi4+0x2e4>
70000a78:	18ba      	adds	r2, r7, r2
70000a7a:	f109 31ff 	add.w	r1, r9, #4294967295
70000a7e:	d2c4      	bcs.n	70000a0a <__udivmoddi4+0x222>
70000a80:	4542      	cmp	r2, r8
70000a82:	d2c2      	bcs.n	70000a0a <__udivmoddi4+0x222>
70000a84:	f1a9 0102 	sub.w	r1, r9, #2
70000a88:	443a      	add	r2, r7
70000a8a:	e7be      	b.n	70000a0a <__udivmoddi4+0x222>
70000a8c:	45f0      	cmp	r8, lr
70000a8e:	d29d      	bcs.n	700009cc <__udivmoddi4+0x1e4>
70000a90:	ebbe 0302 	subs.w	r3, lr, r2
70000a94:	eb6c 0c07 	sbc.w	ip, ip, r7
70000a98:	3801      	subs	r0, #1
70000a9a:	46e1      	mov	r9, ip
70000a9c:	e796      	b.n	700009cc <__udivmoddi4+0x1e4>
70000a9e:	eba7 0909 	sub.w	r9, r7, r9
70000aa2:	4449      	add	r1, r9
70000aa4:	f1a8 0c02 	sub.w	ip, r8, #2
70000aa8:	fbb1 f9fe 	udiv	r9, r1, lr
70000aac:	fb09 f804 	mul.w	r8, r9, r4
70000ab0:	e7db      	b.n	70000a6a <__udivmoddi4+0x282>
70000ab2:	4673      	mov	r3, lr
70000ab4:	e77f      	b.n	700009b6 <__udivmoddi4+0x1ce>
70000ab6:	4650      	mov	r0, sl
70000ab8:	e766      	b.n	70000988 <__udivmoddi4+0x1a0>
70000aba:	4608      	mov	r0, r1
70000abc:	e6fd      	b.n	700008ba <__udivmoddi4+0xd2>
70000abe:	443b      	add	r3, r7
70000ac0:	3a02      	subs	r2, #2
70000ac2:	e733      	b.n	7000092c <__udivmoddi4+0x144>
70000ac4:	f1ac 0c02 	sub.w	ip, ip, #2
70000ac8:	443b      	add	r3, r7
70000aca:	e71c      	b.n	70000906 <__udivmoddi4+0x11e>
70000acc:	4649      	mov	r1, r9
70000ace:	e79c      	b.n	70000a0a <__udivmoddi4+0x222>
70000ad0:	eba1 0109 	sub.w	r1, r1, r9
70000ad4:	46c4      	mov	ip, r8
70000ad6:	fbb1 f9fe 	udiv	r9, r1, lr
70000ada:	fb09 f804 	mul.w	r8, r9, r4
70000ade:	e7c4      	b.n	70000a6a <__udivmoddi4+0x282>

70000ae0 <__aeabi_idiv0>:
70000ae0:	4770      	bx	lr
70000ae2:	bf00      	nop

70000ae4 <MX_DCMIPP_Init>:

DCMIPP_HandleTypeDef phdcmipp;

/* DCMIPP init function */
void MX_DCMIPP_Init(void)
{
70000ae4:	b580      	push	{r7, lr}
70000ae6:	b08a      	sub	sp, #40	@ 0x28
70000ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DCMIPP_Init 0 */

  /* USER CODE END DCMIPP_Init 0 */

  DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
70000aea:	1d3b      	adds	r3, r7, #4
70000aec:	2224      	movs	r2, #36	@ 0x24
70000aee:	2100      	movs	r1, #0
70000af0:	4618      	mov	r0, r3
70000af2:	f00b ffb8 	bl	7000ca66 <memset>
  DCMIPP_PipeConfTypeDef PipeConfig = {0};
70000af6:	2300      	movs	r3, #0
70000af8:	603b      	str	r3, [r7, #0]

  /* USER CODE END DCMIPP_Init 1 */

  /** Pipe 0 Config
  */
  phdcmipp.Instance = DCMIPP;
70000afa:	4b19      	ldr	r3, [pc, #100]	@ (70000b60 <MX_DCMIPP_Init+0x7c>)
70000afc:	4a19      	ldr	r2, [pc, #100]	@ (70000b64 <MX_DCMIPP_Init+0x80>)
70000afe:	601a      	str	r2, [r3, #0]
  if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000b00:	4817      	ldr	r0, [pc, #92]	@ (70000b60 <MX_DCMIPP_Init+0x7c>)
70000b02:	f002 f995 	bl	70002e30 <HAL_DCMIPP_Init>
70000b06:	4603      	mov	r3, r0
70000b08:	2b00      	cmp	r3, #0
70000b0a:	d001      	beq.n	70000b10 <MX_DCMIPP_Init+0x2c>
  {
    Error_Handler();
70000b0c:	f000 fe5a 	bl	700017c4 <Error_Handler>
  }
  ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_FALLING;
70000b10:	2300      	movs	r3, #0
70000b12:	613b      	str	r3, [r7, #16]
  ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
70000b14:	2300      	movs	r3, #0
70000b16:	60fb      	str	r3, [r7, #12]
  ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_LOW ;
70000b18:	2300      	movs	r3, #0
70000b1a:	60bb      	str	r3, [r7, #8]
  ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
70000b1c:	2300      	movs	r3, #0
70000b1e:	617b      	str	r3, [r7, #20]
  ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
70000b20:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
70000b24:	607b      	str	r3, [r7, #4]
  ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
70000b26:	2300      	movs	r3, #0
70000b28:	623b      	str	r3, [r7, #32]
  ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
70000b2a:	2300      	movs	r3, #0
70000b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
70000b2e:	2300      	movs	r3, #0
70000b30:	61bb      	str	r3, [r7, #24]
  HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
70000b32:	1d3b      	adds	r3, r7, #4
70000b34:	4619      	mov	r1, r3
70000b36:	480a      	ldr	r0, [pc, #40]	@ (70000b60 <MX_DCMIPP_Init+0x7c>)
70000b38:	f002 f9a8 	bl	70002e8c <HAL_DCMIPP_PARALLEL_SetConfig>
  PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;
70000b3c:	2300      	movs	r3, #0
70000b3e:	603b      	str	r3, [r7, #0]
  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
70000b40:	463b      	mov	r3, r7
70000b42:	461a      	mov	r2, r3
70000b44:	2100      	movs	r1, #0
70000b46:	4806      	ldr	r0, [pc, #24]	@ (70000b60 <MX_DCMIPP_Init+0x7c>)
70000b48:	f002 fa0d 	bl	70002f66 <HAL_DCMIPP_PIPE_SetConfig>
70000b4c:	4603      	mov	r3, r0
70000b4e:	2b00      	cmp	r3, #0
70000b50:	d001      	beq.n	70000b56 <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
70000b52:	f000 fe37 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN DCMIPP_Init 2 */

  /* USER CODE END DCMIPP_Init 2 */

}
70000b56:	bf00      	nop
70000b58:	3728      	adds	r7, #40	@ 0x28
70000b5a:	46bd      	mov	sp, r7
70000b5c:	bd80      	pop	{r7, pc}
70000b5e:	bf00      	nop
70000b60:	2400078c 	.word	0x2400078c
70000b64:	50002000 	.word	0x50002000

70000b68 <HAL_DCMIPP_MspInit>:

void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* dcmippHandle)
{
70000b68:	b580      	push	{r7, lr}
70000b6a:	b08e      	sub	sp, #56	@ 0x38
70000b6c:	af00      	add	r7, sp, #0
70000b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000b70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b74:	2200      	movs	r2, #0
70000b76:	601a      	str	r2, [r3, #0]
70000b78:	605a      	str	r2, [r3, #4]
70000b7a:	609a      	str	r2, [r3, #8]
70000b7c:	60da      	str	r2, [r3, #12]
70000b7e:	611a      	str	r2, [r3, #16]
  if(dcmippHandle->Instance==DCMIPP)
70000b80:	687b      	ldr	r3, [r7, #4]
70000b82:	681b      	ldr	r3, [r3, #0]
70000b84:	4a4e      	ldr	r2, [pc, #312]	@ (70000cc0 <HAL_DCMIPP_MspInit+0x158>)
70000b86:	4293      	cmp	r3, r2
70000b88:	f040 8095 	bne.w	70000cb6 <HAL_DCMIPP_MspInit+0x14e>
  {
  /* USER CODE BEGIN DCMIPP_MspInit 0 */

  /* USER CODE END DCMIPP_MspInit 0 */
    /* DCMIPP clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
70000b8c:	4b4d      	ldr	r3, [pc, #308]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000b8e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000b92:	4a4c      	ldr	r2, [pc, #304]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000b94:	f043 0304 	orr.w	r3, r3, #4
70000b98:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
70000b9c:	4b49      	ldr	r3, [pc, #292]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000b9e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000ba2:	623b      	str	r3, [r7, #32]
70000ba4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
70000ba6:	4b47      	ldr	r3, [pc, #284]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000ba8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000bac:	4a45      	ldr	r2, [pc, #276]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bae:	f043 0310 	orr.w	r3, r3, #16
70000bb2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000bb6:	4b43      	ldr	r3, [pc, #268]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bb8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000bbc:	61fb      	str	r3, [r7, #28]
70000bbe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
70000bc0:	4b40      	ldr	r3, [pc, #256]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bc2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000bc6:	4a3f      	ldr	r2, [pc, #252]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000bcc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000bd0:	4b3c      	ldr	r3, [pc, #240]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bd2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000bd6:	61bb      	str	r3, [r7, #24]
70000bd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
70000bda:	4b3a      	ldr	r3, [pc, #232]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bdc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000be0:	4a38      	ldr	r2, [pc, #224]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000be2:	f043 0302 	orr.w	r3, r3, #2
70000be6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000bea:	4b36      	ldr	r3, [pc, #216]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000bf0:	617b      	str	r3, [r7, #20]
70000bf2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
70000bf4:	4b33      	ldr	r3, [pc, #204]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bf6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000bfa:	4a32      	ldr	r2, [pc, #200]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000bfc:	f043 0308 	orr.w	r3, r3, #8
70000c00:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000c04:	4b2f      	ldr	r3, [pc, #188]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000c06:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000c0a:	613b      	str	r3, [r7, #16]
70000c0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
70000c0e:	4b2d      	ldr	r3, [pc, #180]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000c10:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000c14:	4a2b      	ldr	r2, [pc, #172]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000c16:	f043 0304 	orr.w	r3, r3, #4
70000c1a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000c1e:	4b29      	ldr	r3, [pc, #164]	@ (70000cc4 <HAL_DCMIPP_MspInit+0x15c>)
70000c20:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000c24:	60fb      	str	r3, [r7, #12]
70000c26:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> DCMIPP_D0
    PE5     ------> DCMIPP_D6
    PC7     ------> DCMIPP_D1
    PD14     ------> DCMIPP_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
70000c28:	2333      	movs	r3, #51	@ 0x33
70000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000c2c:	2302      	movs	r3, #2
70000c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000c30:	2300      	movs	r3, #0
70000c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000c34:	230d      	movs	r3, #13
70000c36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70000c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000c3c:	4619      	mov	r1, r3
70000c3e:	4822      	ldr	r0, [pc, #136]	@ (70000cc8 <HAL_DCMIPP_MspInit+0x160>)
70000c40:	f002 fc7c 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
70000c44:	2308      	movs	r3, #8
70000c46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000c48:	2302      	movs	r3, #2
70000c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000c4c:	2300      	movs	r3, #0
70000c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
70000c50:	2305      	movs	r3, #5
70000c52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
70000c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000c58:	4619      	mov	r1, r3
70000c5a:	481c      	ldr	r0, [pc, #112]	@ (70000ccc <HAL_DCMIPP_MspInit+0x164>)
70000c5c:	f002 fc6e 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
70000c60:	23c0      	movs	r3, #192	@ 0xc0
70000c62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000c64:	2302      	movs	r3, #2
70000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000c68:	2300      	movs	r3, #0
70000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000c6c:	230d      	movs	r3, #13
70000c6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000c70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000c74:	4619      	mov	r1, r3
70000c76:	4816      	ldr	r0, [pc, #88]	@ (70000cd0 <HAL_DCMIPP_MspInit+0x168>)
70000c78:	f002 fc60 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_14;
70000c7c:	f244 0320 	movw	r3, #16416	@ 0x4020
70000c80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000c82:	2302      	movs	r3, #2
70000c84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000c86:	2300      	movs	r3, #0
70000c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
70000c8a:	2305      	movs	r3, #5
70000c8c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000c92:	4619      	mov	r1, r3
70000c94:	480f      	ldr	r0, [pc, #60]	@ (70000cd4 <HAL_DCMIPP_MspInit+0x16c>)
70000c96:	f002 fc51 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
70000c9a:	23c0      	movs	r3, #192	@ 0xc0
70000c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000c9e:	2302      	movs	r3, #2
70000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ca2:	2300      	movs	r3, #0
70000ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000ca6:	230d      	movs	r3, #13
70000ca8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000cae:	4619      	mov	r1, r3
70000cb0:	4809      	ldr	r0, [pc, #36]	@ (70000cd8 <HAL_DCMIPP_MspInit+0x170>)
70000cb2:	f002 fc43 	bl	7000353c <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMIPP_MspInit 1 */

  /* USER CODE END DCMIPP_MspInit 1 */
  }
}
70000cb6:	bf00      	nop
70000cb8:	3738      	adds	r7, #56	@ 0x38
70000cba:	46bd      	mov	sp, r7
70000cbc:	bd80      	pop	{r7, pc}
70000cbe:	bf00      	nop
70000cc0:	50002000 	.word	0x50002000
70000cc4:	58024400 	.word	0x58024400
70000cc8:	58021000 	.word	0x58021000
70000ccc:	58021800 	.word	0x58021800
70000cd0:	58020400 	.word	0x58020400
70000cd4:	58020c00 	.word	0x58020c00
70000cd8:	58020800 	.word	0x58020800

70000cdc <MX_FLASH_Init>:

/* USER CODE END 0 */

/* FLASH init function */
void MX_FLASH_Init(void)
{
70000cdc:	b580      	push	{r7, lr}
70000cde:	b08c      	sub	sp, #48	@ 0x30
70000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FLASH_Init 0 */

  /* USER CODE END FLASH_Init 0 */

  FLASH_OBProgramInitTypeDef pOBInit = {0};
70000ce2:	1d3b      	adds	r3, r7, #4
70000ce4:	222c      	movs	r2, #44	@ 0x2c
70000ce6:	2100      	movs	r1, #0
70000ce8:	4618      	mov	r0, r3
70000cea:	f00b febc 	bl	7000ca66 <memset>

  /* USER CODE BEGIN FLASH_Init 1 */

  /* USER CODE END FLASH_Init 1 */
  if (HAL_FLASH_Unlock() != HAL_OK)
70000cee:	f002 f98f 	bl	70003010 <HAL_FLASH_Unlock>
70000cf2:	4603      	mov	r3, r0
70000cf4:	2b00      	cmp	r3, #0
70000cf6:	d001      	beq.n	70000cfc <MX_FLASH_Init+0x20>
  {
    Error_Handler();
70000cf8:	f000 fd64 	bl	700017c4 <Error_Handler>
  }
  if (HAL_FLASH_OB_Unlock() != HAL_OK)
70000cfc:	f002 f9c2 	bl	70003084 <HAL_FLASH_OB_Unlock>
70000d00:	4603      	mov	r3, r0
70000d02:	2b00      	cmp	r3, #0
70000d04:	d001      	beq.n	70000d0a <MX_FLASH_Init+0x2e>
  {
    Error_Handler();
70000d06:	f000 fd5d 	bl	700017c4 <Error_Handler>
  }
  pOBInit.OptionType = OPTIONBYTE_USER;
70000d0a:	2302      	movs	r3, #2
70000d0c:	607b      	str	r3, [r7, #4]
  pOBInit.USERType = OB_USER_I2C_NI3C;
70000d0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70000d12:	613b      	str	r3, [r7, #16]
  pOBInit.USERConfig2 = OB_I2C_NI3C_I2C;
70000d14:	f44f 7300 	mov.w	r3, #512	@ 0x200
70000d18:	61bb      	str	r3, [r7, #24]
  if (HAL_FLASHEx_OBProgram(&pOBInit) != HAL_OK)
70000d1a:	1d3b      	adds	r3, r7, #4
70000d1c:	4618      	mov	r0, r3
70000d1e:	f002 fa49 	bl	700031b4 <HAL_FLASHEx_OBProgram>
70000d22:	4603      	mov	r3, r0
70000d24:	2b00      	cmp	r3, #0
70000d26:	d001      	beq.n	70000d2c <MX_FLASH_Init+0x50>
  {
    Error_Handler();
70000d28:	f000 fd4c 	bl	700017c4 <Error_Handler>
  }
  if (HAL_FLASH_OB_Lock() != HAL_OK)
70000d2c:	f002 f9d0 	bl	700030d0 <HAL_FLASH_OB_Lock>
70000d30:	4603      	mov	r3, r0
70000d32:	2b00      	cmp	r3, #0
70000d34:	d001      	beq.n	70000d3a <MX_FLASH_Init+0x5e>
  {
    Error_Handler();
70000d36:	f000 fd45 	bl	700017c4 <Error_Handler>
  }
  if (HAL_FLASH_Lock() != HAL_OK)
70000d3a:	f002 f98b 	bl	70003054 <HAL_FLASH_Lock>
70000d3e:	4603      	mov	r3, r0
70000d40:	2b00      	cmp	r3, #0
70000d42:	d001      	beq.n	70000d48 <MX_FLASH_Init+0x6c>
  {
    Error_Handler();
70000d44:	f000 fd3e 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN FLASH_Init 2 */

  /* USER CODE END FLASH_Init 2 */

}
70000d48:	bf00      	nop
70000d4a:	3730      	adds	r7, #48	@ 0x30
70000d4c:	46bd      	mov	sp, r7
70000d4e:	bd80      	pop	{r7, pc}

70000d50 <MX_GPIO_Init>:
     PC1   ------> SDMMC2_CK
     PB14   ------> SDMMC2_D0
     PB15   ------> SDMMC2_D1
*/
void MX_GPIO_Init(void)
{
70000d50:	b580      	push	{r7, lr}
70000d52:	b08e      	sub	sp, #56	@ 0x38
70000d54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000d56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000d5a:	2200      	movs	r2, #0
70000d5c:	601a      	str	r2, [r3, #0]
70000d5e:	605a      	str	r2, [r3, #4]
70000d60:	609a      	str	r2, [r3, #8]
70000d62:	60da      	str	r2, [r3, #12]
70000d64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
70000d66:	4b57      	ldr	r3, [pc, #348]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d68:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d6c:	4a55      	ldr	r2, [pc, #340]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d6e:	f043 0310 	orr.w	r3, r3, #16
70000d72:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000d76:	4b53      	ldr	r3, [pc, #332]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d78:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d7c:	623b      	str	r3, [r7, #32]
70000d7e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
70000d80:	4b50      	ldr	r3, [pc, #320]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d82:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d86:	4a4f      	ldr	r2, [pc, #316]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000d8c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000d90:	4b4c      	ldr	r3, [pc, #304]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d92:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d96:	61fb      	str	r3, [r7, #28]
70000d98:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOM_CLK_ENABLE();
70000d9a:	4b4a      	ldr	r3, [pc, #296]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000d9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000da0:	4a48      	ldr	r2, [pc, #288]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000da2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70000da6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000daa:	4b46      	ldr	r3, [pc, #280]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dac:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000db0:	61bb      	str	r3, [r7, #24]
70000db2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
70000db4:	4b43      	ldr	r3, [pc, #268]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000db6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000dba:	4a42      	ldr	r2, [pc, #264]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dbc:	f043 0308 	orr.w	r3, r3, #8
70000dc0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000dc4:	4b3f      	ldr	r3, [pc, #252]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dc6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000dca:	617b      	str	r3, [r7, #20]
70000dcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000dce:	4b3d      	ldr	r3, [pc, #244]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dd0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000dd4:	4a3b      	ldr	r2, [pc, #236]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dd6:	f043 0302 	orr.w	r3, r3, #2
70000dda:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000dde:	4b39      	ldr	r3, [pc, #228]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000de0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000de4:	613b      	str	r3, [r7, #16]
70000de6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
70000de8:	4b36      	ldr	r3, [pc, #216]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000dee:	4a35      	ldr	r2, [pc, #212]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000df0:	f043 0320 	orr.w	r3, r3, #32
70000df4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000df8:	4b32      	ldr	r3, [pc, #200]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000dfa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000dfe:	60fb      	str	r3, [r7, #12]
70000e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
70000e02:	4b30      	ldr	r3, [pc, #192]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000e04:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000e08:	4a2e      	ldr	r2, [pc, #184]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000e0a:	f043 0304 	orr.w	r3, r3, #4
70000e0e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000e12:	4b2c      	ldr	r3, [pc, #176]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000e14:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000e18:	60bb      	str	r3, [r7, #8]
70000e1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
70000e1c:	4b29      	ldr	r3, [pc, #164]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000e1e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000e22:	4a28      	ldr	r2, [pc, #160]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000e24:	f043 0301 	orr.w	r3, r3, #1
70000e28:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000e2c:	4b25      	ldr	r3, [pc, #148]	@ (70000ec4 <MX_GPIO_Init+0x174>)
70000e2e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000e32:	607b      	str	r3, [r7, #4]
70000e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
70000e36:	2380      	movs	r3, #128	@ 0x80
70000e38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000e3a:	2302      	movs	r3, #2
70000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000e3e:	2300      	movs	r3, #0
70000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000e42:	2303      	movs	r3, #3
70000e44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
70000e46:	230b      	movs	r3, #11
70000e48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000e4e:	4619      	mov	r1, r3
70000e50:	481d      	ldr	r0, [pc, #116]	@ (70000ec8 <MX_GPIO_Init+0x178>)
70000e52:	f002 fb73 	bl	7000353c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
70000e56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
70000e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000e5c:	2302      	movs	r3, #2
70000e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000e60:	2300      	movs	r3, #0
70000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000e64:	2303      	movs	r3, #3
70000e66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
70000e68:	230a      	movs	r3, #10
70000e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
70000e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000e70:	4619      	mov	r1, r3
70000e72:	4816      	ldr	r0, [pc, #88]	@ (70000ecc <MX_GPIO_Init+0x17c>)
70000e74:	f002 fb62 	bl	7000353c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
70000e78:	2302      	movs	r3, #2
70000e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000e7c:	2302      	movs	r3, #2
70000e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000e80:	2300      	movs	r3, #0
70000e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000e84:	2303      	movs	r3, #3
70000e86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
70000e88:	2309      	movs	r3, #9
70000e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000e90:	4619      	mov	r1, r3
70000e92:	480f      	ldr	r0, [pc, #60]	@ (70000ed0 <MX_GPIO_Init+0x180>)
70000e94:	f002 fb52 	bl	7000353c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
70000e98:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
70000e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000e9e:	2302      	movs	r3, #2
70000ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ea2:	2300      	movs	r3, #0
70000ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000ea6:	2303      	movs	r3, #3
70000ea8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
70000eaa:	2309      	movs	r3, #9
70000eac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000eae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000eb2:	4619      	mov	r1, r3
70000eb4:	4807      	ldr	r0, [pc, #28]	@ (70000ed4 <MX_GPIO_Init+0x184>)
70000eb6:	f002 fb41 	bl	7000353c <HAL_GPIO_Init>

}
70000eba:	bf00      	nop
70000ebc:	3738      	adds	r7, #56	@ 0x38
70000ebe:	46bd      	mov	sp, r7
70000ec0:	bd80      	pop	{r7, pc}
70000ec2:	bf00      	nop
70000ec4:	58024400 	.word	0x58024400
70000ec8:	58020c00 	.word	0x58020c00
70000ecc:	58021800 	.word	0x58021800
70000ed0:	58020800 	.word	0x58020800
70000ed4:	58020400 	.word	0x58020400

70000ed8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
70000ed8:	b580      	push	{r7, lr}
70000eda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
70000edc:	4b1b      	ldr	r3, [pc, #108]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000ede:	4a1c      	ldr	r2, [pc, #112]	@ (70000f50 <MX_I2C1_Init+0x78>)
70000ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20C0EDFF;
70000ee2:	4b1a      	ldr	r3, [pc, #104]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000ee4:	4a1b      	ldr	r2, [pc, #108]	@ (70000f54 <MX_I2C1_Init+0x7c>)
70000ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
70000ee8:	4b18      	ldr	r3, [pc, #96]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000eea:	2200      	movs	r2, #0
70000eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
70000eee:	4b17      	ldr	r3, [pc, #92]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000ef0:	2201      	movs	r2, #1
70000ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
70000ef4:	4b15      	ldr	r3, [pc, #84]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000ef6:	2200      	movs	r2, #0
70000ef8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
70000efa:	4b14      	ldr	r3, [pc, #80]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000efc:	2200      	movs	r2, #0
70000efe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
70000f00:	4b12      	ldr	r3, [pc, #72]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000f02:	2200      	movs	r2, #0
70000f04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
70000f06:	4b11      	ldr	r3, [pc, #68]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000f08:	2200      	movs	r2, #0
70000f0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
70000f0c:	4b0f      	ldr	r3, [pc, #60]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000f0e:	2200      	movs	r2, #0
70000f10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
70000f12:	480e      	ldr	r0, [pc, #56]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000f14:	f002 fc72 	bl	700037fc <HAL_I2C_Init>
70000f18:	4603      	mov	r3, r0
70000f1a:	2b00      	cmp	r3, #0
70000f1c:	d001      	beq.n	70000f22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
70000f1e:	f000 fc51 	bl	700017c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
70000f22:	2100      	movs	r1, #0
70000f24:	4809      	ldr	r0, [pc, #36]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000f26:	f002 fd05 	bl	70003934 <HAL_I2CEx_ConfigAnalogFilter>
70000f2a:	4603      	mov	r3, r0
70000f2c:	2b00      	cmp	r3, #0
70000f2e:	d001      	beq.n	70000f34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
70000f30:	f000 fc48 	bl	700017c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
70000f34:	2100      	movs	r1, #0
70000f36:	4805      	ldr	r0, [pc, #20]	@ (70000f4c <MX_I2C1_Init+0x74>)
70000f38:	f002 fd47 	bl	700039ca <HAL_I2CEx_ConfigDigitalFilter>
70000f3c:	4603      	mov	r3, r0
70000f3e:	2b00      	cmp	r3, #0
70000f40:	d001      	beq.n	70000f46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
70000f42:	f000 fc3f 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
70000f46:	bf00      	nop
70000f48:	bd80      	pop	{r7, pc}
70000f4a:	bf00      	nop
70000f4c:	24000798 	.word	0x24000798
70000f50:	40005400 	.word	0x40005400
70000f54:	20c0edff 	.word	0x20c0edff

70000f58 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
70000f58:	b580      	push	{r7, lr}
70000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
70000f5c:	4b1b      	ldr	r3, [pc, #108]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f5e:	4a1c      	ldr	r2, [pc, #112]	@ (70000fd0 <MX_I2C2_Init+0x78>)
70000f60:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20C0EDFF;
70000f62:	4b1a      	ldr	r3, [pc, #104]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f64:	4a1b      	ldr	r2, [pc, #108]	@ (70000fd4 <MX_I2C2_Init+0x7c>)
70000f66:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
70000f68:	4b18      	ldr	r3, [pc, #96]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f6a:	2200      	movs	r2, #0
70000f6c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
70000f6e:	4b17      	ldr	r3, [pc, #92]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f70:	2201      	movs	r2, #1
70000f72:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
70000f74:	4b15      	ldr	r3, [pc, #84]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f76:	2200      	movs	r2, #0
70000f78:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
70000f7a:	4b14      	ldr	r3, [pc, #80]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f7c:	2200      	movs	r2, #0
70000f7e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
70000f80:	4b12      	ldr	r3, [pc, #72]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f82:	2200      	movs	r2, #0
70000f84:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
70000f86:	4b11      	ldr	r3, [pc, #68]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f88:	2200      	movs	r2, #0
70000f8a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
70000f8c:	4b0f      	ldr	r3, [pc, #60]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f8e:	2200      	movs	r2, #0
70000f90:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
70000f92:	480e      	ldr	r0, [pc, #56]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000f94:	f002 fc32 	bl	700037fc <HAL_I2C_Init>
70000f98:	4603      	mov	r3, r0
70000f9a:	2b00      	cmp	r3, #0
70000f9c:	d001      	beq.n	70000fa2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
70000f9e:	f000 fc11 	bl	700017c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
70000fa2:	2100      	movs	r1, #0
70000fa4:	4809      	ldr	r0, [pc, #36]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000fa6:	f002 fcc5 	bl	70003934 <HAL_I2CEx_ConfigAnalogFilter>
70000faa:	4603      	mov	r3, r0
70000fac:	2b00      	cmp	r3, #0
70000fae:	d001      	beq.n	70000fb4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
70000fb0:	f000 fc08 	bl	700017c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
70000fb4:	2100      	movs	r1, #0
70000fb6:	4805      	ldr	r0, [pc, #20]	@ (70000fcc <MX_I2C2_Init+0x74>)
70000fb8:	f002 fd07 	bl	700039ca <HAL_I2CEx_ConfigDigitalFilter>
70000fbc:	4603      	mov	r3, r0
70000fbe:	2b00      	cmp	r3, #0
70000fc0:	d001      	beq.n	70000fc6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
70000fc2:	f000 fbff 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
70000fc6:	bf00      	nop
70000fc8:	bd80      	pop	{r7, pc}
70000fca:	bf00      	nop
70000fcc:	240007ec 	.word	0x240007ec
70000fd0:	40005800 	.word	0x40005800
70000fd4:	20c0edff 	.word	0x20c0edff

70000fd8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
70000fd8:	b580      	push	{r7, lr}
70000fda:	b0ac      	sub	sp, #176	@ 0xb0
70000fdc:	af00      	add	r7, sp, #0
70000fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000fe0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000fe4:	2200      	movs	r2, #0
70000fe6:	601a      	str	r2, [r3, #0]
70000fe8:	605a      	str	r2, [r3, #4]
70000fea:	609a      	str	r2, [r3, #8]
70000fec:	60da      	str	r2, [r3, #12]
70000fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000ff0:	f107 0318 	add.w	r3, r7, #24
70000ff4:	2284      	movs	r2, #132	@ 0x84
70000ff6:	2100      	movs	r1, #0
70000ff8:	4618      	mov	r0, r3
70000ffa:	f00b fd34 	bl	7000ca66 <memset>
  if(i2cHandle->Instance==I2C1)
70000ffe:	687b      	ldr	r3, [r7, #4]
70001000:	681b      	ldr	r3, [r3, #0]
70001002:	4a45      	ldr	r2, [pc, #276]	@ (70001118 <HAL_I2C_MspInit+0x140>)
70001004:	4293      	cmp	r3, r2
70001006:	d13f      	bne.n	70001088 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1_I3C1;
70001008:	f44f 6300 	mov.w	r3, #2048	@ 0x800
7000100c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1_I3c1ClockSelection = RCC_I2C1_I3C1CLKSOURCE_PCLK1;
7000100e:	2300      	movs	r3, #0
70001010:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001012:	f107 0318 	add.w	r3, r7, #24
70001016:	4618      	mov	r0, r3
70001018:	f004 f8ae 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
7000101c:	4603      	mov	r3, r0
7000101e:	2b00      	cmp	r3, #0
70001020:	d001      	beq.n	70001026 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
70001022:	f000 fbcf 	bl	700017c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
70001026:	4b3d      	ldr	r3, [pc, #244]	@ (7000111c <HAL_I2C_MspInit+0x144>)
70001028:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000102c:	4a3b      	ldr	r2, [pc, #236]	@ (7000111c <HAL_I2C_MspInit+0x144>)
7000102e:	f043 0302 	orr.w	r3, r3, #2
70001032:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001036:	4b39      	ldr	r3, [pc, #228]	@ (7000111c <HAL_I2C_MspInit+0x144>)
70001038:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000103c:	617b      	str	r3, [r7, #20]
7000103e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
70001040:	f44f 7340 	mov.w	r3, #768	@ 0x300
70001044:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
70001048:	2312      	movs	r3, #18
7000104a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000104e:	2300      	movs	r3, #0
70001050:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001054:	2300      	movs	r3, #0
70001056:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
7000105a:	2304      	movs	r3, #4
7000105c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70001060:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70001064:	4619      	mov	r1, r3
70001066:	482e      	ldr	r0, [pc, #184]	@ (70001120 <HAL_I2C_MspInit+0x148>)
70001068:	f002 fa68 	bl	7000353c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
7000106c:	4b2b      	ldr	r3, [pc, #172]	@ (7000111c <HAL_I2C_MspInit+0x144>)
7000106e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70001072:	4a2a      	ldr	r2, [pc, #168]	@ (7000111c <HAL_I2C_MspInit+0x144>)
70001074:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70001078:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
7000107c:	4b27      	ldr	r3, [pc, #156]	@ (7000111c <HAL_I2C_MspInit+0x144>)
7000107e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70001082:	613b      	str	r3, [r7, #16]
70001084:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
70001086:	e042      	b.n	7000110e <HAL_I2C_MspInit+0x136>
  else if(i2cHandle->Instance==I2C2)
70001088:	687b      	ldr	r3, [r7, #4]
7000108a:	681b      	ldr	r3, [r3, #0]
7000108c:	4a25      	ldr	r2, [pc, #148]	@ (70001124 <HAL_I2C_MspInit+0x14c>)
7000108e:	4293      	cmp	r3, r2
70001090:	d13d      	bne.n	7000110e <HAL_I2C_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C23;
70001092:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70001096:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c23ClockSelection = RCC_I2C23CLKSOURCE_PCLK1;
70001098:	2300      	movs	r3, #0
7000109a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
7000109c:	f107 0318 	add.w	r3, r7, #24
700010a0:	4618      	mov	r0, r3
700010a2:	f004 f869 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
700010a6:	4603      	mov	r3, r0
700010a8:	2b00      	cmp	r3, #0
700010aa:	d001      	beq.n	700010b0 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
700010ac:	f000 fb8a 	bl	700017c4 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
700010b0:	4b1a      	ldr	r3, [pc, #104]	@ (7000111c <HAL_I2C_MspInit+0x144>)
700010b2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700010b6:	4a19      	ldr	r2, [pc, #100]	@ (7000111c <HAL_I2C_MspInit+0x144>)
700010b8:	f043 0320 	orr.w	r3, r3, #32
700010bc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700010c0:	4b16      	ldr	r3, [pc, #88]	@ (7000111c <HAL_I2C_MspInit+0x144>)
700010c2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700010c6:	60fb      	str	r3, [r7, #12]
700010c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
700010ca:	2303      	movs	r3, #3
700010cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
700010d0:	2312      	movs	r3, #18
700010d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700010d6:	2300      	movs	r3, #0
700010d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700010dc:	2300      	movs	r3, #0
700010de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
700010e2:	2304      	movs	r3, #4
700010e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
700010e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700010ec:	4619      	mov	r1, r3
700010ee:	480e      	ldr	r0, [pc, #56]	@ (70001128 <HAL_I2C_MspInit+0x150>)
700010f0:	f002 fa24 	bl	7000353c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
700010f4:	4b09      	ldr	r3, [pc, #36]	@ (7000111c <HAL_I2C_MspInit+0x144>)
700010f6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
700010fa:	4a08      	ldr	r2, [pc, #32]	@ (7000111c <HAL_I2C_MspInit+0x144>)
700010fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
70001100:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70001104:	4b05      	ldr	r3, [pc, #20]	@ (7000111c <HAL_I2C_MspInit+0x144>)
70001106:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
7000110a:	60bb      	str	r3, [r7, #8]
7000110c:	68bb      	ldr	r3, [r7, #8]
}
7000110e:	bf00      	nop
70001110:	37b0      	adds	r7, #176	@ 0xb0
70001112:	46bd      	mov	sp, r7
70001114:	bd80      	pop	{r7, pc}
70001116:	bf00      	nop
70001118:	40005400 	.word	0x40005400
7000111c:	58024400 	.word	0x58024400
70001120:	58020400 	.word	0x58020400
70001124:	40005800 	.word	0x40005800
70001128:	58021400 	.word	0x58021400

7000112c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
7000112c:	b580      	push	{r7, lr}
7000112e:	b09a      	sub	sp, #104	@ 0x68
70001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
70001132:	f107 0334 	add.w	r3, r7, #52	@ 0x34
70001136:	2234      	movs	r2, #52	@ 0x34
70001138:	2100      	movs	r1, #0
7000113a:	4618      	mov	r0, r3
7000113c:	f00b fc93 	bl	7000ca66 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
70001140:	463b      	mov	r3, r7
70001142:	2234      	movs	r2, #52	@ 0x34
70001144:	2100      	movs	r1, #0
70001146:	4618      	mov	r0, r3
70001148:	f00b fc8d 	bl	7000ca66 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
7000114c:	4b4e      	ldr	r3, [pc, #312]	@ (70001288 <MX_LTDC_Init+0x15c>)
7000114e:	4a4f      	ldr	r2, [pc, #316]	@ (7000128c <MX_LTDC_Init+0x160>)
70001150:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
70001152:	4b4d      	ldr	r3, [pc, #308]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001154:	2200      	movs	r2, #0
70001156:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
70001158:	4b4b      	ldr	r3, [pc, #300]	@ (70001288 <MX_LTDC_Init+0x15c>)
7000115a:	2200      	movs	r2, #0
7000115c:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
7000115e:	4b4a      	ldr	r3, [pc, #296]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001160:	2200      	movs	r2, #0
70001162:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
70001164:	4b48      	ldr	r3, [pc, #288]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001166:	2200      	movs	r2, #0
70001168:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
7000116a:	4b47      	ldr	r3, [pc, #284]	@ (70001288 <MX_LTDC_Init+0x15c>)
7000116c:	2207      	movs	r2, #7
7000116e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
70001170:	4b45      	ldr	r3, [pc, #276]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001172:	2203      	movs	r2, #3
70001174:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
70001176:	4b44      	ldr	r3, [pc, #272]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001178:	220e      	movs	r2, #14
7000117a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
7000117c:	4b42      	ldr	r3, [pc, #264]	@ (70001288 <MX_LTDC_Init+0x15c>)
7000117e:	2205      	movs	r2, #5
70001180:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
70001182:	4b41      	ldr	r3, [pc, #260]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001184:	f240 228e 	movw	r2, #654	@ 0x28e
70001188:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
7000118a:	4b3f      	ldr	r3, [pc, #252]	@ (70001288 <MX_LTDC_Init+0x15c>)
7000118c:	f240 12e5 	movw	r2, #485	@ 0x1e5
70001190:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
70001192:	4b3d      	ldr	r3, [pc, #244]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001194:	f44f 7225 	mov.w	r2, #660	@ 0x294
70001198:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
7000119a:	4b3b      	ldr	r3, [pc, #236]	@ (70001288 <MX_LTDC_Init+0x15c>)
7000119c:	f240 12e7 	movw	r2, #487	@ 0x1e7
700011a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
700011a2:	4b39      	ldr	r3, [pc, #228]	@ (70001288 <MX_LTDC_Init+0x15c>)
700011a4:	2200      	movs	r2, #0
700011a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
700011aa:	4b37      	ldr	r3, [pc, #220]	@ (70001288 <MX_LTDC_Init+0x15c>)
700011ac:	2200      	movs	r2, #0
700011ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
700011b2:	4b35      	ldr	r3, [pc, #212]	@ (70001288 <MX_LTDC_Init+0x15c>)
700011b4:	2200      	movs	r2, #0
700011b6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
700011ba:	4833      	ldr	r0, [pc, #204]	@ (70001288 <MX_LTDC_Init+0x15c>)
700011bc:	f002 fc52 	bl	70003a64 <HAL_LTDC_Init>
700011c0:	4603      	mov	r3, r0
700011c2:	2b00      	cmp	r3, #0
700011c4:	d001      	beq.n	700011ca <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
700011c6:	f000 fafd 	bl	700017c4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
700011ca:	2300      	movs	r3, #0
700011cc:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
700011ce:	2300      	movs	r3, #0
700011d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
700011d2:	2300      	movs	r3, #0
700011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
700011d6:	2300      	movs	r3, #0
700011d8:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
700011da:	2300      	movs	r3, #0
700011dc:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
700011de:	2300      	movs	r3, #0
700011e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
700011e2:	2300      	movs	r3, #0
700011e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
700011e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
700011ea:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
700011ec:	2305      	movs	r3, #5
700011ee:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
700011f0:	2300      	movs	r3, #0
700011f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
700011f4:	2300      	movs	r3, #0
700011f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
700011f8:	2300      	movs	r3, #0
700011fa:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
700011fc:	2300      	movs	r3, #0
700011fe:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
70001202:	2300      	movs	r3, #0
70001204:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
70001208:	2300      	movs	r3, #0
7000120a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
7000120e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
70001212:	2200      	movs	r2, #0
70001214:	4619      	mov	r1, r3
70001216:	481c      	ldr	r0, [pc, #112]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001218:	f002 fcf4 	bl	70003c04 <HAL_LTDC_ConfigLayer>
7000121c:	4603      	mov	r3, r0
7000121e:	2b00      	cmp	r3, #0
70001220:	d001      	beq.n	70001226 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
70001222:	f000 facf 	bl	700017c4 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
70001226:	2300      	movs	r3, #0
70001228:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
7000122a:	2300      	movs	r3, #0
7000122c:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
7000122e:	2300      	movs	r3, #0
70001230:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
70001232:	2300      	movs	r3, #0
70001234:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
70001236:	2300      	movs	r3, #0
70001238:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
7000123a:	2300      	movs	r3, #0
7000123c:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
7000123e:	2300      	movs	r3, #0
70001240:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
70001242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70001246:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
70001248:	2305      	movs	r3, #5
7000124a:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
7000124c:	2300      	movs	r3, #0
7000124e:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
70001250:	2300      	movs	r3, #0
70001252:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
70001254:	2300      	movs	r3, #0
70001256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
70001258:	2300      	movs	r3, #0
7000125a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
7000125e:	2300      	movs	r3, #0
70001260:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
70001264:	2300      	movs	r3, #0
70001266:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
7000126a:	463b      	mov	r3, r7
7000126c:	2201      	movs	r2, #1
7000126e:	4619      	mov	r1, r3
70001270:	4805      	ldr	r0, [pc, #20]	@ (70001288 <MX_LTDC_Init+0x15c>)
70001272:	f002 fcc7 	bl	70003c04 <HAL_LTDC_ConfigLayer>
70001276:	4603      	mov	r3, r0
70001278:	2b00      	cmp	r3, #0
7000127a:	d001      	beq.n	70001280 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
7000127c:	f000 faa2 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
70001280:	bf00      	nop
70001282:	3768      	adds	r7, #104	@ 0x68
70001284:	46bd      	mov	sp, r7
70001286:	bd80      	pop	{r7, pc}
70001288:	24000840 	.word	0x24000840
7000128c:	50001000 	.word	0x50001000

70001290 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
70001290:	b580      	push	{r7, lr}
70001292:	b0b0      	sub	sp, #192	@ 0xc0
70001294:	af00      	add	r7, sp, #0
70001296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70001298:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000129c:	2200      	movs	r2, #0
7000129e:	601a      	str	r2, [r3, #0]
700012a0:	605a      	str	r2, [r3, #4]
700012a2:	609a      	str	r2, [r3, #8]
700012a4:	60da      	str	r2, [r3, #12]
700012a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700012a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700012ac:	2284      	movs	r2, #132	@ 0x84
700012ae:	2100      	movs	r1, #0
700012b0:	4618      	mov	r0, r3
700012b2:	f00b fbd8 	bl	7000ca66 <memset>
  if(ltdcHandle->Instance==LTDC)
700012b6:	687b      	ldr	r3, [r7, #4]
700012b8:	681b      	ldr	r3, [r3, #0]
700012ba:	4aa6      	ldr	r2, [pc, #664]	@ (70001554 <HAL_LTDC_MspInit+0x2c4>)
700012bc:	4293      	cmp	r3, r2
700012be:	f040 8145 	bne.w	7000154c <HAL_LTDC_MspInit+0x2bc>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
700012c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
700012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLL3R;
700012c8:	2300      	movs	r3, #0
700012ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700012cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700012d0:	4618      	mov	r0, r3
700012d2:	f003 ff51 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
700012d6:	4603      	mov	r3, r0
700012d8:	2b00      	cmp	r3, #0
700012da:	d001      	beq.n	700012e0 <HAL_LTDC_MspInit+0x50>
    {
      Error_Handler();
700012dc:	f000 fa72 	bl	700017c4 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
700012e0:	4b9d      	ldr	r3, [pc, #628]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
700012e2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700012e6:	4a9c      	ldr	r2, [pc, #624]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
700012e8:	f043 0302 	orr.w	r3, r3, #2
700012ec:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
700012f0:	4b99      	ldr	r3, [pc, #612]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
700012f2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700012f6:	627b      	str	r3, [r7, #36]	@ 0x24
700012f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
700012fa:	4b97      	ldr	r3, [pc, #604]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
700012fc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001300:	4a95      	ldr	r2, [pc, #596]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001302:	f043 0302 	orr.w	r3, r3, #2
70001306:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000130a:	4b93      	ldr	r3, [pc, #588]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000130c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001310:	623b      	str	r3, [r7, #32]
70001312:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
70001314:	4b90      	ldr	r3, [pc, #576]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001316:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000131a:	4a8f      	ldr	r2, [pc, #572]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000131c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70001320:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001324:	4b8c      	ldr	r3, [pc, #560]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001326:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000132a:	61fb      	str	r3, [r7, #28]
7000132c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
7000132e:	4b8a      	ldr	r3, [pc, #552]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001330:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001334:	4a88      	ldr	r2, [pc, #544]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001336:	f043 0310 	orr.w	r3, r3, #16
7000133a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000133e:	4b86      	ldr	r3, [pc, #536]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001340:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001344:	61bb      	str	r3, [r7, #24]
70001346:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
70001348:	4b83      	ldr	r3, [pc, #524]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000134a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000134e:	4a82      	ldr	r2, [pc, #520]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001350:	f043 0301 	orr.w	r3, r3, #1
70001354:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001358:	4b7f      	ldr	r3, [pc, #508]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000135a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000135e:	617b      	str	r3, [r7, #20]
70001360:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
70001362:	4b7d      	ldr	r3, [pc, #500]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001364:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001368:	4a7b      	ldr	r2, [pc, #492]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000136a:	f043 0320 	orr.w	r3, r3, #32
7000136e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001372:	4b79      	ldr	r3, [pc, #484]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001374:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001378:	613b      	str	r3, [r7, #16]
7000137a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
7000137c:	4b76      	ldr	r3, [pc, #472]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000137e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001382:	4a75      	ldr	r2, [pc, #468]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
70001384:	f043 0308 	orr.w	r3, r3, #8
70001388:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000138c:	4b72      	ldr	r3, [pc, #456]	@ (70001558 <HAL_LTDC_MspInit+0x2c8>)
7000138e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001392:	60fb      	str	r3, [r7, #12]
70001394:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> LTDC_G4
    PA6     ------> LTDC_B7
    PF14     ------> LTDC_G0
    PB10     ------> LTDC_G7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_13;
70001396:	f242 0320 	movw	r3, #8224	@ 0x2020
7000139a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000139e:	2302      	movs	r3, #2
700013a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700013a4:	2300      	movs	r3, #0
700013a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700013aa:	2300      	movs	r3, #0
700013ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_LTDC;
700013b0:	230a      	movs	r3, #10
700013b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700013b6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700013ba:	4619      	mov	r1, r3
700013bc:	4867      	ldr	r0, [pc, #412]	@ (7000155c <HAL_LTDC_MspInit+0x2cc>)
700013be:	f002 f8bd 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_14
700013c2:	f246 0307 	movw	r3, #24583	@ 0x6007
700013c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700013ca:	2302      	movs	r3, #2
700013cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700013d0:	2300      	movs	r3, #0
700013d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700013d6:	2300      	movs	r3, #0
700013d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
700013dc:	230d      	movs	r3, #13
700013de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
700013e2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700013e6:	4619      	mov	r1, r3
700013e8:	485d      	ldr	r0, [pc, #372]	@ (70001560 <HAL_LTDC_MspInit+0x2d0>)
700013ea:	f002 f8a7 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_11
700013ee:	f641 4318 	movw	r3, #7192	@ 0x1c18
700013f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700013f6:	2302      	movs	r3, #2
700013f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700013fc:	2300      	movs	r3, #0
700013fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001402:	2300      	movs	r3, #0
70001404:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
70001408:	230d      	movs	r3, #13
7000140a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
7000140e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001412:	4619      	mov	r1, r3
70001414:	4851      	ldr	r0, [pc, #324]	@ (7000155c <HAL_LTDC_MspInit+0x2cc>)
70001416:	f002 f891 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
7000141a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
7000141e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001422:	2302      	movs	r3, #2
70001424:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001428:	2300      	movs	r3, #0
7000142a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000142e:	2300      	movs	r3, #0
70001430:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
70001434:	230b      	movs	r3, #11
70001436:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
7000143a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000143e:	4619      	mov	r1, r3
70001440:	4848      	ldr	r0, [pc, #288]	@ (70001564 <HAL_LTDC_MspInit+0x2d4>)
70001442:	f002 f87b 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_15
70001446:	f649 1303 	movw	r3, #39171	@ 0x9903
7000144a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000144e:	2302      	movs	r3, #2
70001450:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001454:	2300      	movs	r3, #0
70001456:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000145a:	2300      	movs	r3, #0
7000145c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
70001460:	230d      	movs	r3, #13
70001462:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70001466:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000146a:	4619      	mov	r1, r3
7000146c:	483e      	ldr	r0, [pc, #248]	@ (70001568 <HAL_LTDC_MspInit+0x2d8>)
7000146e:	f002 f865 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
70001472:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70001476:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000147a:	2302      	movs	r3, #2
7000147c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001480:	2300      	movs	r3, #0
70001482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001486:	2300      	movs	r3, #0
70001488:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
7000148c:	230e      	movs	r3, #14
7000148e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70001492:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001496:	4619      	mov	r1, r3
70001498:	4833      	ldr	r0, [pc, #204]	@ (70001568 <HAL_LTDC_MspInit+0x2d8>)
7000149a:	f002 f84f 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
7000149e:	f44f 4342 	mov.w	r3, #49664	@ 0xc200
700014a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700014a6:	2302      	movs	r3, #2
700014a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700014ac:	2300      	movs	r3, #0
700014ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700014b2:	2300      	movs	r3, #0
700014b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
700014b8:	230d      	movs	r3, #13
700014ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
700014be:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700014c2:	4619      	mov	r1, r3
700014c4:	4829      	ldr	r0, [pc, #164]	@ (7000156c <HAL_LTDC_MspInit+0x2dc>)
700014c6:	f002 f839 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
700014ca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
700014ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700014d2:	2302      	movs	r3, #2
700014d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700014d8:	2300      	movs	r3, #0
700014da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700014de:	2300      	movs	r3, #0
700014e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
700014e4:	230e      	movs	r3, #14
700014e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
700014ea:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700014ee:	4619      	mov	r1, r3
700014f0:	481e      	ldr	r0, [pc, #120]	@ (7000156c <HAL_LTDC_MspInit+0x2dc>)
700014f2:	f002 f823 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
700014f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700014fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700014fe:	2302      	movs	r3, #2
70001500:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001504:	2300      	movs	r3, #0
70001506:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000150a:	2300      	movs	r3, #0
7000150c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
70001510:	230e      	movs	r3, #14
70001512:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70001516:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000151a:	4619      	mov	r1, r3
7000151c:	4814      	ldr	r0, [pc, #80]	@ (70001570 <HAL_LTDC_MspInit+0x2e0>)
7000151e:	f002 f80d 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
70001522:	2340      	movs	r3, #64	@ 0x40
70001524:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001528:	2302      	movs	r3, #2
7000152a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000152e:	2300      	movs	r3, #0
70001530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001534:	2300      	movs	r3, #0
70001536:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_LTDC;
7000153a:	230c      	movs	r3, #12
7000153c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70001540:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001544:	4619      	mov	r1, r3
70001546:	4808      	ldr	r0, [pc, #32]	@ (70001568 <HAL_LTDC_MspInit+0x2d8>)
70001548:	f001 fff8 	bl	7000353c <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
7000154c:	bf00      	nop
7000154e:	37c0      	adds	r7, #192	@ 0xc0
70001550:	46bd      	mov	sp, r7
70001552:	bd80      	pop	{r7, pc}
70001554:	50001000 	.word	0x50001000
70001558:	58024400 	.word	0x58024400
7000155c:	58020400 	.word	0x58020400
70001560:	58021800 	.word	0x58021800
70001564:	58021000 	.word	0x58021000
70001568:	58020000 	.word	0x58020000
7000156c:	58021400 	.word	0x58021400
70001570:	58020c00 	.word	0x58020c00

70001574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
70001574:	b580      	push	{r7, lr}
70001576:	b084      	sub	sp, #16
70001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
7000157a:	f000 f893 	bl	700016a4 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000157e:	4b48      	ldr	r3, [pc, #288]	@ (700016a0 <main+0x12c>)
70001580:	695b      	ldr	r3, [r3, #20]
70001582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001586:	2b00      	cmp	r3, #0
70001588:	d11b      	bne.n	700015c2 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
7000158a:	f3bf 8f4f 	dsb	sy
}
7000158e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001590:	f3bf 8f6f 	isb	sy
}
70001594:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
70001596:	4b42      	ldr	r3, [pc, #264]	@ (700016a0 <main+0x12c>)
70001598:	2200      	movs	r2, #0
7000159a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
7000159e:	f3bf 8f4f 	dsb	sy
}
700015a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700015a4:	f3bf 8f6f 	isb	sy
}
700015a8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
700015aa:	4b3d      	ldr	r3, [pc, #244]	@ (700016a0 <main+0x12c>)
700015ac:	695b      	ldr	r3, [r3, #20]
700015ae:	4a3c      	ldr	r2, [pc, #240]	@ (700016a0 <main+0x12c>)
700015b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700015b4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
700015b6:	f3bf 8f4f 	dsb	sy
}
700015ba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700015bc:	f3bf 8f6f 	isb	sy
}
700015c0:	e000      	b.n	700015c4 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
700015c2:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
700015c4:	4b36      	ldr	r3, [pc, #216]	@ (700016a0 <main+0x12c>)
700015c6:	695b      	ldr	r3, [r3, #20]
700015c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700015cc:	2b00      	cmp	r3, #0
700015ce:	d138      	bne.n	70001642 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
700015d0:	4b33      	ldr	r3, [pc, #204]	@ (700016a0 <main+0x12c>)
700015d2:	2200      	movs	r2, #0
700015d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
700015d8:	f3bf 8f4f 	dsb	sy
}
700015dc:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
700015de:	4b30      	ldr	r3, [pc, #192]	@ (700016a0 <main+0x12c>)
700015e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700015e4:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
700015e6:	68fb      	ldr	r3, [r7, #12]
700015e8:	0b5b      	lsrs	r3, r3, #13
700015ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
700015ee:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
700015f0:	68fb      	ldr	r3, [r7, #12]
700015f2:	08db      	lsrs	r3, r3, #3
700015f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
700015f8:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700015fa:	68bb      	ldr	r3, [r7, #8]
700015fc:	015a      	lsls	r2, r3, #5
700015fe:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
70001602:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
70001604:	687a      	ldr	r2, [r7, #4]
70001606:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
70001608:	4925      	ldr	r1, [pc, #148]	@ (700016a0 <main+0x12c>)
7000160a:	4313      	orrs	r3, r2
7000160c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
70001610:	687b      	ldr	r3, [r7, #4]
70001612:	1e5a      	subs	r2, r3, #1
70001614:	607a      	str	r2, [r7, #4]
70001616:	2b00      	cmp	r3, #0
70001618:	d1ef      	bne.n	700015fa <main+0x86>
    } while(sets-- != 0U);
7000161a:	68bb      	ldr	r3, [r7, #8]
7000161c:	1e5a      	subs	r2, r3, #1
7000161e:	60ba      	str	r2, [r7, #8]
70001620:	2b00      	cmp	r3, #0
70001622:	d1e5      	bne.n	700015f0 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
70001624:	f3bf 8f4f 	dsb	sy
}
70001628:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
7000162a:	4b1d      	ldr	r3, [pc, #116]	@ (700016a0 <main+0x12c>)
7000162c:	695b      	ldr	r3, [r3, #20]
7000162e:	4a1c      	ldr	r2, [pc, #112]	@ (700016a0 <main+0x12c>)
70001630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70001634:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70001636:	f3bf 8f4f 	dsb	sy
}
7000163a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000163c:	f3bf 8f6f 	isb	sy
}
70001640:	e000      	b.n	70001644 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70001642:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Update SystemCoreClock variable according to RCC registers values. */
  SystemCoreClockUpdate();
70001644:	f000 fdd6 	bl	700021f4 <SystemCoreClockUpdate>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
70001648:	f001 f9ad 	bl	700029a6 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
7000164c:	f7ff fb80 	bl	70000d50 <MX_GPIO_Init>
  MX_UART4_Init();
70001650:	f000 ff80 	bl	70002554 <MX_UART4_Init>
  MX_DCMIPP_Init();
70001654:	f7ff fa46 	bl	70000ae4 <MX_DCMIPP_Init>
  MX_FLASH_Init();
70001658:	f7ff fb40 	bl	70000cdc <MX_FLASH_Init>
  MX_I2C1_Init();
7000165c:	f7ff fc3c 	bl	70000ed8 <MX_I2C1_Init>
  MX_I2C2_Init();
70001660:	f7ff fc7a 	bl	70000f58 <MX_I2C2_Init>
  MX_LTDC_Init();
70001664:	f7ff fd62 	bl	7000112c <MX_LTDC_Init>
  MX_SPI2_Init();
70001668:	f000 f97a 	bl	70001960 <MX_SPI2_Init>
  MX_SPI4_Init();
7000166c:	f000 f9ce 	bl	70001a0c <MX_SPI4_Init>
  MX_SPI5_Init();
70001670:	f000 fa22 	bl	70001ab8 <MX_SPI5_Init>
  MX_UART7_Init();
70001674:	f000 ffba 	bl	700025ec <MX_UART7_Init>
  MX_USART1_UART_Init();
70001678:	f001 f806 	bl	70002688 <MX_USART1_UART_Init>
  MX_SBS_Init();
7000167c:	f000 f8a8 	bl	700017d0 <MX_SBS_Init>
  MX_SDMMC1_SD_Init();
70001680:	f000 f8ae 	bl	700017e0 <MX_SDMMC1_SD_Init>
  MX_TIM1_Init();
70001684:	f000 feee 	bl	70002464 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  std_cio_init();
70001688:	f009 fd0e 	bl	7000b0a8 <std_cio_init>

  //sd_card_erase_t();
  //sd_card_single_block_t();

  std_heap_stack_info();
7000168c:	f009 fd98 	bl	7000b1c0 <std_heap_stack_info>

  perfc_init(true);
70001690:	2001      	movs	r0, #1
70001692:	f00a fc2b 	bl	7000beec <perfc_init>
  perf_counter_example_r7();
70001696:	f009 fe1f 	bl	7000b2d8 <perf_counter_example_r7>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
7000169a:	bf00      	nop
7000169c:	e7fd      	b.n	7000169a <main+0x126>
7000169e:	bf00      	nop
700016a0:	e000ed00 	.word	0xe000ed00

700016a4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

static void MPU_Config(void)
{
700016a4:	b580      	push	{r7, lr}
700016a6:	b086      	sub	sp, #24
700016a8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
700016aa:	1d3b      	adds	r3, r7, #4
700016ac:	2200      	movs	r2, #0
700016ae:	601a      	str	r2, [r3, #0]
700016b0:	605a      	str	r2, [r3, #4]
700016b2:	609a      	str	r2, [r3, #8]
700016b4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
700016b6:	f001 fb41 	bl	70002d3c <HAL_MPU_Disable>

  /* Disables all MPU regions */
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
700016ba:	2300      	movs	r3, #0
700016bc:	75fb      	strb	r3, [r7, #23]
700016be:	e006      	b.n	700016ce <MPU_Config+0x2a>
  {
    HAL_MPU_DisableRegion(i);
700016c0:	7dfb      	ldrb	r3, [r7, #23]
700016c2:	4618      	mov	r0, r3
700016c4:	f001 fb58 	bl	70002d78 <HAL_MPU_DisableRegion>
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
700016c8:	7dfb      	ldrb	r3, [r7, #23]
700016ca:	3301      	adds	r3, #1
700016cc:	75fb      	strb	r3, [r7, #23]
700016ce:	7dfb      	ldrb	r3, [r7, #23]
700016d0:	2b0f      	cmp	r3, #15
700016d2:	d9f5      	bls.n	700016c0 <MPU_Config+0x1c>
  }

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
700016d4:	2301      	movs	r3, #1
700016d6:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
700016d8:	2300      	movs	r3, #0
700016da:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x0;
700016dc:	2300      	movs	r3, #0
700016de:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
700016e0:	231f      	movs	r3, #31
700016e2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x87;
700016e4:	2387      	movs	r3, #135	@ 0x87
700016e6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
700016e8:	2300      	movs	r3, #0
700016ea:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
700016ec:	2300      	movs	r3, #0
700016ee:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
700016f0:	2301      	movs	r3, #1
700016f2:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
700016f4:	2301      	movs	r3, #1
700016f6:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
700016f8:	2300      	movs	r3, #0
700016fa:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
700016fc:	2300      	movs	r3, #0
700016fe:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001700:	1d3b      	adds	r3, r7, #4
70001702:	4618      	mov	r0, r3
70001704:	f001 fb4e 	bl	70002da4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
70001708:	2301      	movs	r3, #1
7000170a:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x70000000;
7000170c:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
70001710:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64MB;
70001712:	2319      	movs	r3, #25
70001714:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x0;
70001716:	2300      	movs	r3, #0
70001718:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
7000171a:	2301      	movs	r3, #1
7000171c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
7000171e:	2303      	movs	r3, #3
70001720:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
70001722:	2300      	movs	r3, #0
70001724:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
70001726:	2300      	movs	r3, #0
70001728:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
7000172a:	2301      	movs	r3, #1
7000172c:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
7000172e:	2301      	movs	r3, #1
70001730:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001732:	1d3b      	adds	r3, r7, #4
70001734:	4618      	mov	r0, r3
70001736:	f001 fb35 	bl	70002da4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
7000173a:	2302      	movs	r3, #2
7000173c:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x90000000;
7000173e:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
70001742:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
70001744:	2318      	movs	r3, #24
70001746:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
70001748:	2301      	movs	r3, #1
7000174a:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
7000174c:	2300      	movs	r3, #0
7000174e:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
70001750:	2300      	movs	r3, #0
70001752:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001754:	1d3b      	adds	r3, r7, #4
70001756:	4618      	mov	r0, r3
70001758:	f001 fb24 	bl	70002da4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
7000175c:	2303      	movs	r3, #3
7000175e:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x20000000;
70001760:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
70001764:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
70001766:	230f      	movs	r3, #15
70001768:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
7000176a:	1d3b      	adds	r3, r7, #4
7000176c:	4618      	mov	r0, r3
7000176e:	f001 fb19 	bl	70002da4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
70001772:	2304      	movs	r3, #4
70001774:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x24000000;
70001776:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
7000177a:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
7000177c:	2312      	movs	r3, #18
7000177e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
70001780:	2300      	movs	r3, #0
70001782:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
70001784:	2301      	movs	r3, #1
70001786:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
70001788:	2301      	movs	r3, #1
7000178a:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
7000178c:	2301      	movs	r3, #1
7000178e:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001790:	1d3b      	adds	r3, r7, #4
70001792:	4618      	mov	r0, r3
70001794:	f001 fb06 	bl	70002da4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER5;
70001798:	2305      	movs	r3, #5
7000179a:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x30000000;
7000179c:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
700017a0:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
700017a2:	230e      	movs	r3, #14
700017a4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
700017a6:	2300      	movs	r3, #0
700017a8:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
700017aa:	2300      	movs	r3, #0
700017ac:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700017ae:	1d3b      	adds	r3, r7, #4
700017b0:	4618      	mov	r0, r3
700017b2:	f001 faf7 	bl	70002da4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
700017b6:	2004      	movs	r0, #4
700017b8:	f001 fa9e 	bl	70002cf8 <HAL_MPU_Enable>

}
700017bc:	bf00      	nop
700017be:	3718      	adds	r7, #24
700017c0:	46bd      	mov	sp, r7
700017c2:	bd80      	pop	{r7, pc}

700017c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
700017c4:	b480      	push	{r7}
700017c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
700017c8:	b672      	cpsid	i
}
700017ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
700017cc:	bf00      	nop
700017ce:	e7fd      	b.n	700017cc <Error_Handler+0x8>

700017d0 <MX_SBS_Init>:

/* USER CODE END 0 */

/* SBS init function */
void MX_SBS_Init(void)
{
700017d0:	b480      	push	{r7}
700017d2:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
700017d4:	bf00      	nop
700017d6:	46bd      	mov	sp, r7
700017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
700017dc:	4770      	bx	lr
	...

700017e0 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
700017e0:	b580      	push	{r7, lr}
700017e2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
700017e4:	4b0e      	ldr	r3, [pc, #56]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
700017e6:	4a0f      	ldr	r2, [pc, #60]	@ (70001824 <MX_SDMMC1_SD_Init+0x44>)
700017e8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
700017ea:	4b0d      	ldr	r3, [pc, #52]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
700017ec:	2200      	movs	r2, #0
700017ee:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
700017f0:	4b0b      	ldr	r3, [pc, #44]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
700017f2:	2200      	movs	r2, #0
700017f4:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
700017f6:	4b0a      	ldr	r3, [pc, #40]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
700017f8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
700017fc:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
700017fe:	4b08      	ldr	r3, [pc, #32]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
70001800:	2200      	movs	r2, #0
70001802:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 4;
70001804:	4b06      	ldr	r3, [pc, #24]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
70001806:	2204      	movs	r2, #4
70001808:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
7000180a:	4805      	ldr	r0, [pc, #20]	@ (70001820 <MX_SDMMC1_SD_Init+0x40>)
7000180c:	f005 ff44 	bl	70007698 <HAL_SD_Init>
70001810:	4603      	mov	r3, r0
70001812:	2b00      	cmp	r3, #0
70001814:	d001      	beq.n	7000181a <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
70001816:	f7ff ffd5 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
7000181a:	bf00      	nop
7000181c:	bd80      	pop	{r7, pc}
7000181e:	bf00      	nop
70001820:	240008e8 	.word	0x240008e8
70001824:	52007000 	.word	0x52007000

70001828 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
70001828:	b580      	push	{r7, lr}
7000182a:	b0ac      	sub	sp, #176	@ 0xb0
7000182c:	af00      	add	r7, sp, #0
7000182e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70001830:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70001834:	2200      	movs	r2, #0
70001836:	601a      	str	r2, [r3, #0]
70001838:	605a      	str	r2, [r3, #4]
7000183a:	609a      	str	r2, [r3, #8]
7000183c:	60da      	str	r2, [r3, #12]
7000183e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70001840:	f107 0318 	add.w	r3, r7, #24
70001844:	2284      	movs	r2, #132	@ 0x84
70001846:	2100      	movs	r1, #0
70001848:	4618      	mov	r0, r3
7000184a:	f00b f90c 	bl	7000ca66 <memset>
  if(sdHandle->Instance==SDMMC1)
7000184e:	687b      	ldr	r3, [r7, #4]
70001850:	681b      	ldr	r3, [r3, #0]
70001852:	4a3f      	ldr	r2, [pc, #252]	@ (70001950 <HAL_SD_MspInit+0x128>)
70001854:	4293      	cmp	r3, r2
70001856:	d176      	bne.n	70001946 <HAL_SD_MspInit+0x11e>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC12;
70001858:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
7000185c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc12ClockSelection = RCC_SDMMC12CLKSOURCE_PLL2S;
7000185e:	2300      	movs	r3, #0
70001860:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001862:	f107 0318 	add.w	r3, r7, #24
70001866:	4618      	mov	r0, r3
70001868:	f003 fc86 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
7000186c:	4603      	mov	r3, r0
7000186e:	2b00      	cmp	r3, #0
70001870:	d001      	beq.n	70001876 <HAL_SD_MspInit+0x4e>
    {
      Error_Handler();
70001872:	f7ff ffa7 	bl	700017c4 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
70001876:	4b37      	ldr	r3, [pc, #220]	@ (70001954 <HAL_SD_MspInit+0x12c>)
70001878:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
7000187c:	4a35      	ldr	r2, [pc, #212]	@ (70001954 <HAL_SD_MspInit+0x12c>)
7000187e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70001882:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
70001886:	4b33      	ldr	r3, [pc, #204]	@ (70001954 <HAL_SD_MspInit+0x12c>)
70001888:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
7000188c:	617b      	str	r3, [r7, #20]
7000188e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
70001890:	4b30      	ldr	r3, [pc, #192]	@ (70001954 <HAL_SD_MspInit+0x12c>)
70001892:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001896:	4a2f      	ldr	r2, [pc, #188]	@ (70001954 <HAL_SD_MspInit+0x12c>)
70001898:	f043 0308 	orr.w	r3, r3, #8
7000189c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700018a0:	4b2c      	ldr	r3, [pc, #176]	@ (70001954 <HAL_SD_MspInit+0x12c>)
700018a2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700018a6:	613b      	str	r3, [r7, #16]
700018a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
700018aa:	4b2a      	ldr	r3, [pc, #168]	@ (70001954 <HAL_SD_MspInit+0x12c>)
700018ac:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700018b0:	4a28      	ldr	r2, [pc, #160]	@ (70001954 <HAL_SD_MspInit+0x12c>)
700018b2:	f043 0304 	orr.w	r3, r3, #4
700018b6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700018ba:	4b26      	ldr	r3, [pc, #152]	@ (70001954 <HAL_SD_MspInit+0x12c>)
700018bc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700018c0:	60fb      	str	r3, [r7, #12]
700018c2:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
700018c4:	2304      	movs	r3, #4
700018c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700018ca:	2302      	movs	r3, #2
700018cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700018d0:	2300      	movs	r3, #0
700018d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700018d6:	2303      	movs	r3, #3
700018d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC1;
700018dc:	230b      	movs	r3, #11
700018de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700018e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700018e6:	4619      	mov	r1, r3
700018e8:	481b      	ldr	r0, [pc, #108]	@ (70001958 <HAL_SD_MspInit+0x130>)
700018ea:	f001 fe27 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
700018ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
700018f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700018f6:	2302      	movs	r3, #2
700018f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700018fc:	2300      	movs	r3, #0
700018fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70001902:	2303      	movs	r3, #3
70001904:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
70001908:	230c      	movs	r3, #12
7000190a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
7000190e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70001912:	4619      	mov	r1, r3
70001914:	4811      	ldr	r0, [pc, #68]	@ (7000195c <HAL_SD_MspInit+0x134>)
70001916:	f001 fe11 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9;
7000191a:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
7000191e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001922:	2302      	movs	r3, #2
70001924:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001928:	2300      	movs	r3, #0
7000192a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
7000192e:	2303      	movs	r3, #3
70001930:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC1;
70001934:	230b      	movs	r3, #11
70001936:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
7000193a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
7000193e:	4619      	mov	r1, r3
70001940:	4806      	ldr	r0, [pc, #24]	@ (7000195c <HAL_SD_MspInit+0x134>)
70001942:	f001 fdfb 	bl	7000353c <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
70001946:	bf00      	nop
70001948:	37b0      	adds	r7, #176	@ 0xb0
7000194a:	46bd      	mov	sp, r7
7000194c:	bd80      	pop	{r7, pc}
7000194e:	bf00      	nop
70001950:	52007000 	.word	0x52007000
70001954:	58024400 	.word	0x58024400
70001958:	58020c00 	.word	0x58020c00
7000195c:	58020800 	.word	0x58020800

70001960 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
70001960:	b580      	push	{r7, lr}
70001962:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
70001964:	4b27      	ldr	r3, [pc, #156]	@ (70001a04 <MX_SPI2_Init+0xa4>)
70001966:	4a28      	ldr	r2, [pc, #160]	@ (70001a08 <MX_SPI2_Init+0xa8>)
70001968:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
7000196a:	4b26      	ldr	r3, [pc, #152]	@ (70001a04 <MX_SPI2_Init+0xa4>)
7000196c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
70001970:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
70001972:	4b24      	ldr	r3, [pc, #144]	@ (70001a04 <MX_SPI2_Init+0xa4>)
70001974:	2200      	movs	r2, #0
70001976:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
70001978:	4b22      	ldr	r3, [pc, #136]	@ (70001a04 <MX_SPI2_Init+0xa4>)
7000197a:	2203      	movs	r2, #3
7000197c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
7000197e:	4b21      	ldr	r3, [pc, #132]	@ (70001a04 <MX_SPI2_Init+0xa4>)
70001980:	2200      	movs	r2, #0
70001982:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
70001984:	4b1f      	ldr	r3, [pc, #124]	@ (70001a04 <MX_SPI2_Init+0xa4>)
70001986:	2200      	movs	r2, #0
70001988:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
7000198a:	4b1e      	ldr	r3, [pc, #120]	@ (70001a04 <MX_SPI2_Init+0xa4>)
7000198c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
70001990:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
70001992:	4b1c      	ldr	r3, [pc, #112]	@ (70001a04 <MX_SPI2_Init+0xa4>)
70001994:	2200      	movs	r2, #0
70001996:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
70001998:	4b1a      	ldr	r3, [pc, #104]	@ (70001a04 <MX_SPI2_Init+0xa4>)
7000199a:	2200      	movs	r2, #0
7000199c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
7000199e:	4b19      	ldr	r3, [pc, #100]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019a0:	2200      	movs	r2, #0
700019a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
700019a4:	4b17      	ldr	r3, [pc, #92]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019a6:	2200      	movs	r2, #0
700019a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
700019aa:	4b16      	ldr	r3, [pc, #88]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019ac:	2207      	movs	r2, #7
700019ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
700019b0:	4b14      	ldr	r3, [pc, #80]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
700019b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
700019b8:	4b12      	ldr	r3, [pc, #72]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019ba:	2200      	movs	r2, #0
700019bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
700019be:	4b11      	ldr	r3, [pc, #68]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019c0:	2200      	movs	r2, #0
700019c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
700019c4:	4b0f      	ldr	r3, [pc, #60]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019c6:	2200      	movs	r2, #0
700019c8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
700019ca:	4b0e      	ldr	r3, [pc, #56]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019cc:	2200      	movs	r2, #0
700019ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
700019d0:	4b0c      	ldr	r3, [pc, #48]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019d2:	2200      	movs	r2, #0
700019d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
700019d6:	4b0b      	ldr	r3, [pc, #44]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019d8:	2200      	movs	r2, #0
700019da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
700019dc:	4b09      	ldr	r3, [pc, #36]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019de:	2200      	movs	r2, #0
700019e0:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
700019e2:	4b08      	ldr	r3, [pc, #32]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019e4:	2200      	movs	r2, #0
700019e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
700019e8:	4b06      	ldr	r3, [pc, #24]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019ea:	2200      	movs	r2, #0
700019ec:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
700019ee:	4805      	ldr	r0, [pc, #20]	@ (70001a04 <MX_SPI2_Init+0xa4>)
700019f0:	f006 febc 	bl	7000876c <HAL_SPI_Init>
700019f4:	4603      	mov	r3, r0
700019f6:	2b00      	cmp	r3, #0
700019f8:	d001      	beq.n	700019fe <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
700019fa:	f7ff fee3 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
700019fe:	bf00      	nop
70001a00:	bd80      	pop	{r7, pc}
70001a02:	bf00      	nop
70001a04:	24000964 	.word	0x24000964
70001a08:	40003800 	.word	0x40003800

70001a0c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
70001a0c:	b580      	push	{r7, lr}
70001a0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
70001a10:	4b27      	ldr	r3, [pc, #156]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a12:	4a28      	ldr	r2, [pc, #160]	@ (70001ab4 <MX_SPI4_Init+0xa8>)
70001a14:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
70001a16:	4b26      	ldr	r3, [pc, #152]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a18:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
70001a1c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
70001a1e:	4b24      	ldr	r3, [pc, #144]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a20:	2200      	movs	r2, #0
70001a22:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
70001a24:	4b22      	ldr	r3, [pc, #136]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a26:	2203      	movs	r2, #3
70001a28:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
70001a2a:	4b21      	ldr	r3, [pc, #132]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a2c:	2200      	movs	r2, #0
70001a2e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
70001a30:	4b1f      	ldr	r3, [pc, #124]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a32:	2200      	movs	r2, #0
70001a34:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
70001a36:	4b1e      	ldr	r3, [pc, #120]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a38:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
70001a3c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
70001a3e:	4b1c      	ldr	r3, [pc, #112]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a40:	2200      	movs	r2, #0
70001a42:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
70001a44:	4b1a      	ldr	r3, [pc, #104]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a46:	2200      	movs	r2, #0
70001a48:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
70001a4a:	4b19      	ldr	r3, [pc, #100]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a4c:	2200      	movs	r2, #0
70001a4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
70001a50:	4b17      	ldr	r3, [pc, #92]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a52:	2200      	movs	r2, #0
70001a54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x7;
70001a56:	4b16      	ldr	r3, [pc, #88]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a58:	2207      	movs	r2, #7
70001a5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
70001a5c:	4b14      	ldr	r3, [pc, #80]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
70001a62:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
70001a64:	4b12      	ldr	r3, [pc, #72]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a66:	2200      	movs	r2, #0
70001a68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
70001a6a:	4b11      	ldr	r3, [pc, #68]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a6c:	2200      	movs	r2, #0
70001a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
70001a70:	4b0f      	ldr	r3, [pc, #60]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a72:	2200      	movs	r2, #0
70001a74:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
70001a76:	4b0e      	ldr	r3, [pc, #56]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a78:	2200      	movs	r2, #0
70001a7a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
70001a7c:	4b0c      	ldr	r3, [pc, #48]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a7e:	2200      	movs	r2, #0
70001a80:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
70001a82:	4b0b      	ldr	r3, [pc, #44]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a84:	2200      	movs	r2, #0
70001a86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
70001a88:	4b09      	ldr	r3, [pc, #36]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a8a:	2200      	movs	r2, #0
70001a8c:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi4.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
70001a8e:	4b08      	ldr	r3, [pc, #32]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a90:	2200      	movs	r2, #0
70001a92:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi4.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
70001a94:	4b06      	ldr	r3, [pc, #24]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a96:	2200      	movs	r2, #0
70001a98:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
70001a9a:	4805      	ldr	r0, [pc, #20]	@ (70001ab0 <MX_SPI4_Init+0xa4>)
70001a9c:	f006 fe66 	bl	7000876c <HAL_SPI_Init>
70001aa0:	4603      	mov	r3, r0
70001aa2:	2b00      	cmp	r3, #0
70001aa4:	d001      	beq.n	70001aaa <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
70001aa6:	f7ff fe8d 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
70001aaa:	bf00      	nop
70001aac:	bd80      	pop	{r7, pc}
70001aae:	bf00      	nop
70001ab0:	240009f4 	.word	0x240009f4
70001ab4:	42003400 	.word	0x42003400

70001ab8 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
70001ab8:	b580      	push	{r7, lr}
70001aba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
70001abc:	4b27      	ldr	r3, [pc, #156]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001abe:	4a28      	ldr	r2, [pc, #160]	@ (70001b60 <MX_SPI5_Init+0xa8>)
70001ac0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
70001ac2:	4b26      	ldr	r3, [pc, #152]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001ac4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
70001ac8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
70001aca:	4b24      	ldr	r3, [pc, #144]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001acc:	2200      	movs	r2, #0
70001ace:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
70001ad0:	4b22      	ldr	r3, [pc, #136]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001ad2:	2203      	movs	r2, #3
70001ad4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
70001ad6:	4b21      	ldr	r3, [pc, #132]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001ad8:	2200      	movs	r2, #0
70001ada:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
70001adc:	4b1f      	ldr	r3, [pc, #124]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001ade:	2200      	movs	r2, #0
70001ae0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
70001ae2:	4b1e      	ldr	r3, [pc, #120]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001ae4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
70001ae8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
70001aea:	4b1c      	ldr	r3, [pc, #112]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001aec:	2200      	movs	r2, #0
70001aee:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
70001af0:	4b1a      	ldr	r3, [pc, #104]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001af2:	2200      	movs	r2, #0
70001af4:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
70001af6:	4b19      	ldr	r3, [pc, #100]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001af8:	2200      	movs	r2, #0
70001afa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
70001afc:	4b17      	ldr	r3, [pc, #92]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001afe:	2200      	movs	r2, #0
70001b00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x7;
70001b02:	4b16      	ldr	r3, [pc, #88]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b04:	2207      	movs	r2, #7
70001b06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
70001b08:	4b14      	ldr	r3, [pc, #80]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
70001b0e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
70001b10:	4b12      	ldr	r3, [pc, #72]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b12:	2200      	movs	r2, #0
70001b14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
70001b16:	4b11      	ldr	r3, [pc, #68]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b18:	2200      	movs	r2, #0
70001b1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
70001b1c:	4b0f      	ldr	r3, [pc, #60]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b1e:	2200      	movs	r2, #0
70001b20:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
70001b22:	4b0e      	ldr	r3, [pc, #56]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b24:	2200      	movs	r2, #0
70001b26:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
70001b28:	4b0c      	ldr	r3, [pc, #48]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b2a:	2200      	movs	r2, #0
70001b2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
70001b2e:	4b0b      	ldr	r3, [pc, #44]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b30:	2200      	movs	r2, #0
70001b32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
70001b34:	4b09      	ldr	r3, [pc, #36]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b36:	2200      	movs	r2, #0
70001b38:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi5.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
70001b3a:	4b08      	ldr	r3, [pc, #32]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b3c:	2200      	movs	r2, #0
70001b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi5.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
70001b40:	4b06      	ldr	r3, [pc, #24]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b42:	2200      	movs	r2, #0
70001b44:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
70001b46:	4805      	ldr	r0, [pc, #20]	@ (70001b5c <MX_SPI5_Init+0xa4>)
70001b48:	f006 fe10 	bl	7000876c <HAL_SPI_Init>
70001b4c:	4603      	mov	r3, r0
70001b4e:	2b00      	cmp	r3, #0
70001b50:	d001      	beq.n	70001b56 <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
70001b52:	f7ff fe37 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
70001b56:	bf00      	nop
70001b58:	bd80      	pop	{r7, pc}
70001b5a:	bf00      	nop
70001b5c:	24000a84 	.word	0x24000a84
70001b60:	42005000 	.word	0x42005000

70001b64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
70001b64:	b580      	push	{r7, lr}
70001b66:	b0b0      	sub	sp, #192	@ 0xc0
70001b68:	af00      	add	r7, sp, #0
70001b6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70001b6c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001b70:	2200      	movs	r2, #0
70001b72:	601a      	str	r2, [r3, #0]
70001b74:	605a      	str	r2, [r3, #4]
70001b76:	609a      	str	r2, [r3, #8]
70001b78:	60da      	str	r2, [r3, #12]
70001b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70001b7c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001b80:	2284      	movs	r2, #132	@ 0x84
70001b82:	2100      	movs	r1, #0
70001b84:	4618      	mov	r0, r3
70001b86:	f00a ff6e 	bl	7000ca66 <memset>
  if(spiHandle->Instance==SPI2)
70001b8a:	687b      	ldr	r3, [r7, #4]
70001b8c:	681b      	ldr	r3, [r3, #0]
70001b8e:	4a8b      	ldr	r2, [pc, #556]	@ (70001dbc <HAL_SPI_MspInit+0x258>)
70001b90:	4293      	cmp	r3, r2
70001b92:	d161      	bne.n	70001c58 <HAL_SPI_MspInit+0xf4>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI23;
70001b94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
70001b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi23ClockSelection = RCC_SPI23CLKSOURCE_PLL1Q;
70001b9a:	2300      	movs	r3, #0
70001b9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001ba0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001ba4:	4618      	mov	r0, r3
70001ba6:	f003 fae7 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
70001baa:	4603      	mov	r3, r0
70001bac:	2b00      	cmp	r3, #0
70001bae:	d001      	beq.n	70001bb4 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
70001bb0:	f7ff fe08 	bl	700017c4 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
70001bb4:	4b82      	ldr	r3, [pc, #520]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bb6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70001bba:	4a81      	ldr	r2, [pc, #516]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
70001bc0:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70001bc4:	4b7e      	ldr	r3, [pc, #504]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bc6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70001bca:	627b      	str	r3, [r7, #36]	@ 0x24
70001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
70001bce:	4b7c      	ldr	r3, [pc, #496]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bd0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001bd4:	4a7a      	ldr	r2, [pc, #488]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bd6:	f043 0308 	orr.w	r3, r3, #8
70001bda:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001bde:	4b78      	ldr	r3, [pc, #480]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001be0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001be4:	623b      	str	r3, [r7, #32]
70001be6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
70001be8:	4b75      	ldr	r3, [pc, #468]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001bee:	4a74      	ldr	r2, [pc, #464]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bf0:	f043 0304 	orr.w	r3, r3, #4
70001bf4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001bf8:	4b71      	ldr	r3, [pc, #452]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001bfa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001bfe:	61fb      	str	r3, [r7, #28]
70001c00:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PD3     ------> SPI2_SCK
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
70001c02:	2308      	movs	r3, #8
70001c04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001c08:	2302      	movs	r3, #2
70001c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001c0e:	2300      	movs	r3, #0
70001c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001c14:	2300      	movs	r3, #0
70001c16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
70001c1a:	2305      	movs	r3, #5
70001c1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70001c20:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001c24:	4619      	mov	r1, r3
70001c26:	4867      	ldr	r0, [pc, #412]	@ (70001dc4 <HAL_SPI_MspInit+0x260>)
70001c28:	f001 fc88 	bl	7000353c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
70001c2c:	230c      	movs	r3, #12
70001c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001c32:	2302      	movs	r3, #2
70001c34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001c38:	2300      	movs	r3, #0
70001c3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001c3e:	2300      	movs	r3, #0
70001c40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
70001c44:	2305      	movs	r3, #5
70001c46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70001c4a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001c4e:	4619      	mov	r1, r3
70001c50:	485d      	ldr	r0, [pc, #372]	@ (70001dc8 <HAL_SPI_MspInit+0x264>)
70001c52:	f001 fc73 	bl	7000353c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
70001c56:	e0ac      	b.n	70001db2 <HAL_SPI_MspInit+0x24e>
  else if(spiHandle->Instance==SPI4)
70001c58:	687b      	ldr	r3, [r7, #4]
70001c5a:	681b      	ldr	r3, [r3, #0]
70001c5c:	4a5b      	ldr	r2, [pc, #364]	@ (70001dcc <HAL_SPI_MspInit+0x268>)
70001c5e:	4293      	cmp	r3, r2
70001c60:	d140      	bne.n	70001ce4 <HAL_SPI_MspInit+0x180>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI45;
70001c62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
70001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PCLK2;
70001c68:	2300      	movs	r3, #0
70001c6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001c6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001c72:	4618      	mov	r0, r3
70001c74:	f003 fa80 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
70001c78:	4603      	mov	r3, r0
70001c7a:	2b00      	cmp	r3, #0
70001c7c:	d001      	beq.n	70001c82 <HAL_SPI_MspInit+0x11e>
      Error_Handler();
70001c7e:	f7ff fda1 	bl	700017c4 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
70001c82:	4b4f      	ldr	r3, [pc, #316]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001c84:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001c88:	4a4d      	ldr	r2, [pc, #308]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001c8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
70001c8e:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
70001c92:	4b4b      	ldr	r3, [pc, #300]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001c94:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001c98:	61bb      	str	r3, [r7, #24]
70001c9a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
70001c9c:	4b48      	ldr	r3, [pc, #288]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001c9e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001ca2:	4a47      	ldr	r2, [pc, #284]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001ca4:	f043 0310 	orr.w	r3, r3, #16
70001ca8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001cac:	4b44      	ldr	r3, [pc, #272]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001cae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001cb2:	617b      	str	r3, [r7, #20]
70001cb4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_12;
70001cb6:	f44f 5341 	mov.w	r3, #12352	@ 0x3040
70001cba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001cbe:	2302      	movs	r3, #2
70001cc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001cc4:	2300      	movs	r3, #0
70001cc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001cca:	2300      	movs	r3, #0
70001ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
70001cd0:	2305      	movs	r3, #5
70001cd2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70001cd6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001cda:	4619      	mov	r1, r3
70001cdc:	483c      	ldr	r0, [pc, #240]	@ (70001dd0 <HAL_SPI_MspInit+0x26c>)
70001cde:	f001 fc2d 	bl	7000353c <HAL_GPIO_Init>
}
70001ce2:	e066      	b.n	70001db2 <HAL_SPI_MspInit+0x24e>
  else if(spiHandle->Instance==SPI5)
70001ce4:	687b      	ldr	r3, [r7, #4]
70001ce6:	681b      	ldr	r3, [r3, #0]
70001ce8:	4a3a      	ldr	r2, [pc, #232]	@ (70001dd4 <HAL_SPI_MspInit+0x270>)
70001cea:	4293      	cmp	r3, r2
70001cec:	d161      	bne.n	70001db2 <HAL_SPI_MspInit+0x24e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI45;
70001cee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
70001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PCLK2;
70001cf4:	2300      	movs	r3, #0
70001cf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001cfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001cfe:	4618      	mov	r0, r3
70001d00:	f003 fa3a 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
70001d04:	4603      	mov	r3, r0
70001d06:	2b00      	cmp	r3, #0
70001d08:	d001      	beq.n	70001d0e <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
70001d0a:	f7ff fd5b 	bl	700017c4 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
70001d0e:	4b2c      	ldr	r3, [pc, #176]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d10:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001d14:	4a2a      	ldr	r2, [pc, #168]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70001d1a:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
70001d1e:	4b28      	ldr	r3, [pc, #160]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d20:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001d24:	613b      	str	r3, [r7, #16]
70001d26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOM_CLK_ENABLE();
70001d28:	4b25      	ldr	r3, [pc, #148]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001d2e:	4a24      	ldr	r2, [pc, #144]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70001d34:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001d38:	4b21      	ldr	r3, [pc, #132]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d3a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001d3e:	60fb      	str	r3, [r7, #12]
70001d40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
70001d42:	4b1f      	ldr	r3, [pc, #124]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d44:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001d48:	4a1d      	ldr	r2, [pc, #116]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d4a:	f043 0320 	orr.w	r3, r3, #32
70001d4e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001d52:	4b1b      	ldr	r3, [pc, #108]	@ (70001dc0 <HAL_SPI_MspInit+0x25c>)
70001d54:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001d58:	60bb      	str	r3, [r7, #8]
70001d5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
70001d5c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
70001d60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001d64:	2302      	movs	r3, #2
70001d66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001d6a:	2300      	movs	r3, #0
70001d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001d70:	2300      	movs	r3, #0
70001d72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
70001d76:	2305      	movs	r3, #5
70001d78:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOM, &GPIO_InitStruct);
70001d7c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001d80:	4619      	mov	r1, r3
70001d82:	4815      	ldr	r0, [pc, #84]	@ (70001dd8 <HAL_SPI_MspInit+0x274>)
70001d84:	f001 fbda 	bl	7000353c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
70001d88:	23c0      	movs	r3, #192	@ 0xc0
70001d8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001d8e:	2302      	movs	r3, #2
70001d90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001d94:	2300      	movs	r3, #0
70001d96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001d9a:	2300      	movs	r3, #0
70001d9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
70001da0:	2305      	movs	r3, #5
70001da2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70001da6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001daa:	4619      	mov	r1, r3
70001dac:	480b      	ldr	r0, [pc, #44]	@ (70001ddc <HAL_SPI_MspInit+0x278>)
70001dae:	f001 fbc5 	bl	7000353c <HAL_GPIO_Init>
}
70001db2:	bf00      	nop
70001db4:	37c0      	adds	r7, #192	@ 0xc0
70001db6:	46bd      	mov	sp, r7
70001db8:	bd80      	pop	{r7, pc}
70001dba:	bf00      	nop
70001dbc:	40003800 	.word	0x40003800
70001dc0:	58024400 	.word	0x58024400
70001dc4:	58020c00 	.word	0x58020c00
70001dc8:	58020800 	.word	0x58020800
70001dcc:	42003400 	.word	0x42003400
70001dd0:	58021000 	.word	0x58021000
70001dd4:	42005000 	.word	0x42005000
70001dd8:	58023000 	.word	0x58023000
70001ddc:	58021400 	.word	0x58021400

70001de0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
70001de0:	b580      	push	{r7, lr}
70001de2:	b0a8      	sub	sp, #160	@ 0xa0
70001de4:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
70001de6:	1d3b      	adds	r3, r7, #4
70001de8:	229c      	movs	r2, #156	@ 0x9c
70001dea:	2100      	movs	r1, #0
70001dec:	4618      	mov	r0, r3
70001dee:	f00a fe3a 	bl	7000ca66 <memset>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
70001df2:	4b12      	ldr	r3, [pc, #72]	@ (70001e3c <HAL_MspInit+0x5c>)
70001df4:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
70001df8:	4a10      	ldr	r2, [pc, #64]	@ (70001e3c <HAL_MspInit+0x5c>)
70001dfa:	f043 0302 	orr.w	r3, r3, #2
70001dfe:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
70001e02:	4b0e      	ldr	r3, [pc, #56]	@ (70001e3c <HAL_MspInit+0x5c>)
70001e04:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
70001e08:	603b      	str	r3, [r7, #0]
70001e0a:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Enable USB Voltage detector */
  if(HAL_PWREx_EnableUSBVoltageDetector() != HAL_OK)
70001e0c:	f002 f8ae 	bl	70003f6c <HAL_PWREx_EnableUSBVoltageDetector>
70001e10:	4603      	mov	r3, r0
70001e12:	2b00      	cmp	r3, #0
70001e14:	d001      	beq.n	70001e1a <HAL_MspInit+0x3a>
  {
   /* Initialization error */
   Error_Handler();
70001e16:	f7ff fcd5 	bl	700017c4 <Error_Handler>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
70001e1a:	2310      	movs	r3, #16
70001e1c:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
70001e1e:	2380      	movs	r3, #128	@ 0x80
70001e20:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
70001e22:	1d3b      	adds	r3, r7, #4
70001e24:	4618      	mov	r0, r3
70001e26:	f002 f8c5 	bl	70003fb4 <HAL_RCC_OscConfig>
70001e2a:	4603      	mov	r3, r0
70001e2c:	2b00      	cmp	r3, #0
70001e2e:	d001      	beq.n	70001e34 <HAL_MspInit+0x54>
  {
    Error_Handler();
70001e30:	f7ff fcc8 	bl	700017c4 <Error_Handler>
  /* high speed low voltage config */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
70001e34:	bf00      	nop
70001e36:	37a0      	adds	r7, #160	@ 0xa0
70001e38:	46bd      	mov	sp, r7
70001e3a:	bd80      	pop	{r7, pc}
70001e3c:	58024400 	.word	0x58024400

70001e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70001e40:	b480      	push	{r7}
70001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70001e44:	bf00      	nop
70001e46:	e7fd      	b.n	70001e44 <NMI_Handler+0x4>

70001e48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
70001e48:	b480      	push	{r7}
70001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
70001e4c:	bf00      	nop
70001e4e:	e7fd      	b.n	70001e4c <HardFault_Handler+0x4>

70001e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70001e50:	b480      	push	{r7}
70001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70001e54:	bf00      	nop
70001e56:	e7fd      	b.n	70001e54 <MemManage_Handler+0x4>

70001e58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
70001e58:	b480      	push	{r7}
70001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
70001e5c:	bf00      	nop
70001e5e:	e7fd      	b.n	70001e5c <BusFault_Handler+0x4>

70001e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
70001e60:	b480      	push	{r7}
70001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
70001e64:	bf00      	nop
70001e66:	e7fd      	b.n	70001e64 <UsageFault_Handler+0x4>

70001e68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70001e68:	b480      	push	{r7}
70001e6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
70001e6c:	bf00      	nop
70001e6e:	46bd      	mov	sp, r7
70001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
70001e74:	4770      	bx	lr

70001e76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
70001e76:	b480      	push	{r7}
70001e78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
70001e7a:	bf00      	nop
70001e7c:	46bd      	mov	sp, r7
70001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001e82:	4770      	bx	lr

70001e84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
70001e84:	b480      	push	{r7}
70001e86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70001e88:	bf00      	nop
70001e8a:	46bd      	mov	sp, r7
70001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001e90:	4770      	bx	lr

70001e92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
70001e92:	b580      	push	{r7, lr}
70001e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
70001e96:	f000 fddb 	bl	70002a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  perfc_port_insert_to_system_timer_insert_ovf_handler();
70001e9a:	f009 ff47 	bl	7000bd2c <perfc_port_insert_to_system_timer_insert_ovf_handler>
  /* USER CODE END SysTick_IRQn 1 */
}
70001e9e:	bf00      	nop
70001ea0:	bd80      	pop	{r7, pc}
	...

70001ea4 <TIM1_UP_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles TIM1 update interrupt.
  */
__ISR(TIM1_UP_IRQHandler, 1024)
70001ea4:	b590      	push	{r4, r7, lr}
70001ea6:	b08d      	sub	sp, #52	@ 0x34
70001ea8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
70001eaa:	b672      	cpsid	i
}
70001eac:	bf00      	nop
70001eae:	4673      	mov	r3, lr
70001eb0:	623b      	str	r3, [r7, #32]
70001eb2:	6a3b      	ldr	r3, [r7, #32]
70001eb4:	f003 0310 	and.w	r3, r3, #16
70001eb8:	2b00      	cmp	r3, #0
70001eba:	bf0c      	ite	eq
70001ebc:	2301      	moveq	r3, #1
70001ebe:	2300      	movne	r3, #0
70001ec0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
70001ec4:	6a3b      	ldr	r3, [r7, #32]
70001ec6:	f003 0304 	and.w	r3, r3, #4
70001eca:	2b00      	cmp	r3, #0
70001ecc:	bf0c      	ite	eq
70001ece:	2301      	moveq	r3, #1
70001ed0:	2300      	movne	r3, #0
70001ed2:	77fb      	strb	r3, [r7, #31]
70001ed4:	6a3b      	ldr	r3, [r7, #32]
70001ed6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70001eda:	2b00      	cmp	r3, #0
70001edc:	bf14      	ite	ne
70001ede:	2301      	movne	r3, #1
70001ee0:	2300      	moveq	r3, #0
70001ee2:	b2db      	uxtb	r3, r3
70001ee4:	461a      	mov	r2, r3
70001ee6:	6a3b      	ldr	r3, [r7, #32]
70001ee8:	f003 0301 	and.w	r3, r3, #1
70001eec:	2b00      	cmp	r3, #0
70001eee:	bf14      	ite	ne
70001ef0:	2301      	movne	r3, #1
70001ef2:	2300      	moveq	r3, #0
70001ef4:	b2db      	uxtb	r3, r3
70001ef6:	4053      	eors	r3, r2
70001ef8:	2b00      	cmp	r3, #0
70001efa:	bf14      	ite	ne
70001efc:	2301      	movne	r3, #1
70001efe:	2300      	moveq	r3, #0
70001f00:	77bb      	strb	r3, [r7, #30]
70001f02:	f00a fb79 	bl	7000c5f8 <__perfc_port_get_sp>
70001f06:	4603      	mov	r3, r0
70001f08:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
70001f0c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsie i" : : : "memory");
70001f0e:	b662      	cpsie	i
}
70001f10:	bf00      	nop
70001f12:	f04f 33ff 	mov.w	r3, #4294967295
70001f16:	617b      	str	r3, [r7, #20]
70001f18:	f00a fb6e 	bl	7000c5f8 <__perfc_port_get_sp>
70001f1c:	62b8      	str	r0, [r7, #40]	@ 0x28
70001f1e:	2300      	movs	r3, #0
70001f20:	627b      	str	r3, [r7, #36]	@ 0x24
70001f22:	e068      	b.n	70001ff6 <TIM1_UP_IRQHandler+0x152>
70001f24:	f000 f880 	bl	70002028 <__origin_TIM1_UP_IRQHandler>
70001f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70001f2a:	f023 0307 	bic.w	r3, r3, #7
70001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
70001f30:	69bb      	ldr	r3, [r7, #24]
70001f32:	613b      	str	r3, [r7, #16]
70001f34:	693b      	ldr	r3, [r7, #16]
70001f36:	3307      	adds	r3, #7
70001f38:	f023 0307 	bic.w	r3, r3, #7
70001f3c:	613b      	str	r3, [r7, #16]
70001f3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
70001f40:	693b      	ldr	r3, [r7, #16]
70001f42:	429a      	cmp	r2, r3
70001f44:	d804      	bhi.n	70001f50 <TIM1_UP_IRQHandler+0xac>
70001f46:	4b35      	ldr	r3, [pc, #212]	@ (7000201c <TIM1_UP_IRQHandler+0x178>)
70001f48:	f04f 32ff 	mov.w	r2, #4294967295
70001f4c:	601a      	str	r2, [r3, #0]
70001f4e:	e010      	b.n	70001f72 <TIM1_UP_IRQHandler+0xce>
70001f50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
70001f52:	693b      	ldr	r3, [r7, #16]
70001f54:	1ad4      	subs	r4, r2, r3
70001f56:	6938      	ldr	r0, [r7, #16]
70001f58:	f00a fa78 	bl	7000c44c <perfc_stack_remain>
70001f5c:	4603      	mov	r3, r0
70001f5e:	1ae3      	subs	r3, r4, r3
70001f60:	617b      	str	r3, [r7, #20]
70001f62:	4b2e      	ldr	r3, [pc, #184]	@ (7000201c <TIM1_UP_IRQHandler+0x178>)
70001f64:	681b      	ldr	r3, [r3, #0]
70001f66:	697a      	ldr	r2, [r7, #20]
70001f68:	429a      	cmp	r2, r3
70001f6a:	d902      	bls.n	70001f72 <TIM1_UP_IRQHandler+0xce>
70001f6c:	4a2b      	ldr	r2, [pc, #172]	@ (7000201c <TIM1_UP_IRQHandler+0x178>)
70001f6e:	697b      	ldr	r3, [r7, #20]
70001f70:	6013      	str	r3, [r2, #0]
70001f72:	4b2a      	ldr	r3, [pc, #168]	@ (7000201c <TIM1_UP_IRQHandler+0x178>)
70001f74:	681b      	ldr	r3, [r3, #0]
70001f76:	60fb      	str	r3, [r7, #12]
70001f78:	4a29      	ldr	r2, [pc, #164]	@ (70002020 <TIM1_UP_IRQHandler+0x17c>)
70001f7a:	68fb      	ldr	r3, [r7, #12]
70001f7c:	6013      	str	r3, [r2, #0]
70001f7e:	7ffb      	ldrb	r3, [r7, #31]
70001f80:	2b00      	cmp	r3, #0
70001f82:	d038      	beq.n	70001ff6 <TIM1_UP_IRQHandler+0x152>
70001f84:	7fbb      	ldrb	r3, [r7, #30]
70001f86:	f083 0301 	eor.w	r3, r3, #1
70001f8a:	b2db      	uxtb	r3, r3
70001f8c:	2b00      	cmp	r3, #0
70001f8e:	d032      	beq.n	70001ff6 <TIM1_UP_IRQHandler+0x152>
70001f90:	4b24      	ldr	r3, [pc, #144]	@ (70002024 <TIM1_UP_IRQHandler+0x180>)
70001f92:	681b      	ldr	r3, [r3, #0]
70001f94:	60bb      	str	r3, [r7, #8]
70001f96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
70001f9a:	2b00      	cmp	r3, #0
70001f9c:	d006      	beq.n	70001fac <TIM1_UP_IRQHandler+0x108>
70001f9e:	68bb      	ldr	r3, [r7, #8]
70001fa0:	f003 0301 	and.w	r3, r3, #1
70001fa4:	2b00      	cmp	r3, #0
70001fa6:	d101      	bne.n	70001fac <TIM1_UP_IRQHandler+0x108>
70001fa8:	2301      	movs	r3, #1
70001faa:	e000      	b.n	70001fae <TIM1_UP_IRQHandler+0x10a>
70001fac:	2300      	movs	r3, #0
70001fae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
70001fb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
70001fb6:	f003 0301 	and.w	r3, r3, #1
70001fba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
70001fbe:	68bb      	ldr	r3, [r7, #8]
70001fc0:	0d1b      	lsrs	r3, r3, #20
70001fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70001fc6:	3348      	adds	r3, #72	@ 0x48
70001fc8:	607b      	str	r3, [r7, #4]
70001fca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
70001fce:	2b00      	cmp	r3, #0
70001fd0:	d002      	beq.n	70001fd8 <TIM1_UP_IRQHandler+0x134>
70001fd2:	687b      	ldr	r3, [r7, #4]
70001fd4:	3320      	adds	r3, #32
70001fd6:	e000      	b.n	70001fda <TIM1_UP_IRQHandler+0x136>
70001fd8:	2320      	movs	r3, #32
70001fda:	6a3a      	ldr	r2, [r7, #32]
70001fdc:	f002 0220 	and.w	r2, r2, #32
70001fe0:	2a00      	cmp	r2, #0
70001fe2:	d101      	bne.n	70001fe8 <TIM1_UP_IRQHandler+0x144>
70001fe4:	2228      	movs	r2, #40	@ 0x28
70001fe6:	e000      	b.n	70001fea <TIM1_UP_IRQHandler+0x146>
70001fe8:	2200      	movs	r2, #0
70001fea:	441a      	add	r2, r3
70001fec:	4b0c      	ldr	r3, [pc, #48]	@ (70002020 <TIM1_UP_IRQHandler+0x17c>)
70001fee:	681b      	ldr	r3, [r3, #0]
70001ff0:	4413      	add	r3, r2
70001ff2:	4a0b      	ldr	r2, [pc, #44]	@ (70002020 <TIM1_UP_IRQHandler+0x17c>)
70001ff4:	6013      	str	r3, [r2, #0]
70001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70001ff8:	1d1a      	adds	r2, r3, #4
70001ffa:	627a      	str	r2, [r7, #36]	@ 0x24
70001ffc:	2b00      	cmp	r3, #0
70001ffe:	d105      	bne.n	7000200c <TIM1_UP_IRQHandler+0x168>
70002000:	69b9      	ldr	r1, [r7, #24]
70002002:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
70002004:	f00a f9f6 	bl	7000c3f4 <perfc_stack_fill>
70002008:	2301      	movs	r3, #1
7000200a:	e000      	b.n	7000200e <TIM1_UP_IRQHandler+0x16a>
7000200c:	2300      	movs	r3, #0
7000200e:	2b00      	cmp	r3, #0
70002010:	d188      	bne.n	70001f24 <TIM1_UP_IRQHandler+0x80>
70002012:	bf00      	nop
70002014:	bf00      	nop
70002016:	3734      	adds	r7, #52	@ 0x34
70002018:	46bd      	mov	sp, r7
7000201a:	bd90      	pop	{r4, r7, pc}
7000201c:	24000b18 	.word	0x24000b18
70002020:	24000b14 	.word	0x24000b14
70002024:	e000ef34 	.word	0xe000ef34

70002028 <__origin_TIM1_UP_IRQHandler>:
//void TIM1_UP_IRQHandler(void)
{
70002028:	b580      	push	{r7, lr}
7000202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  //uint32_t tim_buf[128] = {0};
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
7000202c:	4802      	ldr	r0, [pc, #8]	@ (70002038 <__origin_TIM1_UP_IRQHandler+0x10>)
7000202e:	f006 fe92 	bl	70008d56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
70002032:	bf00      	nop
70002034:	bd80      	pop	{r7, pc}
70002036:	bf00      	nop
70002038:	24000b20 	.word	0x24000b20

7000203c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
7000203c:	b480      	push	{r7}
7000203e:	af00      	add	r7, sp, #0
  return 1;
70002040:	2301      	movs	r3, #1
}
70002042:	4618      	mov	r0, r3
70002044:	46bd      	mov	sp, r7
70002046:	f85d 7b04 	ldr.w	r7, [sp], #4
7000204a:	4770      	bx	lr

7000204c <_kill>:

int _kill(int pid, int sig)
{
7000204c:	b580      	push	{r7, lr}
7000204e:	b082      	sub	sp, #8
70002050:	af00      	add	r7, sp, #0
70002052:	6078      	str	r0, [r7, #4]
70002054:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
70002056:	f00a fd55 	bl	7000cb04 <__errno>
7000205a:	4603      	mov	r3, r0
7000205c:	2216      	movs	r2, #22
7000205e:	601a      	str	r2, [r3, #0]
  return -1;
70002060:	f04f 33ff 	mov.w	r3, #4294967295
}
70002064:	4618      	mov	r0, r3
70002066:	3708      	adds	r7, #8
70002068:	46bd      	mov	sp, r7
7000206a:	bd80      	pop	{r7, pc}

7000206c <_exit>:

void _exit (int status)
{
7000206c:	b580      	push	{r7, lr}
7000206e:	b082      	sub	sp, #8
70002070:	af00      	add	r7, sp, #0
70002072:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
70002074:	f04f 31ff 	mov.w	r1, #4294967295
70002078:	6878      	ldr	r0, [r7, #4]
7000207a:	f7ff ffe7 	bl	7000204c <_kill>
  while (1) {}    /* Make sure we hang here */
7000207e:	bf00      	nop
70002080:	e7fd      	b.n	7000207e <_exit+0x12>

70002082 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
70002082:	b580      	push	{r7, lr}
70002084:	b086      	sub	sp, #24
70002086:	af00      	add	r7, sp, #0
70002088:	60f8      	str	r0, [r7, #12]
7000208a:	60b9      	str	r1, [r7, #8]
7000208c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
7000208e:	2300      	movs	r3, #0
70002090:	617b      	str	r3, [r7, #20]
70002092:	e00a      	b.n	700020aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
70002094:	f3af 8000 	nop.w
70002098:	4601      	mov	r1, r0
7000209a:	68bb      	ldr	r3, [r7, #8]
7000209c:	1c5a      	adds	r2, r3, #1
7000209e:	60ba      	str	r2, [r7, #8]
700020a0:	b2ca      	uxtb	r2, r1
700020a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
700020a4:	697b      	ldr	r3, [r7, #20]
700020a6:	3301      	adds	r3, #1
700020a8:	617b      	str	r3, [r7, #20]
700020aa:	697a      	ldr	r2, [r7, #20]
700020ac:	687b      	ldr	r3, [r7, #4]
700020ae:	429a      	cmp	r2, r3
700020b0:	dbf0      	blt.n	70002094 <_read+0x12>
  }

  return len;
700020b2:	687b      	ldr	r3, [r7, #4]
}
700020b4:	4618      	mov	r0, r3
700020b6:	3718      	adds	r7, #24
700020b8:	46bd      	mov	sp, r7
700020ba:	bd80      	pop	{r7, pc}

700020bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
700020bc:	b580      	push	{r7, lr}
700020be:	b086      	sub	sp, #24
700020c0:	af00      	add	r7, sp, #0
700020c2:	60f8      	str	r0, [r7, #12]
700020c4:	60b9      	str	r1, [r7, #8]
700020c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
700020c8:	2300      	movs	r3, #0
700020ca:	617b      	str	r3, [r7, #20]
700020cc:	e009      	b.n	700020e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
700020ce:	68bb      	ldr	r3, [r7, #8]
700020d0:	1c5a      	adds	r2, r3, #1
700020d2:	60ba      	str	r2, [r7, #8]
700020d4:	781b      	ldrb	r3, [r3, #0]
700020d6:	4618      	mov	r0, r3
700020d8:	f008 ffd4 	bl	7000b084 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
700020dc:	697b      	ldr	r3, [r7, #20]
700020de:	3301      	adds	r3, #1
700020e0:	617b      	str	r3, [r7, #20]
700020e2:	697a      	ldr	r2, [r7, #20]
700020e4:	687b      	ldr	r3, [r7, #4]
700020e6:	429a      	cmp	r2, r3
700020e8:	dbf1      	blt.n	700020ce <_write+0x12>
  }
  return len;
700020ea:	687b      	ldr	r3, [r7, #4]
}
700020ec:	4618      	mov	r0, r3
700020ee:	3718      	adds	r7, #24
700020f0:	46bd      	mov	sp, r7
700020f2:	bd80      	pop	{r7, pc}

700020f4 <_close>:

int _close(int file)
{
700020f4:	b480      	push	{r7}
700020f6:	b083      	sub	sp, #12
700020f8:	af00      	add	r7, sp, #0
700020fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
700020fc:	f04f 33ff 	mov.w	r3, #4294967295
}
70002100:	4618      	mov	r0, r3
70002102:	370c      	adds	r7, #12
70002104:	46bd      	mov	sp, r7
70002106:	f85d 7b04 	ldr.w	r7, [sp], #4
7000210a:	4770      	bx	lr

7000210c <_fstat>:


int _fstat(int file, struct stat *st)
{
7000210c:	b480      	push	{r7}
7000210e:	b083      	sub	sp, #12
70002110:	af00      	add	r7, sp, #0
70002112:	6078      	str	r0, [r7, #4]
70002114:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
70002116:	683b      	ldr	r3, [r7, #0]
70002118:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
7000211c:	605a      	str	r2, [r3, #4]
  return 0;
7000211e:	2300      	movs	r3, #0
}
70002120:	4618      	mov	r0, r3
70002122:	370c      	adds	r7, #12
70002124:	46bd      	mov	sp, r7
70002126:	f85d 7b04 	ldr.w	r7, [sp], #4
7000212a:	4770      	bx	lr

7000212c <_isatty>:

int _isatty(int file)
{
7000212c:	b480      	push	{r7}
7000212e:	b083      	sub	sp, #12
70002130:	af00      	add	r7, sp, #0
70002132:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
70002134:	2301      	movs	r3, #1
}
70002136:	4618      	mov	r0, r3
70002138:	370c      	adds	r7, #12
7000213a:	46bd      	mov	sp, r7
7000213c:	f85d 7b04 	ldr.w	r7, [sp], #4
70002140:	4770      	bx	lr

70002142 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
70002142:	b480      	push	{r7}
70002144:	b085      	sub	sp, #20
70002146:	af00      	add	r7, sp, #0
70002148:	60f8      	str	r0, [r7, #12]
7000214a:	60b9      	str	r1, [r7, #8]
7000214c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
7000214e:	2300      	movs	r3, #0
}
70002150:	4618      	mov	r0, r3
70002152:	3714      	adds	r7, #20
70002154:	46bd      	mov	sp, r7
70002156:	f85d 7b04 	ldr.w	r7, [sp], #4
7000215a:	4770      	bx	lr

7000215c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
7000215c:	b580      	push	{r7, lr}
7000215e:	b086      	sub	sp, #24
70002160:	af00      	add	r7, sp, #0
70002162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
70002164:	4a14      	ldr	r2, [pc, #80]	@ (700021b8 <_sbrk+0x5c>)
70002166:	4b15      	ldr	r3, [pc, #84]	@ (700021bc <_sbrk+0x60>)
70002168:	1ad3      	subs	r3, r2, r3
7000216a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
7000216c:	697b      	ldr	r3, [r7, #20]
7000216e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
70002170:	4b13      	ldr	r3, [pc, #76]	@ (700021c0 <_sbrk+0x64>)
70002172:	681b      	ldr	r3, [r3, #0]
70002174:	2b00      	cmp	r3, #0
70002176:	d102      	bne.n	7000217e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
70002178:	4b11      	ldr	r3, [pc, #68]	@ (700021c0 <_sbrk+0x64>)
7000217a:	4a12      	ldr	r2, [pc, #72]	@ (700021c4 <_sbrk+0x68>)
7000217c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
7000217e:	4b10      	ldr	r3, [pc, #64]	@ (700021c0 <_sbrk+0x64>)
70002180:	681a      	ldr	r2, [r3, #0]
70002182:	687b      	ldr	r3, [r7, #4]
70002184:	4413      	add	r3, r2
70002186:	693a      	ldr	r2, [r7, #16]
70002188:	429a      	cmp	r2, r3
7000218a:	d207      	bcs.n	7000219c <_sbrk+0x40>
  {
    errno = ENOMEM;
7000218c:	f00a fcba 	bl	7000cb04 <__errno>
70002190:	4603      	mov	r3, r0
70002192:	220c      	movs	r2, #12
70002194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
70002196:	f04f 33ff 	mov.w	r3, #4294967295
7000219a:	e009      	b.n	700021b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
7000219c:	4b08      	ldr	r3, [pc, #32]	@ (700021c0 <_sbrk+0x64>)
7000219e:	681b      	ldr	r3, [r3, #0]
700021a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
700021a2:	4b07      	ldr	r3, [pc, #28]	@ (700021c0 <_sbrk+0x64>)
700021a4:	681a      	ldr	r2, [r3, #0]
700021a6:	687b      	ldr	r3, [r7, #4]
700021a8:	4413      	add	r3, r2
700021aa:	4a05      	ldr	r2, [pc, #20]	@ (700021c0 <_sbrk+0x64>)
700021ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
700021ae:	68fb      	ldr	r3, [r7, #12]
}
700021b0:	4618      	mov	r0, r3
700021b2:	3718      	adds	r7, #24
700021b4:	46bd      	mov	sp, r7
700021b6:	bd80      	pop	{r7, pc}
700021b8:	20010000 	.word	0x20010000
700021bc:	00008000 	.word	0x00008000
700021c0:	24000b1c 	.word	0x24000b1c
700021c4:	20000000 	.word	0x20000000

700021c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
700021c8:	b480      	push	{r7}
700021ca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
700021cc:	4b07      	ldr	r3, [pc, #28]	@ (700021ec <SystemInit+0x24>)
700021ce:	4a08      	ldr	r2, [pc, #32]	@ (700021f0 <SystemInit+0x28>)
700021d0:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
700021d2:	4b06      	ldr	r3, [pc, #24]	@ (700021ec <SystemInit+0x24>)
700021d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
700021d8:	4a04      	ldr	r2, [pc, #16]	@ (700021ec <SystemInit+0x24>)
700021da:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
700021de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
700021e2:	bf00      	nop
700021e4:	46bd      	mov	sp, r7
700021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
700021ea:	4770      	bx	lr
700021ec:	e000ed00 	.word	0xe000ed00
700021f0:	70000000 	.word	0x70000000

700021f4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
700021f4:	b480      	push	{r7}
700021f6:	b089      	sub	sp, #36	@ 0x24
700021f8:	af00      	add	r7, sp, #0
  uint32_t sysclk, hsivalue, pllsource, pllm, pllp, core_presc;
  float_t pllfracn, pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
700021fa:	4b92      	ldr	r3, [pc, #584]	@ (70002444 <SystemCoreClockUpdate+0x250>)
700021fc:	691b      	ldr	r3, [r3, #16]
700021fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70002202:	2b18      	cmp	r3, #24
70002204:	f200 80fb 	bhi.w	700023fe <SystemCoreClockUpdate+0x20a>
70002208:	a201      	add	r2, pc, #4	@ (adr r2, 70002210 <SystemCoreClockUpdate+0x1c>)
7000220a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000220e:	bf00      	nop
70002210:	70002275 	.word	0x70002275
70002214:	700023ff 	.word	0x700023ff
70002218:	700023ff 	.word	0x700023ff
7000221c:	700023ff 	.word	0x700023ff
70002220:	700023ff 	.word	0x700023ff
70002224:	700023ff 	.word	0x700023ff
70002228:	700023ff 	.word	0x700023ff
7000222c:	700023ff 	.word	0x700023ff
70002230:	70002289 	.word	0x70002289
70002234:	700023ff 	.word	0x700023ff
70002238:	700023ff 	.word	0x700023ff
7000223c:	700023ff 	.word	0x700023ff
70002240:	700023ff 	.word	0x700023ff
70002244:	700023ff 	.word	0x700023ff
70002248:	700023ff 	.word	0x700023ff
7000224c:	700023ff 	.word	0x700023ff
70002250:	7000228f 	.word	0x7000228f
70002254:	700023ff 	.word	0x700023ff
70002258:	700023ff 	.word	0x700023ff
7000225c:	700023ff 	.word	0x700023ff
70002260:	700023ff 	.word	0x700023ff
70002264:	700023ff 	.word	0x700023ff
70002268:	700023ff 	.word	0x700023ff
7000226c:	700023ff 	.word	0x700023ff
70002270:	70002295 	.word	0x70002295
  {
  case 0x00:  /* HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70002274:	4b73      	ldr	r3, [pc, #460]	@ (70002444 <SystemCoreClockUpdate+0x250>)
70002276:	681b      	ldr	r3, [r3, #0]
70002278:	08db      	lsrs	r3, r3, #3
7000227a:	f003 0303 	and.w	r3, r3, #3
7000227e:	4a72      	ldr	r2, [pc, #456]	@ (70002448 <SystemCoreClockUpdate+0x254>)
70002280:	fa22 f303 	lsr.w	r3, r2, r3
70002284:	61fb      	str	r3, [r7, #28]
    break;
70002286:	e0c4      	b.n	70002412 <SystemCoreClockUpdate+0x21e>

  case 0x08:  /* CSI used as system clock source */
    sysclk = CSI_VALUE;
70002288:	4b70      	ldr	r3, [pc, #448]	@ (7000244c <SystemCoreClockUpdate+0x258>)
7000228a:	61fb      	str	r3, [r7, #28]
    break;
7000228c:	e0c1      	b.n	70002412 <SystemCoreClockUpdate+0x21e>

  case 0x10:  /* HSE used as system clock source */
    sysclk = HSE_VALUE;
7000228e:	4b70      	ldr	r3, [pc, #448]	@ (70002450 <SystemCoreClockUpdate+0x25c>)
70002290:	61fb      	str	r3, [r7, #28]
    break;
70002292:	e0be      	b.n	70002412 <SystemCoreClockUpdate+0x21e>

  case 0x18:  /* PLL1 used as system clock  source */
    /* PLL1_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL1_VCO / PLL1R
       */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70002294:	4b6b      	ldr	r3, [pc, #428]	@ (70002444 <SystemCoreClockUpdate+0x250>)
70002296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70002298:	f003 0303 	and.w	r3, r3, #3
7000229c:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
7000229e:	4b69      	ldr	r3, [pc, #420]	@ (70002444 <SystemCoreClockUpdate+0x250>)
700022a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700022a2:	091b      	lsrs	r3, r3, #4
700022a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700022a8:	60fb      	str	r3, [r7, #12]
    if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
700022aa:	4b66      	ldr	r3, [pc, #408]	@ (70002444 <SystemCoreClockUpdate+0x250>)
700022ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700022ae:	f003 0301 	and.w	r3, r3, #1
700022b2:	2b00      	cmp	r3, #0
700022b4:	d00b      	beq.n	700022ce <SystemCoreClockUpdate+0xda>
    {
      pllfracn = (float_t)(uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN)>> RCC_PLL1FRACR_FRACN_Pos));
700022b6:	4b63      	ldr	r3, [pc, #396]	@ (70002444 <SystemCoreClockUpdate+0x250>)
700022b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700022ba:	08db      	lsrs	r3, r3, #3
700022bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
700022c0:	ee07 3a90 	vmov	s15, r3
700022c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
700022c8:	edc7 7a06 	vstr	s15, [r7, #24]
700022cc:	e002      	b.n	700022d4 <SystemCoreClockUpdate+0xe0>
    }
    else
    {
      pllfracn = (float_t)0U;
700022ce:	f04f 0300 	mov.w	r3, #0
700022d2:	61bb      	str	r3, [r7, #24]
    }

    if (pllm != 0U)
700022d4:	68fb      	ldr	r3, [r7, #12]
700022d6:	2b00      	cmp	r3, #0
700022d8:	f000 808e 	beq.w	700023f8 <SystemCoreClockUpdate+0x204>
    {
      switch (pllsource)
700022dc:	693b      	ldr	r3, [r7, #16]
700022de:	2b01      	cmp	r3, #1
700022e0:	d024      	beq.n	7000232c <SystemCoreClockUpdate+0x138>
700022e2:	693b      	ldr	r3, [r7, #16]
700022e4:	2b02      	cmp	r3, #2
700022e6:	d143      	bne.n	70002370 <SystemCoreClockUpdate+0x17c>
      {
      case 0x02:  /* HSE used as PLL1 clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
700022e8:	68fb      	ldr	r3, [r7, #12]
700022ea:	ee07 3a90 	vmov	s15, r3
700022ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
700022f2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 70002454 <SystemCoreClockUpdate+0x260>
700022f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700022fa:	4b52      	ldr	r3, [pc, #328]	@ (70002444 <SystemCoreClockUpdate+0x250>)
700022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700022fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
70002302:	ee07 3a90 	vmov	s15, r3
70002306:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000230a:	ed97 6a06 	vldr	s12, [r7, #24]
7000230e:	eddf 5a52 	vldr	s11, [pc, #328]	@ 70002458 <SystemCoreClockUpdate+0x264>
70002312:	eec6 7a25 	vdiv.f32	s15, s12, s11
70002316:	ee76 7aa7 	vadd.f32	s15, s13, s15
7000231a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
7000231e:	ee77 7aa6 	vadd.f32	s15, s15, s13
70002322:	ee67 7a27 	vmul.f32	s15, s14, s15
70002326:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
7000232a:	e04f      	b.n	700023cc <SystemCoreClockUpdate+0x1d8>

      case 0x01:  /* CSI used as PLL1 clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
7000232c:	68fb      	ldr	r3, [r7, #12]
7000232e:	ee07 3a90 	vmov	s15, r3
70002332:	eef8 7a67 	vcvt.f32.u32	s15, s15
70002336:	eddf 6a49 	vldr	s13, [pc, #292]	@ 7000245c <SystemCoreClockUpdate+0x268>
7000233a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
7000233e:	4b41      	ldr	r3, [pc, #260]	@ (70002444 <SystemCoreClockUpdate+0x250>)
70002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70002342:	f3c3 0308 	ubfx	r3, r3, #0, #9
70002346:	ee07 3a90 	vmov	s15, r3
7000234a:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000234e:	ed97 6a06 	vldr	s12, [r7, #24]
70002352:	eddf 5a41 	vldr	s11, [pc, #260]	@ 70002458 <SystemCoreClockUpdate+0x264>
70002356:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000235a:	ee76 7aa7 	vadd.f32	s15, s13, s15
7000235e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70002362:	ee77 7aa6 	vadd.f32	s15, s15, s13
70002366:	ee67 7a27 	vmul.f32	s15, s14, s15
7000236a:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
7000236e:	e02d      	b.n	700023cc <SystemCoreClockUpdate+0x1d8>

      case 0x00:  /* HSI used as PLL1 clock source */
      default:
        hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70002370:	4b34      	ldr	r3, [pc, #208]	@ (70002444 <SystemCoreClockUpdate+0x250>)
70002372:	681b      	ldr	r3, [r3, #0]
70002374:	08db      	lsrs	r3, r3, #3
70002376:	f003 0303 	and.w	r3, r3, #3
7000237a:	4a33      	ldr	r2, [pc, #204]	@ (70002448 <SystemCoreClockUpdate+0x254>)
7000237c:	fa22 f303 	lsr.w	r3, r2, r3
70002380:	60bb      	str	r3, [r7, #8]
        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70002382:	68bb      	ldr	r3, [r7, #8]
70002384:	ee07 3a90 	vmov	s15, r3
70002388:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000238c:	68fb      	ldr	r3, [r7, #12]
7000238e:	ee07 3a90 	vmov	s15, r3
70002392:	eef8 7a67 	vcvt.f32.u32	s15, s15
70002396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
7000239a:	4b2a      	ldr	r3, [pc, #168]	@ (70002444 <SystemCoreClockUpdate+0x250>)
7000239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000239e:	f3c3 0308 	ubfx	r3, r3, #0, #9
700023a2:	ee07 3a90 	vmov	s15, r3
700023a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
700023aa:	ed97 6a06 	vldr	s12, [r7, #24]
700023ae:	eddf 5a2a 	vldr	s11, [pc, #168]	@ 70002458 <SystemCoreClockUpdate+0x264>
700023b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
700023b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
700023ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
700023be:	ee77 7aa6 	vadd.f32	s15, s15, s13
700023c2:	ee67 7a27 	vmul.f32	s15, s14, s15
700023c6:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
700023ca:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U ) ;
700023cc:	4b1d      	ldr	r3, [pc, #116]	@ (70002444 <SystemCoreClockUpdate+0x250>)
700023ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700023d0:	0a5b      	lsrs	r3, r3, #9
700023d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700023d6:	3301      	adds	r3, #1
700023d8:	607b      	str	r3, [r7, #4]
      sysclk =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
700023da:	687b      	ldr	r3, [r7, #4]
700023dc:	ee07 3a90 	vmov	s15, r3
700023e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
700023e4:	edd7 6a05 	vldr	s13, [r7, #20]
700023e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
700023ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
700023f0:	ee17 3a90 	vmov	r3, s15
700023f4:	61fb      	str	r3, [r7, #28]
    }
    else
    {
      sysclk = 0U;
    }
    break;
700023f6:	e00c      	b.n	70002412 <SystemCoreClockUpdate+0x21e>
      sysclk = 0U;
700023f8:	2300      	movs	r3, #0
700023fa:	61fb      	str	r3, [r7, #28]
    break;
700023fc:	e009      	b.n	70002412 <SystemCoreClockUpdate+0x21e>

  default:  /* Unexpected, default to HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
700023fe:	4b11      	ldr	r3, [pc, #68]	@ (70002444 <SystemCoreClockUpdate+0x250>)
70002400:	681b      	ldr	r3, [r3, #0]
70002402:	08db      	lsrs	r3, r3, #3
70002404:	f003 0303 	and.w	r3, r3, #3
70002408:	4a0f      	ldr	r2, [pc, #60]	@ (70002448 <SystemCoreClockUpdate+0x254>)
7000240a:	fa22 f303 	lsr.w	r3, r2, r3
7000240e:	61fb      	str	r3, [r7, #28]
    break;
70002410:	bf00      	nop
  }

  /* system clock frequency : CM7 CPU frequency  */
  core_presc = (RCC->CDCFGR & RCC_CDCFGR_CPRE);
70002412:	4b0c      	ldr	r3, [pc, #48]	@ (70002444 <SystemCoreClockUpdate+0x250>)
70002414:	699b      	ldr	r3, [r3, #24]
70002416:	f003 030f 	and.w	r3, r3, #15
7000241a:	603b      	str	r3, [r7, #0]
  if (core_presc >= 8U)
7000241c:	683b      	ldr	r3, [r7, #0]
7000241e:	2b07      	cmp	r3, #7
70002420:	d907      	bls.n	70002432 <SystemCoreClockUpdate+0x23e>
  {
    SystemCoreClock = (sysclk >> (core_presc - RCC_CDCFGR_CPRE_3 + 1U));
70002422:	683b      	ldr	r3, [r7, #0]
70002424:	3b07      	subs	r3, #7
70002426:	69fa      	ldr	r2, [r7, #28]
70002428:	fa22 f303 	lsr.w	r3, r2, r3
7000242c:	4a0c      	ldr	r2, [pc, #48]	@ (70002460 <SystemCoreClockUpdate+0x26c>)
7000242e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock = sysclk;
  }
}
70002430:	e002      	b.n	70002438 <SystemCoreClockUpdate+0x244>
    SystemCoreClock = sysclk;
70002432:	4a0b      	ldr	r2, [pc, #44]	@ (70002460 <SystemCoreClockUpdate+0x26c>)
70002434:	69fb      	ldr	r3, [r7, #28]
70002436:	6013      	str	r3, [r2, #0]
}
70002438:	bf00      	nop
7000243a:	3724      	adds	r7, #36	@ 0x24
7000243c:	46bd      	mov	sp, r7
7000243e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002442:	4770      	bx	lr
70002444:	58024400 	.word	0x58024400
70002448:	03d09000 	.word	0x03d09000
7000244c:	003d0900 	.word	0x003d0900
70002450:	016e3600 	.word	0x016e3600
70002454:	4bb71b00 	.word	0x4bb71b00
70002458:	46000000 	.word	0x46000000
7000245c:	4a742400 	.word	0x4a742400
70002460:	24000000 	.word	0x24000000

70002464 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
70002464:	b580      	push	{r7, lr}
70002466:	b088      	sub	sp, #32
70002468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
7000246a:	f107 0310 	add.w	r3, r7, #16
7000246e:	2200      	movs	r2, #0
70002470:	601a      	str	r2, [r3, #0]
70002472:	605a      	str	r2, [r3, #4]
70002474:	609a      	str	r2, [r3, #8]
70002476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
70002478:	1d3b      	adds	r3, r7, #4
7000247a:	2200      	movs	r2, #0
7000247c:	601a      	str	r2, [r3, #0]
7000247e:	605a      	str	r2, [r3, #4]
70002480:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
70002482:	4b21      	ldr	r3, [pc, #132]	@ (70002508 <MX_TIM1_Init+0xa4>)
70002484:	f04f 4284 	mov.w	r2, #1107296256	@ 0x42000000
70002488:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 299;
7000248a:	4b1f      	ldr	r3, [pc, #124]	@ (70002508 <MX_TIM1_Init+0xa4>)
7000248c:	f240 122b 	movw	r2, #299	@ 0x12b
70002490:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
70002492:	4b1d      	ldr	r3, [pc, #116]	@ (70002508 <MX_TIM1_Init+0xa4>)
70002494:	2200      	movs	r2, #0
70002496:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
70002498:	4b1b      	ldr	r3, [pc, #108]	@ (70002508 <MX_TIM1_Init+0xa4>)
7000249a:	f240 32e7 	movw	r2, #999	@ 0x3e7
7000249e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
700024a0:	4b19      	ldr	r3, [pc, #100]	@ (70002508 <MX_TIM1_Init+0xa4>)
700024a2:	2200      	movs	r2, #0
700024a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
700024a6:	4b18      	ldr	r3, [pc, #96]	@ (70002508 <MX_TIM1_Init+0xa4>)
700024a8:	2200      	movs	r2, #0
700024aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
700024ac:	4b16      	ldr	r3, [pc, #88]	@ (70002508 <MX_TIM1_Init+0xa4>)
700024ae:	2200      	movs	r2, #0
700024b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
700024b2:	4815      	ldr	r0, [pc, #84]	@ (70002508 <MX_TIM1_Init+0xa4>)
700024b4:	f006 fb53 	bl	70008b5e <HAL_TIM_Base_Init>
700024b8:	4603      	mov	r3, r0
700024ba:	2b00      	cmp	r3, #0
700024bc:	d001      	beq.n	700024c2 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
700024be:	f7ff f981 	bl	700017c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
700024c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700024c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
700024c8:	f107 0310 	add.w	r3, r7, #16
700024cc:	4619      	mov	r1, r3
700024ce:	480e      	ldr	r0, [pc, #56]	@ (70002508 <MX_TIM1_Init+0xa4>)
700024d0:	f006 fd90 	bl	70008ff4 <HAL_TIM_ConfigClockSource>
700024d4:	4603      	mov	r3, r0
700024d6:	2b00      	cmp	r3, #0
700024d8:	d001      	beq.n	700024de <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
700024da:	f7ff f973 	bl	700017c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
700024de:	2300      	movs	r3, #0
700024e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
700024e2:	2300      	movs	r3, #0
700024e4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
700024e6:	2300      	movs	r3, #0
700024e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
700024ea:	1d3b      	adds	r3, r7, #4
700024ec:	4619      	mov	r1, r3
700024ee:	4806      	ldr	r0, [pc, #24]	@ (70002508 <MX_TIM1_Init+0xa4>)
700024f0:	f007 f826 	bl	70009540 <HAL_TIMEx_MasterConfigSynchronization>
700024f4:	4603      	mov	r3, r0
700024f6:	2b00      	cmp	r3, #0
700024f8:	d001      	beq.n	700024fe <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
700024fa:	f7ff f963 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
700024fe:	bf00      	nop
70002500:	3720      	adds	r7, #32
70002502:	46bd      	mov	sp, r7
70002504:	bd80      	pop	{r7, pc}
70002506:	bf00      	nop
70002508:	24000b20 	.word	0x24000b20

7000250c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
7000250c:	b580      	push	{r7, lr}
7000250e:	b084      	sub	sp, #16
70002510:	af00      	add	r7, sp, #0
70002512:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
70002514:	687b      	ldr	r3, [r7, #4]
70002516:	681b      	ldr	r3, [r3, #0]
70002518:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
7000251c:	d114      	bne.n	70002548 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
7000251e:	4b0c      	ldr	r3, [pc, #48]	@ (70002550 <HAL_TIM_Base_MspInit+0x44>)
70002520:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70002524:	4a0a      	ldr	r2, [pc, #40]	@ (70002550 <HAL_TIM_Base_MspInit+0x44>)
70002526:	f043 0301 	orr.w	r3, r3, #1
7000252a:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
7000252e:	4b08      	ldr	r3, [pc, #32]	@ (70002550 <HAL_TIM_Base_MspInit+0x44>)
70002530:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70002534:	60fb      	str	r3, [r7, #12]
70002536:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
70002538:	2200      	movs	r2, #0
7000253a:	2100      	movs	r1, #0
7000253c:	2030      	movs	r0, #48	@ 0x30
7000253e:	f000 fba6 	bl	70002c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
70002542:	2030      	movs	r0, #48	@ 0x30
70002544:	f000 fbbd 	bl	70002cc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
70002548:	bf00      	nop
7000254a:	3710      	adds	r7, #16
7000254c:	46bd      	mov	sp, r7
7000254e:	bd80      	pop	{r7, pc}
70002550:	58024400 	.word	0x58024400

70002554 <MX_UART4_Init>:
UART_HandleTypeDef huart7;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
70002554:	b580      	push	{r7, lr}
70002556:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
70002558:	4b22      	ldr	r3, [pc, #136]	@ (700025e4 <MX_UART4_Init+0x90>)
7000255a:	4a23      	ldr	r2, [pc, #140]	@ (700025e8 <MX_UART4_Init+0x94>)
7000255c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
7000255e:	4b21      	ldr	r3, [pc, #132]	@ (700025e4 <MX_UART4_Init+0x90>)
70002560:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70002564:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
70002566:	4b1f      	ldr	r3, [pc, #124]	@ (700025e4 <MX_UART4_Init+0x90>)
70002568:	2200      	movs	r2, #0
7000256a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
7000256c:	4b1d      	ldr	r3, [pc, #116]	@ (700025e4 <MX_UART4_Init+0x90>)
7000256e:	2200      	movs	r2, #0
70002570:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
70002572:	4b1c      	ldr	r3, [pc, #112]	@ (700025e4 <MX_UART4_Init+0x90>)
70002574:	2200      	movs	r2, #0
70002576:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
70002578:	4b1a      	ldr	r3, [pc, #104]	@ (700025e4 <MX_UART4_Init+0x90>)
7000257a:	220c      	movs	r2, #12
7000257c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
7000257e:	4b19      	ldr	r3, [pc, #100]	@ (700025e4 <MX_UART4_Init+0x90>)
70002580:	2200      	movs	r2, #0
70002582:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
70002584:	4b17      	ldr	r3, [pc, #92]	@ (700025e4 <MX_UART4_Init+0x90>)
70002586:	2200      	movs	r2, #0
70002588:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
7000258a:	4b16      	ldr	r3, [pc, #88]	@ (700025e4 <MX_UART4_Init+0x90>)
7000258c:	2200      	movs	r2, #0
7000258e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
70002590:	4b14      	ldr	r3, [pc, #80]	@ (700025e4 <MX_UART4_Init+0x90>)
70002592:	2200      	movs	r2, #0
70002594:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
70002596:	4b13      	ldr	r3, [pc, #76]	@ (700025e4 <MX_UART4_Init+0x90>)
70002598:	2200      	movs	r2, #0
7000259a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
7000259c:	4811      	ldr	r0, [pc, #68]	@ (700025e4 <MX_UART4_Init+0x90>)
7000259e:	f007 f89f 	bl	700096e0 <HAL_UART_Init>
700025a2:	4603      	mov	r3, r0
700025a4:	2b00      	cmp	r3, #0
700025a6:	d001      	beq.n	700025ac <MX_UART4_Init+0x58>
  {
    Error_Handler();
700025a8:	f7ff f90c 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
700025ac:	2100      	movs	r1, #0
700025ae:	480d      	ldr	r0, [pc, #52]	@ (700025e4 <MX_UART4_Init+0x90>)
700025b0:	f007 ff63 	bl	7000a47a <HAL_UARTEx_SetTxFifoThreshold>
700025b4:	4603      	mov	r3, r0
700025b6:	2b00      	cmp	r3, #0
700025b8:	d001      	beq.n	700025be <MX_UART4_Init+0x6a>
  {
    Error_Handler();
700025ba:	f7ff f903 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
700025be:	2100      	movs	r1, #0
700025c0:	4808      	ldr	r0, [pc, #32]	@ (700025e4 <MX_UART4_Init+0x90>)
700025c2:	f007 ff98 	bl	7000a4f6 <HAL_UARTEx_SetRxFifoThreshold>
700025c6:	4603      	mov	r3, r0
700025c8:	2b00      	cmp	r3, #0
700025ca:	d001      	beq.n	700025d0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
700025cc:	f7ff f8fa 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
700025d0:	4804      	ldr	r0, [pc, #16]	@ (700025e4 <MX_UART4_Init+0x90>)
700025d2:	f007 ff19 	bl	7000a408 <HAL_UARTEx_DisableFifoMode>
700025d6:	4603      	mov	r3, r0
700025d8:	2b00      	cmp	r3, #0
700025da:	d001      	beq.n	700025e0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
700025dc:	f7ff f8f2 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
700025e0:	bf00      	nop
700025e2:	bd80      	pop	{r7, pc}
700025e4:	24000b6c 	.word	0x24000b6c
700025e8:	40004c00 	.word	0x40004c00

700025ec <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
700025ec:	b580      	push	{r7, lr}
700025ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
700025f0:	4b23      	ldr	r3, [pc, #140]	@ (70002680 <MX_UART7_Init+0x94>)
700025f2:	4a24      	ldr	r2, [pc, #144]	@ (70002684 <MX_UART7_Init+0x98>)
700025f4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
700025f6:	4b22      	ldr	r3, [pc, #136]	@ (70002680 <MX_UART7_Init+0x94>)
700025f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
700025fc:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
700025fe:	4b20      	ldr	r3, [pc, #128]	@ (70002680 <MX_UART7_Init+0x94>)
70002600:	2200      	movs	r2, #0
70002602:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
70002604:	4b1e      	ldr	r3, [pc, #120]	@ (70002680 <MX_UART7_Init+0x94>)
70002606:	2200      	movs	r2, #0
70002608:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
7000260a:	4b1d      	ldr	r3, [pc, #116]	@ (70002680 <MX_UART7_Init+0x94>)
7000260c:	2200      	movs	r2, #0
7000260e:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
70002610:	4b1b      	ldr	r3, [pc, #108]	@ (70002680 <MX_UART7_Init+0x94>)
70002612:	220c      	movs	r2, #12
70002614:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
70002616:	4b1a      	ldr	r3, [pc, #104]	@ (70002680 <MX_UART7_Init+0x94>)
70002618:	f44f 7240 	mov.w	r2, #768	@ 0x300
7000261c:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
7000261e:	4b18      	ldr	r3, [pc, #96]	@ (70002680 <MX_UART7_Init+0x94>)
70002620:	2200      	movs	r2, #0
70002622:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
70002624:	4b16      	ldr	r3, [pc, #88]	@ (70002680 <MX_UART7_Init+0x94>)
70002626:	2200      	movs	r2, #0
70002628:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
7000262a:	4b15      	ldr	r3, [pc, #84]	@ (70002680 <MX_UART7_Init+0x94>)
7000262c:	2200      	movs	r2, #0
7000262e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
70002630:	4b13      	ldr	r3, [pc, #76]	@ (70002680 <MX_UART7_Init+0x94>)
70002632:	2200      	movs	r2, #0
70002634:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
70002636:	4812      	ldr	r0, [pc, #72]	@ (70002680 <MX_UART7_Init+0x94>)
70002638:	f007 f852 	bl	700096e0 <HAL_UART_Init>
7000263c:	4603      	mov	r3, r0
7000263e:	2b00      	cmp	r3, #0
70002640:	d001      	beq.n	70002646 <MX_UART7_Init+0x5a>
  {
    Error_Handler();
70002642:	f7ff f8bf 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
70002646:	2100      	movs	r1, #0
70002648:	480d      	ldr	r0, [pc, #52]	@ (70002680 <MX_UART7_Init+0x94>)
7000264a:	f007 ff16 	bl	7000a47a <HAL_UARTEx_SetTxFifoThreshold>
7000264e:	4603      	mov	r3, r0
70002650:	2b00      	cmp	r3, #0
70002652:	d001      	beq.n	70002658 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
70002654:	f7ff f8b6 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
70002658:	2100      	movs	r1, #0
7000265a:	4809      	ldr	r0, [pc, #36]	@ (70002680 <MX_UART7_Init+0x94>)
7000265c:	f007 ff4b 	bl	7000a4f6 <HAL_UARTEx_SetRxFifoThreshold>
70002660:	4603      	mov	r3, r0
70002662:	2b00      	cmp	r3, #0
70002664:	d001      	beq.n	7000266a <MX_UART7_Init+0x7e>
  {
    Error_Handler();
70002666:	f7ff f8ad 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
7000266a:	4805      	ldr	r0, [pc, #20]	@ (70002680 <MX_UART7_Init+0x94>)
7000266c:	f007 fecc 	bl	7000a408 <HAL_UARTEx_DisableFifoMode>
70002670:	4603      	mov	r3, r0
70002672:	2b00      	cmp	r3, #0
70002674:	d001      	beq.n	7000267a <MX_UART7_Init+0x8e>
  {
    Error_Handler();
70002676:	f7ff f8a5 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
7000267a:	bf00      	nop
7000267c:	bd80      	pop	{r7, pc}
7000267e:	bf00      	nop
70002680:	24000c00 	.word	0x24000c00
70002684:	40007800 	.word	0x40007800

70002688 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
70002688:	b580      	push	{r7, lr}
7000268a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
7000268c:	4b22      	ldr	r3, [pc, #136]	@ (70002718 <MX_USART1_UART_Init+0x90>)
7000268e:	4a23      	ldr	r2, [pc, #140]	@ (7000271c <MX_USART1_UART_Init+0x94>)
70002690:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
70002692:	4b21      	ldr	r3, [pc, #132]	@ (70002718 <MX_USART1_UART_Init+0x90>)
70002694:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70002698:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
7000269a:	4b1f      	ldr	r3, [pc, #124]	@ (70002718 <MX_USART1_UART_Init+0x90>)
7000269c:	2200      	movs	r2, #0
7000269e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
700026a0:	4b1d      	ldr	r3, [pc, #116]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026a2:	2200      	movs	r2, #0
700026a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
700026a6:	4b1c      	ldr	r3, [pc, #112]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026a8:	2200      	movs	r2, #0
700026aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
700026ac:	4b1a      	ldr	r3, [pc, #104]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026ae:	220c      	movs	r2, #12
700026b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
700026b2:	4b19      	ldr	r3, [pc, #100]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026b4:	2200      	movs	r2, #0
700026b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
700026b8:	4b17      	ldr	r3, [pc, #92]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026ba:	2200      	movs	r2, #0
700026bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
700026be:	4b16      	ldr	r3, [pc, #88]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026c0:	2200      	movs	r2, #0
700026c2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
700026c4:	4b14      	ldr	r3, [pc, #80]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026c6:	2200      	movs	r2, #0
700026c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
700026ca:	4b13      	ldr	r3, [pc, #76]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026cc:	2200      	movs	r2, #0
700026ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
700026d0:	4811      	ldr	r0, [pc, #68]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026d2:	f007 f805 	bl	700096e0 <HAL_UART_Init>
700026d6:	4603      	mov	r3, r0
700026d8:	2b00      	cmp	r3, #0
700026da:	d001      	beq.n	700026e0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
700026dc:	f7ff f872 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
700026e0:	2100      	movs	r1, #0
700026e2:	480d      	ldr	r0, [pc, #52]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026e4:	f007 fec9 	bl	7000a47a <HAL_UARTEx_SetTxFifoThreshold>
700026e8:	4603      	mov	r3, r0
700026ea:	2b00      	cmp	r3, #0
700026ec:	d001      	beq.n	700026f2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
700026ee:	f7ff f869 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
700026f2:	2100      	movs	r1, #0
700026f4:	4808      	ldr	r0, [pc, #32]	@ (70002718 <MX_USART1_UART_Init+0x90>)
700026f6:	f007 fefe 	bl	7000a4f6 <HAL_UARTEx_SetRxFifoThreshold>
700026fa:	4603      	mov	r3, r0
700026fc:	2b00      	cmp	r3, #0
700026fe:	d001      	beq.n	70002704 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
70002700:	f7ff f860 	bl	700017c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
70002704:	4804      	ldr	r0, [pc, #16]	@ (70002718 <MX_USART1_UART_Init+0x90>)
70002706:	f007 fe7f 	bl	7000a408 <HAL_UARTEx_DisableFifoMode>
7000270a:	4603      	mov	r3, r0
7000270c:	2b00      	cmp	r3, #0
7000270e:	d001      	beq.n	70002714 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
70002710:	f7ff f858 	bl	700017c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
70002714:	bf00      	nop
70002716:	bd80      	pop	{r7, pc}
70002718:	24000c94 	.word	0x24000c94
7000271c:	42001000 	.word	0x42001000

70002720 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
70002720:	b580      	push	{r7, lr}
70002722:	b0b0      	sub	sp, #192	@ 0xc0
70002724:	af00      	add	r7, sp, #0
70002726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70002728:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000272c:	2200      	movs	r2, #0
7000272e:	601a      	str	r2, [r3, #0]
70002730:	605a      	str	r2, [r3, #4]
70002732:	609a      	str	r2, [r3, #8]
70002734:	60da      	str	r2, [r3, #12]
70002736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70002738:	f107 0328 	add.w	r3, r7, #40	@ 0x28
7000273c:	2284      	movs	r2, #132	@ 0x84
7000273e:	2100      	movs	r1, #0
70002740:	4618      	mov	r0, r3
70002742:	f00a f990 	bl	7000ca66 <memset>
  if(uartHandle->Instance==UART4)
70002746:	687b      	ldr	r3, [r7, #4]
70002748:	681b      	ldr	r3, [r3, #0]
7000274a:	4a7a      	ldr	r2, [pc, #488]	@ (70002934 <HAL_UART_MspInit+0x214>)
7000274c:	4293      	cmp	r3, r2
7000274e:	d13f      	bne.n	700027d0 <HAL_UART_MspInit+0xb0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
70002750:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
70002754:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
70002756:	2300      	movs	r3, #0
70002758:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
7000275c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70002760:	4618      	mov	r0, r3
70002762:	f002 fd09 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
70002766:	4603      	mov	r3, r0
70002768:	2b00      	cmp	r3, #0
7000276a:	d001      	beq.n	70002770 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
7000276c:	f7ff f82a 	bl	700017c4 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
70002770:	4b71      	ldr	r3, [pc, #452]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002772:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002776:	4a70      	ldr	r2, [pc, #448]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002778:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000277c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70002780:	4b6d      	ldr	r3, [pc, #436]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002782:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002786:	627b      	str	r3, [r7, #36]	@ 0x24
70002788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
7000278a:	4b6b      	ldr	r3, [pc, #428]	@ (70002938 <HAL_UART_MspInit+0x218>)
7000278c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002790:	4a69      	ldr	r2, [pc, #420]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002792:	f043 0308 	orr.w	r3, r3, #8
70002796:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000279a:	4b67      	ldr	r3, [pc, #412]	@ (70002938 <HAL_UART_MspInit+0x218>)
7000279c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700027a0:	623b      	str	r3, [r7, #32]
700027a2:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PD1     ------> UART4_TX
    PD0     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
700027a4:	2303      	movs	r3, #3
700027a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700027aa:	2302      	movs	r3, #2
700027ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700027b0:	2300      	movs	r3, #0
700027b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700027b6:	2300      	movs	r3, #0
700027b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
700027bc:	2308      	movs	r3, #8
700027be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700027c2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700027c6:	4619      	mov	r1, r3
700027c8:	485c      	ldr	r0, [pc, #368]	@ (7000293c <HAL_UART_MspInit+0x21c>)
700027ca:	f000 feb7 	bl	7000353c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
700027ce:	e0ad      	b.n	7000292c <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==UART7)
700027d0:	687b      	ldr	r3, [r7, #4]
700027d2:	681b      	ldr	r3, [r3, #0]
700027d4:	4a5a      	ldr	r2, [pc, #360]	@ (70002940 <HAL_UART_MspInit+0x220>)
700027d6:	4293      	cmp	r3, r2
700027d8:	d163      	bne.n	700028a2 <HAL_UART_MspInit+0x182>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
700027da:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
700027de:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
700027e0:	2300      	movs	r3, #0
700027e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700027e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700027ea:	4618      	mov	r0, r3
700027ec:	f002 fcc4 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
700027f0:	4603      	mov	r3, r0
700027f2:	2b00      	cmp	r3, #0
700027f4:	d001      	beq.n	700027fa <HAL_UART_MspInit+0xda>
      Error_Handler();
700027f6:	f7fe ffe5 	bl	700017c4 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
700027fa:	4b4f      	ldr	r3, [pc, #316]	@ (70002938 <HAL_UART_MspInit+0x218>)
700027fc:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002800:	4a4d      	ldr	r2, [pc, #308]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002802:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70002806:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
7000280a:	4b4b      	ldr	r3, [pc, #300]	@ (70002938 <HAL_UART_MspInit+0x218>)
7000280c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002810:	61fb      	str	r3, [r7, #28]
70002812:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOM_CLK_ENABLE();
70002814:	4b48      	ldr	r3, [pc, #288]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002816:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000281a:	4a47      	ldr	r2, [pc, #284]	@ (70002938 <HAL_UART_MspInit+0x218>)
7000281c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70002820:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70002824:	4b44      	ldr	r3, [pc, #272]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002826:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000282a:	61bb      	str	r3, [r7, #24]
7000282c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
7000282e:	4b42      	ldr	r3, [pc, #264]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002830:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002834:	4a40      	ldr	r2, [pc, #256]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002836:	f043 0310 	orr.w	r3, r3, #16
7000283a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000283e:	4b3e      	ldr	r3, [pc, #248]	@ (70002938 <HAL_UART_MspInit+0x218>)
70002840:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002844:	617b      	str	r3, [r7, #20]
70002846:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
70002848:	f44f 7340 	mov.w	r3, #768	@ 0x300
7000284c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70002850:	2302      	movs	r3, #2
70002852:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70002856:	2300      	movs	r3, #0
70002858:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000285c:	2300      	movs	r3, #0
7000285e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
70002862:	2307      	movs	r3, #7
70002864:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOM, &GPIO_InitStruct);
70002868:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000286c:	4619      	mov	r1, r3
7000286e:	4835      	ldr	r0, [pc, #212]	@ (70002944 <HAL_UART_MspInit+0x224>)
70002870:	f000 fe64 	bl	7000353c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
70002874:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70002878:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000287c:	2302      	movs	r3, #2
7000287e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70002882:	2300      	movs	r3, #0
70002884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002888:	2300      	movs	r3, #0
7000288a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
7000288e:	2307      	movs	r3, #7
70002890:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70002894:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002898:	4619      	mov	r1, r3
7000289a:	482b      	ldr	r0, [pc, #172]	@ (70002948 <HAL_UART_MspInit+0x228>)
7000289c:	f000 fe4e 	bl	7000353c <HAL_GPIO_Init>
}
700028a0:	e044      	b.n	7000292c <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART1)
700028a2:	687b      	ldr	r3, [r7, #4]
700028a4:	681b      	ldr	r3, [r3, #0]
700028a6:	4a29      	ldr	r2, [pc, #164]	@ (7000294c <HAL_UART_MspInit+0x22c>)
700028a8:	4293      	cmp	r3, r2
700028aa:	d13f      	bne.n	7000292c <HAL_UART_MspInit+0x20c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
700028ac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
700028b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
700028b2:	2300      	movs	r3, #0
700028b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700028b8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700028bc:	4618      	mov	r0, r3
700028be:	f002 fc5b 	bl	70005178 <HAL_RCCEx_PeriphCLKConfig>
700028c2:	4603      	mov	r3, r0
700028c4:	2b00      	cmp	r3, #0
700028c6:	d001      	beq.n	700028cc <HAL_UART_MspInit+0x1ac>
      Error_Handler();
700028c8:	f7fe ff7c 	bl	700017c4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
700028cc:	4b1a      	ldr	r3, [pc, #104]	@ (70002938 <HAL_UART_MspInit+0x218>)
700028ce:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700028d2:	4a19      	ldr	r2, [pc, #100]	@ (70002938 <HAL_UART_MspInit+0x218>)
700028d4:	f043 0310 	orr.w	r3, r3, #16
700028d8:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
700028dc:	4b16      	ldr	r3, [pc, #88]	@ (70002938 <HAL_UART_MspInit+0x218>)
700028de:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700028e2:	613b      	str	r3, [r7, #16]
700028e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
700028e6:	4b14      	ldr	r3, [pc, #80]	@ (70002938 <HAL_UART_MspInit+0x218>)
700028e8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700028ec:	4a12      	ldr	r2, [pc, #72]	@ (70002938 <HAL_UART_MspInit+0x218>)
700028ee:	f043 0320 	orr.w	r3, r3, #32
700028f2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700028f6:	4b10      	ldr	r3, [pc, #64]	@ (70002938 <HAL_UART_MspInit+0x218>)
700028f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700028fc:	60fb      	str	r3, [r7, #12]
700028fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
70002900:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
70002904:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70002908:	2302      	movs	r3, #2
7000290a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000290e:	2300      	movs	r3, #0
70002910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002914:	2300      	movs	r3, #0
70002916:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
7000291a:	2304      	movs	r3, #4
7000291c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70002920:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002924:	4619      	mov	r1, r3
70002926:	480a      	ldr	r0, [pc, #40]	@ (70002950 <HAL_UART_MspInit+0x230>)
70002928:	f000 fe08 	bl	7000353c <HAL_GPIO_Init>
}
7000292c:	bf00      	nop
7000292e:	37c0      	adds	r7, #192	@ 0xc0
70002930:	46bd      	mov	sp, r7
70002932:	bd80      	pop	{r7, pc}
70002934:	40004c00 	.word	0x40004c00
70002938:	58024400 	.word	0x58024400
7000293c:	58020c00 	.word	0x58020c00
70002940:	40007800 	.word	0x40007800
70002944:	58023000 	.word	0x58023000
70002948:	58021000 	.word	0x58021000
7000294c:	42001000 	.word	0x42001000
70002950:	58021400 	.word	0x58021400

70002954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
70002954:	480d      	ldr	r0, [pc, #52]	@ (7000298c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
70002956:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
70002958:	f7ff fc36 	bl	700021c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
7000295c:	480c      	ldr	r0, [pc, #48]	@ (70002990 <LoopForever+0x6>)
  ldr r1, =_edata
7000295e:	490d      	ldr	r1, [pc, #52]	@ (70002994 <LoopForever+0xa>)
  ldr r2, =_sidata
70002960:	4a0d      	ldr	r2, [pc, #52]	@ (70002998 <LoopForever+0xe>)
  movs r3, #0
70002962:	2300      	movs	r3, #0
  b LoopCopyDataInit
70002964:	e002      	b.n	7000296c <LoopCopyDataInit>

70002966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
70002966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
70002968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
7000296a:	3304      	adds	r3, #4

7000296c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
7000296c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
7000296e:	428c      	cmp	r4, r1
  bcc CopyDataInit
70002970:	d3f9      	bcc.n	70002966 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
70002972:	4a0a      	ldr	r2, [pc, #40]	@ (7000299c <LoopForever+0x12>)
  ldr r4, =_ebss
70002974:	4c0a      	ldr	r4, [pc, #40]	@ (700029a0 <LoopForever+0x16>)
  movs r3, #0
70002976:	2300      	movs	r3, #0
  b LoopFillZerobss
70002978:	e001      	b.n	7000297e <LoopFillZerobss>

7000297a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
7000297a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
7000297c:	3204      	adds	r2, #4

7000297e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
7000297e:	42a2      	cmp	r2, r4
  bcc FillZerobss
70002980:	d3fb      	bcc.n	7000297a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
70002982:	f00a f8c5 	bl	7000cb10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
70002986:	f7fe fdf5 	bl	70001574 <main>

7000298a <LoopForever>:

LoopForever:
  b LoopForever
7000298a:	e7fe      	b.n	7000298a <LoopForever>
  ldr   r0, =_estack
7000298c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
70002990:	24000000 	.word	0x24000000
  ldr r1, =_edata
70002994:	24000770 	.word	0x24000770
  ldr r2, =_sidata
70002998:	7001192c 	.word	0x7001192c
  ldr r2, =_sbss
7000299c:	24000770 	.word	0x24000770
  ldr r4, =_ebss
700029a0:	240010b4 	.word	0x240010b4

700029a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
700029a4:	e7fe      	b.n	700029a4 <ADC1_2_IRQHandler>

700029a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
700029a6:	b580      	push	{r7, lr}
700029a8:	b082      	sub	sp, #8
700029aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
700029ac:	2300      	movs	r3, #0
700029ae:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
700029b0:	2003      	movs	r0, #3
700029b2:	f000 f961 	bl	70002c78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
700029b6:	200f      	movs	r0, #15
700029b8:	f000 f80e 	bl	700029d8 <HAL_InitTick>
700029bc:	4603      	mov	r3, r0
700029be:	2b00      	cmp	r3, #0
700029c0:	d002      	beq.n	700029c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
700029c2:	2301      	movs	r3, #1
700029c4:	71fb      	strb	r3, [r7, #7]
700029c6:	e001      	b.n	700029cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
700029c8:	f7ff fa0a 	bl	70001de0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
700029cc:	79fb      	ldrb	r3, [r7, #7]
}
700029ce:	4618      	mov	r0, r3
700029d0:	3708      	adds	r7, #8
700029d2:	46bd      	mov	sp, r7
700029d4:	bd80      	pop	{r7, pc}
	...

700029d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
700029d8:	b580      	push	{r7, lr}
700029da:	b084      	sub	sp, #16
700029dc:	af00      	add	r7, sp, #0
700029de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
700029e0:	2300      	movs	r3, #0
700029e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
700029e4:	4b17      	ldr	r3, [pc, #92]	@ (70002a44 <HAL_InitTick+0x6c>)
700029e6:	781b      	ldrb	r3, [r3, #0]
700029e8:	2b00      	cmp	r3, #0
700029ea:	d023      	beq.n	70002a34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
700029ec:	4b16      	ldr	r3, [pc, #88]	@ (70002a48 <HAL_InitTick+0x70>)
700029ee:	681a      	ldr	r2, [r3, #0]
700029f0:	4b14      	ldr	r3, [pc, #80]	@ (70002a44 <HAL_InitTick+0x6c>)
700029f2:	781b      	ldrb	r3, [r3, #0]
700029f4:	4619      	mov	r1, r3
700029f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
700029fa:	fbb3 f3f1 	udiv	r3, r3, r1
700029fe:	fbb2 f3f3 	udiv	r3, r2, r3
70002a02:	4618      	mov	r0, r3
70002a04:	f000 f96b 	bl	70002cde <HAL_SYSTICK_Config>
70002a08:	4603      	mov	r3, r0
70002a0a:	2b00      	cmp	r3, #0
70002a0c:	d10f      	bne.n	70002a2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
70002a0e:	687b      	ldr	r3, [r7, #4]
70002a10:	2b0f      	cmp	r3, #15
70002a12:	d809      	bhi.n	70002a28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
70002a14:	2200      	movs	r2, #0
70002a16:	6879      	ldr	r1, [r7, #4]
70002a18:	f04f 30ff 	mov.w	r0, #4294967295
70002a1c:	f000 f937 	bl	70002c8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
70002a20:	4a0a      	ldr	r2, [pc, #40]	@ (70002a4c <HAL_InitTick+0x74>)
70002a22:	687b      	ldr	r3, [r7, #4]
70002a24:	6013      	str	r3, [r2, #0]
70002a26:	e007      	b.n	70002a38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
70002a28:	2301      	movs	r3, #1
70002a2a:	73fb      	strb	r3, [r7, #15]
70002a2c:	e004      	b.n	70002a38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
70002a2e:	2301      	movs	r3, #1
70002a30:	73fb      	strb	r3, [r7, #15]
70002a32:	e001      	b.n	70002a38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
70002a34:	2301      	movs	r3, #1
70002a36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
70002a38:	7bfb      	ldrb	r3, [r7, #15]
}
70002a3a:	4618      	mov	r0, r3
70002a3c:	3710      	adds	r7, #16
70002a3e:	46bd      	mov	sp, r7
70002a40:	bd80      	pop	{r7, pc}
70002a42:	bf00      	nop
70002a44:	24000008 	.word	0x24000008
70002a48:	24000000 	.word	0x24000000
70002a4c:	24000004 	.word	0x24000004

70002a50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
70002a50:	b480      	push	{r7}
70002a52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
70002a54:	4b06      	ldr	r3, [pc, #24]	@ (70002a70 <HAL_IncTick+0x20>)
70002a56:	781b      	ldrb	r3, [r3, #0]
70002a58:	461a      	mov	r2, r3
70002a5a:	4b06      	ldr	r3, [pc, #24]	@ (70002a74 <HAL_IncTick+0x24>)
70002a5c:	681b      	ldr	r3, [r3, #0]
70002a5e:	4413      	add	r3, r2
70002a60:	4a04      	ldr	r2, [pc, #16]	@ (70002a74 <HAL_IncTick+0x24>)
70002a62:	6013      	str	r3, [r2, #0]
}
70002a64:	bf00      	nop
70002a66:	46bd      	mov	sp, r7
70002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a6c:	4770      	bx	lr
70002a6e:	bf00      	nop
70002a70:	24000008 	.word	0x24000008
70002a74:	24000d28 	.word	0x24000d28

70002a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
70002a78:	b480      	push	{r7}
70002a7a:	af00      	add	r7, sp, #0
  return uwTick;
70002a7c:	4b03      	ldr	r3, [pc, #12]	@ (70002a8c <HAL_GetTick+0x14>)
70002a7e:	681b      	ldr	r3, [r3, #0]
}
70002a80:	4618      	mov	r0, r3
70002a82:	46bd      	mov	sp, r7
70002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a88:	4770      	bx	lr
70002a8a:	bf00      	nop
70002a8c:	24000d28 	.word	0x24000d28

70002a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
70002a90:	b580      	push	{r7, lr}
70002a92:	b084      	sub	sp, #16
70002a94:	af00      	add	r7, sp, #0
70002a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
70002a98:	f7ff ffee 	bl	70002a78 <HAL_GetTick>
70002a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
70002a9e:	687b      	ldr	r3, [r7, #4]
70002aa0:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
70002aa2:	68fb      	ldr	r3, [r7, #12]
70002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
70002aa8:	d005      	beq.n	70002ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
70002aaa:	4b0a      	ldr	r3, [pc, #40]	@ (70002ad4 <HAL_Delay+0x44>)
70002aac:	781b      	ldrb	r3, [r3, #0]
70002aae:	461a      	mov	r2, r3
70002ab0:	68fb      	ldr	r3, [r7, #12]
70002ab2:	4413      	add	r3, r2
70002ab4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
70002ab6:	bf00      	nop
70002ab8:	f7ff ffde 	bl	70002a78 <HAL_GetTick>
70002abc:	4602      	mov	r2, r0
70002abe:	68bb      	ldr	r3, [r7, #8]
70002ac0:	1ad3      	subs	r3, r2, r3
70002ac2:	68fa      	ldr	r2, [r7, #12]
70002ac4:	429a      	cmp	r2, r3
70002ac6:	d8f7      	bhi.n	70002ab8 <HAL_Delay+0x28>
  {
  }
}
70002ac8:	bf00      	nop
70002aca:	bf00      	nop
70002acc:	3710      	adds	r7, #16
70002ace:	46bd      	mov	sp, r7
70002ad0:	bd80      	pop	{r7, pc}
70002ad2:	bf00      	nop
70002ad4:	24000008 	.word	0x24000008

70002ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70002ad8:	b480      	push	{r7}
70002ada:	b085      	sub	sp, #20
70002adc:	af00      	add	r7, sp, #0
70002ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
70002ae0:	687b      	ldr	r3, [r7, #4]
70002ae2:	f003 0307 	and.w	r3, r3, #7
70002ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
70002ae8:	4b0b      	ldr	r3, [pc, #44]	@ (70002b18 <__NVIC_SetPriorityGrouping+0x40>)
70002aea:	68db      	ldr	r3, [r3, #12]
70002aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
70002aee:	68ba      	ldr	r2, [r7, #8]
70002af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
70002af4:	4013      	ands	r3, r2
70002af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
70002af8:	68fb      	ldr	r3, [r7, #12]
70002afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
70002afc:	68bb      	ldr	r3, [r7, #8]
70002afe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
70002b00:	4b06      	ldr	r3, [pc, #24]	@ (70002b1c <__NVIC_SetPriorityGrouping+0x44>)
70002b02:	4313      	orrs	r3, r2
70002b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
70002b06:	4a04      	ldr	r2, [pc, #16]	@ (70002b18 <__NVIC_SetPriorityGrouping+0x40>)
70002b08:	68bb      	ldr	r3, [r7, #8]
70002b0a:	60d3      	str	r3, [r2, #12]
}
70002b0c:	bf00      	nop
70002b0e:	3714      	adds	r7, #20
70002b10:	46bd      	mov	sp, r7
70002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
70002b16:	4770      	bx	lr
70002b18:	e000ed00 	.word	0xe000ed00
70002b1c:	05fa0000 	.word	0x05fa0000

70002b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
70002b20:	b480      	push	{r7}
70002b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
70002b24:	4b04      	ldr	r3, [pc, #16]	@ (70002b38 <__NVIC_GetPriorityGrouping+0x18>)
70002b26:	68db      	ldr	r3, [r3, #12]
70002b28:	0a1b      	lsrs	r3, r3, #8
70002b2a:	f003 0307 	and.w	r3, r3, #7
}
70002b2e:	4618      	mov	r0, r3
70002b30:	46bd      	mov	sp, r7
70002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
70002b36:	4770      	bx	lr
70002b38:	e000ed00 	.word	0xe000ed00

70002b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
70002b3c:	b480      	push	{r7}
70002b3e:	b083      	sub	sp, #12
70002b40:	af00      	add	r7, sp, #0
70002b42:	4603      	mov	r3, r0
70002b44:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
70002b46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002b4a:	2b00      	cmp	r3, #0
70002b4c:	db0b      	blt.n	70002b66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
70002b4e:	88fb      	ldrh	r3, [r7, #6]
70002b50:	f003 021f 	and.w	r2, r3, #31
70002b54:	4907      	ldr	r1, [pc, #28]	@ (70002b74 <__NVIC_EnableIRQ+0x38>)
70002b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002b5a:	095b      	lsrs	r3, r3, #5
70002b5c:	2001      	movs	r0, #1
70002b5e:	fa00 f202 	lsl.w	r2, r0, r2
70002b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
70002b66:	bf00      	nop
70002b68:	370c      	adds	r7, #12
70002b6a:	46bd      	mov	sp, r7
70002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
70002b70:	4770      	bx	lr
70002b72:	bf00      	nop
70002b74:	e000e100 	.word	0xe000e100

70002b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
70002b78:	b480      	push	{r7}
70002b7a:	b083      	sub	sp, #12
70002b7c:	af00      	add	r7, sp, #0
70002b7e:	4603      	mov	r3, r0
70002b80:	6039      	str	r1, [r7, #0]
70002b82:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
70002b84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002b88:	2b00      	cmp	r3, #0
70002b8a:	db0a      	blt.n	70002ba2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70002b8c:	683b      	ldr	r3, [r7, #0]
70002b8e:	b2da      	uxtb	r2, r3
70002b90:	490c      	ldr	r1, [pc, #48]	@ (70002bc4 <__NVIC_SetPriority+0x4c>)
70002b92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002b96:	0112      	lsls	r2, r2, #4
70002b98:	b2d2      	uxtb	r2, r2
70002b9a:	440b      	add	r3, r1
70002b9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
70002ba0:	e00a      	b.n	70002bb8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70002ba2:	683b      	ldr	r3, [r7, #0]
70002ba4:	b2da      	uxtb	r2, r3
70002ba6:	4908      	ldr	r1, [pc, #32]	@ (70002bc8 <__NVIC_SetPriority+0x50>)
70002ba8:	88fb      	ldrh	r3, [r7, #6]
70002baa:	f003 030f 	and.w	r3, r3, #15
70002bae:	3b04      	subs	r3, #4
70002bb0:	0112      	lsls	r2, r2, #4
70002bb2:	b2d2      	uxtb	r2, r2
70002bb4:	440b      	add	r3, r1
70002bb6:	761a      	strb	r2, [r3, #24]
}
70002bb8:	bf00      	nop
70002bba:	370c      	adds	r7, #12
70002bbc:	46bd      	mov	sp, r7
70002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
70002bc2:	4770      	bx	lr
70002bc4:	e000e100 	.word	0xe000e100
70002bc8:	e000ed00 	.word	0xe000ed00

70002bcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
70002bcc:	b480      	push	{r7}
70002bce:	b089      	sub	sp, #36	@ 0x24
70002bd0:	af00      	add	r7, sp, #0
70002bd2:	60f8      	str	r0, [r7, #12]
70002bd4:	60b9      	str	r1, [r7, #8]
70002bd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
70002bd8:	68fb      	ldr	r3, [r7, #12]
70002bda:	f003 0307 	and.w	r3, r3, #7
70002bde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
70002be0:	69fb      	ldr	r3, [r7, #28]
70002be2:	f1c3 0307 	rsb	r3, r3, #7
70002be6:	2b04      	cmp	r3, #4
70002be8:	bf28      	it	cs
70002bea:	2304      	movcs	r3, #4
70002bec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
70002bee:	69fb      	ldr	r3, [r7, #28]
70002bf0:	3304      	adds	r3, #4
70002bf2:	2b06      	cmp	r3, #6
70002bf4:	d902      	bls.n	70002bfc <NVIC_EncodePriority+0x30>
70002bf6:	69fb      	ldr	r3, [r7, #28]
70002bf8:	3b03      	subs	r3, #3
70002bfa:	e000      	b.n	70002bfe <NVIC_EncodePriority+0x32>
70002bfc:	2300      	movs	r3, #0
70002bfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70002c00:	f04f 32ff 	mov.w	r2, #4294967295
70002c04:	69bb      	ldr	r3, [r7, #24]
70002c06:	fa02 f303 	lsl.w	r3, r2, r3
70002c0a:	43da      	mvns	r2, r3
70002c0c:	68bb      	ldr	r3, [r7, #8]
70002c0e:	401a      	ands	r2, r3
70002c10:	697b      	ldr	r3, [r7, #20]
70002c12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
70002c14:	f04f 31ff 	mov.w	r1, #4294967295
70002c18:	697b      	ldr	r3, [r7, #20]
70002c1a:	fa01 f303 	lsl.w	r3, r1, r3
70002c1e:	43d9      	mvns	r1, r3
70002c20:	687b      	ldr	r3, [r7, #4]
70002c22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70002c24:	4313      	orrs	r3, r2
         );
}
70002c26:	4618      	mov	r0, r3
70002c28:	3724      	adds	r7, #36	@ 0x24
70002c2a:	46bd      	mov	sp, r7
70002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
70002c30:	4770      	bx	lr
	...

70002c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
70002c34:	b580      	push	{r7, lr}
70002c36:	b082      	sub	sp, #8
70002c38:	af00      	add	r7, sp, #0
70002c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
70002c3c:	687b      	ldr	r3, [r7, #4]
70002c3e:	3b01      	subs	r3, #1
70002c40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70002c44:	d301      	bcc.n	70002c4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
70002c46:	2301      	movs	r3, #1
70002c48:	e00f      	b.n	70002c6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
70002c4a:	4a0a      	ldr	r2, [pc, #40]	@ (70002c74 <SysTick_Config+0x40>)
70002c4c:	687b      	ldr	r3, [r7, #4]
70002c4e:	3b01      	subs	r3, #1
70002c50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
70002c52:	210f      	movs	r1, #15
70002c54:	f04f 30ff 	mov.w	r0, #4294967295
70002c58:	f7ff ff8e 	bl	70002b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
70002c5c:	4b05      	ldr	r3, [pc, #20]	@ (70002c74 <SysTick_Config+0x40>)
70002c5e:	2200      	movs	r2, #0
70002c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
70002c62:	4b04      	ldr	r3, [pc, #16]	@ (70002c74 <SysTick_Config+0x40>)
70002c64:	2207      	movs	r2, #7
70002c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
70002c68:	2300      	movs	r3, #0
}
70002c6a:	4618      	mov	r0, r3
70002c6c:	3708      	adds	r7, #8
70002c6e:	46bd      	mov	sp, r7
70002c70:	bd80      	pop	{r7, pc}
70002c72:	bf00      	nop
70002c74:	e000e010 	.word	0xe000e010

70002c78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70002c78:	b580      	push	{r7, lr}
70002c7a:	b082      	sub	sp, #8
70002c7c:	af00      	add	r7, sp, #0
70002c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
70002c80:	6878      	ldr	r0, [r7, #4]
70002c82:	f7ff ff29 	bl	70002ad8 <__NVIC_SetPriorityGrouping>
}
70002c86:	bf00      	nop
70002c88:	3708      	adds	r7, #8
70002c8a:	46bd      	mov	sp, r7
70002c8c:	bd80      	pop	{r7, pc}

70002c8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
70002c8e:	b580      	push	{r7, lr}
70002c90:	b086      	sub	sp, #24
70002c92:	af00      	add	r7, sp, #0
70002c94:	4603      	mov	r3, r0
70002c96:	60b9      	str	r1, [r7, #8]
70002c98:	607a      	str	r2, [r7, #4]
70002c9a:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
70002c9c:	f7ff ff40 	bl	70002b20 <__NVIC_GetPriorityGrouping>
70002ca0:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
70002ca2:	687a      	ldr	r2, [r7, #4]
70002ca4:	68b9      	ldr	r1, [r7, #8]
70002ca6:	6978      	ldr	r0, [r7, #20]
70002ca8:	f7ff ff90 	bl	70002bcc <NVIC_EncodePriority>
70002cac:	4602      	mov	r2, r0
70002cae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70002cb2:	4611      	mov	r1, r2
70002cb4:	4618      	mov	r0, r3
70002cb6:	f7ff ff5f 	bl	70002b78 <__NVIC_SetPriority>
}
70002cba:	bf00      	nop
70002cbc:	3718      	adds	r7, #24
70002cbe:	46bd      	mov	sp, r7
70002cc0:	bd80      	pop	{r7, pc}

70002cc2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
70002cc2:	b580      	push	{r7, lr}
70002cc4:	b082      	sub	sp, #8
70002cc6:	af00      	add	r7, sp, #0
70002cc8:	4603      	mov	r3, r0
70002cca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
70002ccc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002cd0:	4618      	mov	r0, r3
70002cd2:	f7ff ff33 	bl	70002b3c <__NVIC_EnableIRQ>
}
70002cd6:	bf00      	nop
70002cd8:	3708      	adds	r7, #8
70002cda:	46bd      	mov	sp, r7
70002cdc:	bd80      	pop	{r7, pc}

70002cde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
70002cde:	b580      	push	{r7, lr}
70002ce0:	b082      	sub	sp, #8
70002ce2:	af00      	add	r7, sp, #0
70002ce4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
70002ce6:	6878      	ldr	r0, [r7, #4]
70002ce8:	f7ff ffa4 	bl	70002c34 <SysTick_Config>
70002cec:	4603      	mov	r3, r0
}
70002cee:	4618      	mov	r0, r3
70002cf0:	3708      	adds	r7, #8
70002cf2:	46bd      	mov	sp, r7
70002cf4:	bd80      	pop	{r7, pc}
	...

70002cf8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
70002cf8:	b480      	push	{r7}
70002cfa:	b083      	sub	sp, #12
70002cfc:	af00      	add	r7, sp, #0
70002cfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
70002d00:	f3bf 8f5f 	dmb	sy
}
70002d04:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
70002d06:	4a0b      	ldr	r2, [pc, #44]	@ (70002d34 <HAL_MPU_Enable+0x3c>)
70002d08:	687b      	ldr	r3, [r7, #4]
70002d0a:	f043 0301 	orr.w	r3, r3, #1
70002d0e:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
70002d10:	4b09      	ldr	r3, [pc, #36]	@ (70002d38 <HAL_MPU_Enable+0x40>)
70002d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70002d14:	4a08      	ldr	r2, [pc, #32]	@ (70002d38 <HAL_MPU_Enable+0x40>)
70002d16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70002d1a:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
70002d1c:	f3bf 8f4f 	dsb	sy
}
70002d20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70002d22:	f3bf 8f6f 	isb	sy
}
70002d26:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70002d28:	bf00      	nop
70002d2a:	370c      	adds	r7, #12
70002d2c:	46bd      	mov	sp, r7
70002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002d32:	4770      	bx	lr
70002d34:	e000ed90 	.word	0xe000ed90
70002d38:	e000ed00 	.word	0xe000ed00

70002d3c <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
70002d3c:	b480      	push	{r7}
70002d3e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
70002d40:	f3bf 8f5f 	dmb	sy
}
70002d44:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
70002d46:	4b0a      	ldr	r3, [pc, #40]	@ (70002d70 <HAL_MPU_Disable+0x34>)
70002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70002d4a:	4a09      	ldr	r2, [pc, #36]	@ (70002d70 <HAL_MPU_Disable+0x34>)
70002d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70002d50:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
70002d52:	4b08      	ldr	r3, [pc, #32]	@ (70002d74 <HAL_MPU_Disable+0x38>)
70002d54:	2200      	movs	r2, #0
70002d56:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
70002d58:	f3bf 8f4f 	dsb	sy
}
70002d5c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70002d5e:	f3bf 8f6f 	isb	sy
}
70002d62:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70002d64:	bf00      	nop
70002d66:	46bd      	mov	sp, r7
70002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
70002d6c:	4770      	bx	lr
70002d6e:	bf00      	nop
70002d70:	e000ed00 	.word	0xe000ed00
70002d74:	e000ed90 	.word	0xe000ed90

70002d78 <HAL_MPU_DisableRegion>:
/**
  * @brief  Disable the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
70002d78:	b480      	push	{r7}
70002d7a:	b083      	sub	sp, #12
70002d7c:	af00      	add	r7, sp, #0
70002d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
70002d80:	4a07      	ldr	r2, [pc, #28]	@ (70002da0 <HAL_MPU_DisableRegion+0x28>)
70002d82:	687b      	ldr	r3, [r7, #4]
70002d84:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70002d86:	4b06      	ldr	r3, [pc, #24]	@ (70002da0 <HAL_MPU_DisableRegion+0x28>)
70002d88:	691b      	ldr	r3, [r3, #16]
70002d8a:	4a05      	ldr	r2, [pc, #20]	@ (70002da0 <HAL_MPU_DisableRegion+0x28>)
70002d8c:	f023 0301 	bic.w	r3, r3, #1
70002d90:	6113      	str	r3, [r2, #16]
}
70002d92:	bf00      	nop
70002d94:	370c      	adds	r7, #12
70002d96:	46bd      	mov	sp, r7
70002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
70002d9c:	4770      	bx	lr
70002d9e:	bf00      	nop
70002da0:	e000ed90 	.word	0xe000ed90

70002da4 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
70002da4:	b480      	push	{r7}
70002da6:	b083      	sub	sp, #12
70002da8:	af00      	add	r7, sp, #0
70002daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
70002dac:	687b      	ldr	r3, [r7, #4]
70002dae:	785a      	ldrb	r2, [r3, #1]
70002db0:	4b1e      	ldr	r3, [pc, #120]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
70002db2:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70002db4:	4b1d      	ldr	r3, [pc, #116]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
70002db6:	691b      	ldr	r3, [r3, #16]
70002db8:	4a1c      	ldr	r2, [pc, #112]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
70002dba:	f023 0301 	bic.w	r3, r3, #1
70002dbe:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70002dc0:	4b1a      	ldr	r3, [pc, #104]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
70002dc2:	691b      	ldr	r3, [r3, #16]
70002dc4:	4a19      	ldr	r2, [pc, #100]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
70002dc6:	f023 0301 	bic.w	r3, r3, #1
70002dca:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
70002dcc:	4a17      	ldr	r2, [pc, #92]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
70002dce:	687b      	ldr	r3, [r7, #4]
70002dd0:	685b      	ldr	r3, [r3, #4]
70002dd2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002dd4:	687b      	ldr	r3, [r7, #4]
70002dd6:	7b1b      	ldrb	r3, [r3, #12]
70002dd8:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70002dda:	687b      	ldr	r3, [r7, #4]
70002ddc:	7adb      	ldrb	r3, [r3, #11]
70002dde:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002de0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70002de2:	687b      	ldr	r3, [r7, #4]
70002de4:	7a9b      	ldrb	r3, [r3, #10]
70002de6:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70002de8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70002dea:	687b      	ldr	r3, [r7, #4]
70002dec:	7b5b      	ldrb	r3, [r3, #13]
70002dee:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70002df0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70002df2:	687b      	ldr	r3, [r7, #4]
70002df4:	7b9b      	ldrb	r3, [r3, #14]
70002df6:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70002df8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70002dfa:	687b      	ldr	r3, [r7, #4]
70002dfc:	7bdb      	ldrb	r3, [r3, #15]
70002dfe:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70002e00:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70002e02:	687b      	ldr	r3, [r7, #4]
70002e04:	7a5b      	ldrb	r3, [r3, #9]
70002e06:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70002e08:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70002e0a:	687b      	ldr	r3, [r7, #4]
70002e0c:	7a1b      	ldrb	r3, [r3, #8]
70002e0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70002e10:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
70002e12:	687a      	ldr	r2, [r7, #4]
70002e14:	7812      	ldrb	r2, [r2, #0]
70002e16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002e18:	4a04      	ldr	r2, [pc, #16]	@ (70002e2c <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70002e1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002e1c:	6113      	str	r3, [r2, #16]
}
70002e1e:	bf00      	nop
70002e20:	370c      	adds	r7, #12
70002e22:	46bd      	mov	sp, r7
70002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
70002e28:	4770      	bx	lr
70002e2a:	bf00      	nop
70002e2c:	e000ed90 	.word	0xe000ed90

70002e30 <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
70002e30:	b580      	push	{r7, lr}
70002e32:	b084      	sub	sp, #16
70002e34:	af00      	add	r7, sp, #0
70002e36:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
70002e38:	687b      	ldr	r3, [r7, #4]
70002e3a:	2b00      	cmp	r3, #0
70002e3c:	d101      	bne.n	70002e42 <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
70002e3e:	2301      	movs	r3, #1
70002e40:	e020      	b.n	70002e84 <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
70002e42:	687b      	ldr	r3, [r7, #4]
70002e44:	791b      	ldrb	r3, [r3, #4]
70002e46:	b2db      	uxtb	r3, r3
70002e48:	2b00      	cmp	r3, #0
70002e4a:	d102      	bne.n	70002e52 <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
70002e4c:	6878      	ldr	r0, [r7, #4]
70002e4e:	f7fd fe8b 	bl	70000b68 <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
70002e52:	687b      	ldr	r3, [r7, #4]
70002e54:	2203      	movs	r2, #3
70002e56:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70002e58:	2300      	movs	r3, #0
70002e5a:	60fb      	str	r3, [r7, #12]
70002e5c:	e008      	b.n	70002e70 <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
70002e5e:	687a      	ldr	r2, [r7, #4]
70002e60:	68fb      	ldr	r3, [r7, #12]
70002e62:	4413      	add	r3, r2
70002e64:	3305      	adds	r3, #5
70002e66:	2200      	movs	r2, #0
70002e68:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70002e6a:	68fb      	ldr	r3, [r7, #12]
70002e6c:	3301      	adds	r3, #1
70002e6e:	60fb      	str	r3, [r7, #12]
70002e70:	68fb      	ldr	r3, [r7, #12]
70002e72:	2b00      	cmp	r3, #0
70002e74:	d0f3      	beq.n	70002e5e <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
70002e76:	687b      	ldr	r3, [r7, #4]
70002e78:	2200      	movs	r2, #0
70002e7a:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70002e7c:	687b      	ldr	r3, [r7, #4]
70002e7e:	2201      	movs	r2, #1
70002e80:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70002e82:	2300      	movs	r3, #0
}
70002e84:	4618      	mov	r0, r3
70002e86:	3710      	adds	r7, #16
70002e88:	46bd      	mov	sp, r7
70002e8a:	bd80      	pop	{r7, pc}

70002e8c <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70002e8c:	b480      	push	{r7}
70002e8e:	b085      	sub	sp, #20
70002e90:	af00      	add	r7, sp, #0
70002e92:	6078      	str	r0, [r7, #4]
70002e94:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
70002e96:	687b      	ldr	r3, [r7, #4]
70002e98:	2b00      	cmp	r3, #0
70002e9a:	d002      	beq.n	70002ea2 <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70002e9c:	683b      	ldr	r3, [r7, #0]
70002e9e:	2b00      	cmp	r3, #0
70002ea0:	d101      	bne.n	70002ea6 <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
70002ea2:	2301      	movs	r3, #1
70002ea4:	e059      	b.n	70002f5a <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
70002ea6:	687b      	ldr	r3, [r7, #4]
70002ea8:	791b      	ldrb	r3, [r3, #4]
70002eaa:	b2db      	uxtb	r3, r3
70002eac:	2b01      	cmp	r3, #1
70002eae:	d001      	beq.n	70002eb4 <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
70002eb0:	2301      	movs	r3, #1
70002eb2:	e052      	b.n	70002f5a <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
70002eb4:	683b      	ldr	r3, [r7, #0]
70002eb6:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
70002eb8:	683b      	ldr	r3, [r7, #0]
70002eba:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
70002ebc:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
70002ebe:	683b      	ldr	r3, [r7, #0]
70002ec0:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
70002ec2:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
70002ec4:	683b      	ldr	r3, [r7, #0]
70002ec6:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
70002ec8:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
70002eca:	683b      	ldr	r3, [r7, #0]
70002ecc:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
70002ece:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
70002ed0:	683b      	ldr	r3, [r7, #0]
70002ed2:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
70002ed4:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
70002ed6:	683b      	ldr	r3, [r7, #0]
70002ed8:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
70002eda:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
70002edc:	683b      	ldr	r3, [r7, #0]
70002ede:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
70002ee0:	4313      	orrs	r3, r2
70002ee2:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
70002ee4:	687b      	ldr	r3, [r7, #4]
70002ee6:	681b      	ldr	r3, [r3, #0]
70002ee8:	68fa      	ldr	r2, [r7, #12]
70002eea:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
70002eee:	683b      	ldr	r3, [r7, #0]
70002ef0:	695b      	ldr	r3, [r3, #20]
70002ef2:	2b10      	cmp	r3, #16
70002ef4:	d119      	bne.n	70002f2a <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70002ef6:	683b      	ldr	r3, [r7, #0]
70002ef8:	7edb      	ldrb	r3, [r3, #27]
70002efa:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70002efc:	683b      	ldr	r3, [r7, #0]
70002efe:	7e9b      	ldrb	r3, [r3, #26]
70002f00:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70002f02:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
70002f04:	683a      	ldr	r2, [r7, #0]
70002f06:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70002f08:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
70002f0a:	683b      	ldr	r3, [r7, #0]
70002f0c:	7e5b      	ldrb	r3, [r3, #25]
70002f0e:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70002f10:	4313      	orrs	r3, r2
70002f12:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
70002f14:	687b      	ldr	r3, [r7, #4]
70002f16:	681b      	ldr	r3, [r3, #0]
70002f18:	68ba      	ldr	r2, [r7, #8]
70002f1a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
70002f1e:	687b      	ldr	r3, [r7, #4]
70002f20:	681b      	ldr	r3, [r3, #0]
70002f22:	f04f 32ff 	mov.w	r2, #4294967295
70002f26:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
70002f2a:	687b      	ldr	r3, [r7, #4]
70002f2c:	681b      	ldr	r3, [r3, #0]
70002f2e:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
70002f32:	687b      	ldr	r3, [r7, #4]
70002f34:	681b      	ldr	r3, [r3, #0]
70002f36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
70002f3a:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
70002f3e:	687b      	ldr	r3, [r7, #4]
70002f40:	681b      	ldr	r3, [r3, #0]
70002f42:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
70002f46:	687b      	ldr	r3, [r7, #4]
70002f48:	681b      	ldr	r3, [r3, #0]
70002f4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
70002f4e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
70002f52:	687b      	ldr	r3, [r7, #4]
70002f54:	2202      	movs	r2, #2
70002f56:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70002f58:	2300      	movs	r3, #0
}
70002f5a:	4618      	mov	r0, r3
70002f5c:	3714      	adds	r7, #20
70002f5e:	46bd      	mov	sp, r7
70002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
70002f64:	4770      	bx	lr

70002f66 <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70002f66:	b580      	push	{r7, lr}
70002f68:	b086      	sub	sp, #24
70002f6a:	af00      	add	r7, sp, #0
70002f6c:	60f8      	str	r0, [r7, #12]
70002f6e:	60b9      	str	r1, [r7, #8]
70002f70:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
70002f72:	68fb      	ldr	r3, [r7, #12]
70002f74:	2b00      	cmp	r3, #0
70002f76:	d002      	beq.n	70002f7e <HAL_DCMIPP_PIPE_SetConfig+0x18>
70002f78:	687b      	ldr	r3, [r7, #4]
70002f7a:	2b00      	cmp	r3, #0
70002f7c:	d101      	bne.n	70002f82 <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
70002f7e:	2301      	movs	r3, #1
70002f80:	e026      	b.n	70002fd0 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
70002f82:	68fa      	ldr	r2, [r7, #12]
70002f84:	68bb      	ldr	r3, [r7, #8]
70002f86:	4413      	add	r3, r2
70002f88:	3305      	adds	r3, #5
70002f8a:	781b      	ldrb	r3, [r3, #0]
70002f8c:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
70002f8e:	68fb      	ldr	r3, [r7, #12]
70002f90:	791b      	ldrb	r3, [r3, #4]
70002f92:	b2db      	uxtb	r3, r3
70002f94:	2b02      	cmp	r3, #2
70002f96:	d11a      	bne.n	70002fce <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
70002f98:	7dfb      	ldrb	r3, [r7, #23]
70002f9a:	2b00      	cmp	r3, #0
70002f9c:	d002      	beq.n	70002fa4 <HAL_DCMIPP_PIPE_SetConfig+0x3e>
70002f9e:	7dfb      	ldrb	r3, [r7, #23]
70002fa0:	2b04      	cmp	r3, #4
70002fa2:	d112      	bne.n	70002fca <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70002fa4:	68fa      	ldr	r2, [r7, #12]
70002fa6:	68bb      	ldr	r3, [r7, #8]
70002fa8:	4413      	add	r3, r2
70002faa:	3305      	adds	r3, #5
70002fac:	2202      	movs	r2, #2
70002fae:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
70002fb0:	687a      	ldr	r2, [r7, #4]
70002fb2:	68b9      	ldr	r1, [r7, #8]
70002fb4:	68f8      	ldr	r0, [r7, #12]
70002fb6:	f000 f80f 	bl	70002fd8 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
70002fba:	68fa      	ldr	r2, [r7, #12]
70002fbc:	68bb      	ldr	r3, [r7, #8]
70002fbe:	4413      	add	r3, r2
70002fc0:	3305      	adds	r3, #5
70002fc2:	2201      	movs	r2, #1
70002fc4:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
70002fc6:	2300      	movs	r3, #0
70002fc8:	e002      	b.n	70002fd0 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
70002fca:	2301      	movs	r3, #1
70002fcc:	e000      	b.n	70002fd0 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
70002fce:	2301      	movs	r3, #1
}
70002fd0:	4618      	mov	r0, r3
70002fd2:	3718      	adds	r7, #24
70002fd4:	46bd      	mov	sp, r7
70002fd6:	bd80      	pop	{r7, pc}

70002fd8 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70002fd8:	b480      	push	{r7}
70002fda:	b085      	sub	sp, #20
70002fdc:	af00      	add	r7, sp, #0
70002fde:	60f8      	str	r0, [r7, #12]
70002fe0:	60b9      	str	r1, [r7, #8]
70002fe2:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
70002fe4:	68bb      	ldr	r3, [r7, #8]
70002fe6:	2b00      	cmp	r3, #0
70002fe8:	d10c      	bne.n	70003004 <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
70002fea:	68fb      	ldr	r3, [r7, #12]
70002fec:	681b      	ldr	r3, [r3, #0]
70002fee:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
70002ff2:	f023 0103 	bic.w	r1, r3, #3
70002ff6:	687b      	ldr	r3, [r7, #4]
70002ff8:	681a      	ldr	r2, [r3, #0]
70002ffa:	68fb      	ldr	r3, [r7, #12]
70002ffc:	681b      	ldr	r3, [r3, #0]
70002ffe:	430a      	orrs	r2, r1
70003000:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70003004:	bf00      	nop
70003006:	3714      	adds	r7, #20
70003008:	46bd      	mov	sp, r7
7000300a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000300e:	4770      	bx	lr

70003010 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
70003010:	b480      	push	{r7}
70003012:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
70003014:	4b0c      	ldr	r3, [pc, #48]	@ (70003048 <HAL_FLASH_Unlock+0x38>)
70003016:	691b      	ldr	r3, [r3, #16]
70003018:	f003 0301 	and.w	r3, r3, #1
7000301c:	2b00      	cmp	r3, #0
7000301e:	d00d      	beq.n	7000303c <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
70003020:	4b09      	ldr	r3, [pc, #36]	@ (70003048 <HAL_FLASH_Unlock+0x38>)
70003022:	4a0a      	ldr	r2, [pc, #40]	@ (7000304c <HAL_FLASH_Unlock+0x3c>)
70003024:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
70003026:	4b08      	ldr	r3, [pc, #32]	@ (70003048 <HAL_FLASH_Unlock+0x38>)
70003028:	4a09      	ldr	r2, [pc, #36]	@ (70003050 <HAL_FLASH_Unlock+0x40>)
7000302a:	605a      	str	r2, [r3, #4]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
7000302c:	4b06      	ldr	r3, [pc, #24]	@ (70003048 <HAL_FLASH_Unlock+0x38>)
7000302e:	691b      	ldr	r3, [r3, #16]
70003030:	f003 0301 	and.w	r3, r3, #1
70003034:	2b00      	cmp	r3, #0
70003036:	d001      	beq.n	7000303c <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
70003038:	2301      	movs	r3, #1
7000303a:	e000      	b.n	7000303e <HAL_FLASH_Unlock+0x2e>
    }
  }

  return HAL_OK;
7000303c:	2300      	movs	r3, #0
}
7000303e:	4618      	mov	r0, r3
70003040:	46bd      	mov	sp, r7
70003042:	f85d 7b04 	ldr.w	r7, [sp], #4
70003046:	4770      	bx	lr
70003048:	52002000 	.word	0x52002000
7000304c:	45670123 	.word	0x45670123
70003050:	cdef89ab 	.word	0xcdef89ab

70003054 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
70003054:	b480      	push	{r7}
70003056:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
70003058:	4b09      	ldr	r3, [pc, #36]	@ (70003080 <HAL_FLASH_Lock+0x2c>)
7000305a:	691b      	ldr	r3, [r3, #16]
7000305c:	4a08      	ldr	r2, [pc, #32]	@ (70003080 <HAL_FLASH_Lock+0x2c>)
7000305e:	f043 0301 	orr.w	r3, r3, #1
70003062:	6113      	str	r3, [r2, #16]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
70003064:	4b06      	ldr	r3, [pc, #24]	@ (70003080 <HAL_FLASH_Lock+0x2c>)
70003066:	691b      	ldr	r3, [r3, #16]
70003068:	f003 0301 	and.w	r3, r3, #1
7000306c:	2b00      	cmp	r3, #0
7000306e:	d001      	beq.n	70003074 <HAL_FLASH_Lock+0x20>
  {
    return HAL_OK;
70003070:	2300      	movs	r3, #0
70003072:	e000      	b.n	70003076 <HAL_FLASH_Lock+0x22>
  }

  return HAL_ERROR;
70003074:	2301      	movs	r3, #1
}
70003076:	4618      	mov	r0, r3
70003078:	46bd      	mov	sp, r7
7000307a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000307e:	4770      	bx	lr
70003080:	52002000 	.word	0x52002000

70003084 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
70003084:	b480      	push	{r7}
70003086:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70003088:	4b0e      	ldr	r3, [pc, #56]	@ (700030c4 <HAL_FLASH_OB_Unlock+0x40>)
7000308a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
7000308e:	f003 0301 	and.w	r3, r3, #1
70003092:	2b00      	cmp	r3, #0
70003094:	d010      	beq.n	700030b8 <HAL_FLASH_OB_Unlock+0x34>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
70003096:	4b0b      	ldr	r3, [pc, #44]	@ (700030c4 <HAL_FLASH_OB_Unlock+0x40>)
70003098:	4a0b      	ldr	r2, [pc, #44]	@ (700030c8 <HAL_FLASH_OB_Unlock+0x44>)
7000309a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
7000309e:	4b09      	ldr	r3, [pc, #36]	@ (700030c4 <HAL_FLASH_OB_Unlock+0x40>)
700030a0:	4a0a      	ldr	r2, [pc, #40]	@ (700030cc <HAL_FLASH_OB_Unlock+0x48>)
700030a2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
700030a6:	4b07      	ldr	r3, [pc, #28]	@ (700030c4 <HAL_FLASH_OB_Unlock+0x40>)
700030a8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
700030ac:	f003 0301 	and.w	r3, r3, #1
700030b0:	2b00      	cmp	r3, #0
700030b2:	d001      	beq.n	700030b8 <HAL_FLASH_OB_Unlock+0x34>
    {
      return HAL_ERROR;
700030b4:	2301      	movs	r3, #1
700030b6:	e000      	b.n	700030ba <HAL_FLASH_OB_Unlock+0x36>
    }
  }

  return HAL_OK;
700030b8:	2300      	movs	r3, #0
}
700030ba:	4618      	mov	r0, r3
700030bc:	46bd      	mov	sp, r7
700030be:	f85d 7b04 	ldr.w	r7, [sp], #4
700030c2:	4770      	bx	lr
700030c4:	52002000 	.word	0x52002000
700030c8:	08192a3b 	.word	0x08192a3b
700030cc:	4c5d6e7f 	.word	0x4c5d6e7f

700030d0 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
700030d0:	b480      	push	{r7}
700030d2:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
700030d4:	4b0b      	ldr	r3, [pc, #44]	@ (70003104 <HAL_FLASH_OB_Lock+0x34>)
700030d6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
700030da:	4a0a      	ldr	r2, [pc, #40]	@ (70003104 <HAL_FLASH_OB_Lock+0x34>)
700030dc:	f043 0301 	orr.w	r3, r3, #1
700030e0:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
700030e4:	4b07      	ldr	r3, [pc, #28]	@ (70003104 <HAL_FLASH_OB_Lock+0x34>)
700030e6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
700030ea:	f003 0301 	and.w	r3, r3, #1
700030ee:	2b00      	cmp	r3, #0
700030f0:	d001      	beq.n	700030f6 <HAL_FLASH_OB_Lock+0x26>
  {
    return HAL_OK;
700030f2:	2300      	movs	r3, #0
700030f4:	e000      	b.n	700030f8 <HAL_FLASH_OB_Lock+0x28>
  }

  return HAL_ERROR;
700030f6:	2301      	movs	r3, #1
}
700030f8:	4618      	mov	r0, r3
700030fa:	46bd      	mov	sp, r7
700030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
70003100:	4770      	bx	lr
70003102:	bf00      	nop
70003104:	52002000 	.word	0x52002000

70003108 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
70003108:	b580      	push	{r7, lr}
7000310a:	b084      	sub	sp, #16
7000310c:	af00      	add	r7, sp, #0
7000310e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
70003110:	f7ff fcb2 	bl	70002a78 <HAL_GetTick>
70003114:	4602      	mov	r2, r0
70003116:	687b      	ldr	r3, [r7, #4]
70003118:	4413      	add	r3, r2
7000311a:	60fb      	str	r3, [r7, #12]
  uint32_t error;

  while ((FLASH->SR & FLASH_SR_QW) != 0U)
7000311c:	e00b      	b.n	70003136 <FLASH_WaitForLastOperation+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
7000311e:	687b      	ldr	r3, [r7, #4]
70003120:	f1b3 3fff 	cmp.w	r3, #4294967295
70003124:	d007      	beq.n	70003136 <FLASH_WaitForLastOperation+0x2e>
    {
      if (HAL_GetTick() >= timeout)
70003126:	f7ff fca7 	bl	70002a78 <HAL_GetTick>
7000312a:	4602      	mov	r2, r0
7000312c:	68fb      	ldr	r3, [r7, #12]
7000312e:	4293      	cmp	r3, r2
70003130:	d801      	bhi.n	70003136 <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
70003132:	2303      	movs	r3, #3
70003134:	e033      	b.n	7000319e <FLASH_WaitForLastOperation+0x96>
  while ((FLASH->SR & FLASH_SR_QW) != 0U)
70003136:	4b1c      	ldr	r3, [pc, #112]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
70003138:	695b      	ldr	r3, [r3, #20]
7000313a:	f003 0304 	and.w	r3, r3, #4
7000313e:	2b00      	cmp	r3, #0
70003140:	d1ed      	bne.n	7000311e <FLASH_WaitForLastOperation+0x16>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->ISR & FLASH_FLAG_ISR_ERRORS);
70003142:	4b19      	ldr	r3, [pc, #100]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
70003144:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
70003146:	4b19      	ldr	r3, [pc, #100]	@ (700031ac <FLASH_WaitForLastOperation+0xa4>)
70003148:	4013      	ands	r3, r2
7000314a:	60bb      	str	r3, [r7, #8]
  error |= (FLASH->OPTISR & FLASH_FLAG_OPTISR_ERRORS);
7000314c:	4b16      	ldr	r3, [pc, #88]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
7000314e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
70003152:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
70003156:	68ba      	ldr	r2, [r7, #8]
70003158:	4313      	orrs	r3, r2
7000315a:	60bb      	str	r3, [r7, #8]

  if (error != 0U)
7000315c:	68bb      	ldr	r3, [r7, #8]
7000315e:	2b00      	cmp	r3, #0
70003160:	d012      	beq.n	70003188 <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
70003162:	4b13      	ldr	r3, [pc, #76]	@ (700031b0 <FLASH_WaitForLastOperation+0xa8>)
70003164:	685a      	ldr	r2, [r3, #4]
70003166:	68bb      	ldr	r3, [r7, #8]
70003168:	4313      	orrs	r3, r2
7000316a:	4a11      	ldr	r2, [pc, #68]	@ (700031b0 <FLASH_WaitForLastOperation+0xa8>)
7000316c:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    FLASH->ICR = (error & FLASH_FLAG_ISR_ERRORS);
7000316e:	490e      	ldr	r1, [pc, #56]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
70003170:	68ba      	ldr	r2, [r7, #8]
70003172:	4b0e      	ldr	r3, [pc, #56]	@ (700031ac <FLASH_WaitForLastOperation+0xa4>)
70003174:	4013      	ands	r3, r2
70003176:	628b      	str	r3, [r1, #40]	@ 0x28
    FLASH->OPTICR = (error & FLASH_FLAG_OPTISR_ERRORS);
70003178:	4a0b      	ldr	r2, [pc, #44]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
7000317a:	68bb      	ldr	r3, [r7, #8]
7000317c:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
70003180:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    return HAL_ERROR;
70003184:	2301      	movs	r3, #1
70003186:	e00a      	b.n	7000319e <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if ((FLASH->ISR & FLASH_FLAG_EOP) != 0U)
70003188:	4b07      	ldr	r3, [pc, #28]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
7000318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000318c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70003190:	2b00      	cmp	r3, #0
70003192:	d003      	beq.n	7000319c <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->ICR = FLASH_FLAG_EOP;
70003194:	4b04      	ldr	r3, [pc, #16]	@ (700031a8 <FLASH_WaitForLastOperation+0xa0>)
70003196:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
7000319a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* If there is no error flag set */
  return HAL_OK;
7000319c:	2300      	movs	r3, #0
}
7000319e:	4618      	mov	r0, r3
700031a0:	3710      	adds	r7, #16
700031a2:	46bd      	mov	sp, r7
700031a4:	bd80      	pop	{r7, pc}
700031a6:	bf00      	nop
700031a8:	52002000 	.word	0x52002000
700031ac:	113e0000 	.word	0x113e0000
700031b0:	24000d2c 	.word	0x24000d2c

700031b4 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(const FLASH_OBProgramInitTypeDef *pOBInit)
{
700031b4:	b580      	push	{r7, lr}
700031b6:	b084      	sub	sp, #16
700031b8:	af00      	add	r7, sp, #0
700031ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
700031bc:	4b36      	ldr	r3, [pc, #216]	@ (70003298 <HAL_FLASHEx_OBProgram+0xe4>)
700031be:	781b      	ldrb	r3, [r3, #0]
700031c0:	2b01      	cmp	r3, #1
700031c2:	d101      	bne.n	700031c8 <HAL_FLASHEx_OBProgram+0x14>
700031c4:	2302      	movs	r3, #2
700031c6:	e062      	b.n	7000328e <HAL_FLASHEx_OBProgram+0xda>
700031c8:	4b33      	ldr	r3, [pc, #204]	@ (70003298 <HAL_FLASHEx_OBProgram+0xe4>)
700031ca:	2201      	movs	r2, #1
700031cc:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
700031ce:	4b32      	ldr	r3, [pc, #200]	@ (70003298 <HAL_FLASHEx_OBProgram+0xe4>)
700031d0:	2200      	movs	r2, #0
700031d2:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
700031d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
700031d8:	f7ff ff96 	bl	70003108 <FLASH_WaitForLastOperation>
700031dc:	4603      	mov	r3, r0
700031de:	73fb      	strb	r3, [r7, #15]

  if ((status == HAL_OK) && (pOBInit->OptionType != 0U))
700031e0:	7bfb      	ldrb	r3, [r7, #15]
700031e2:	2b00      	cmp	r3, #0
700031e4:	d14f      	bne.n	70003286 <HAL_FLASHEx_OBProgram+0xd2>
700031e6:	687b      	ldr	r3, [r7, #4]
700031e8:	681b      	ldr	r3, [r3, #0]
700031ea:	2b00      	cmp	r3, #0
700031ec:	d04b      	beq.n	70003286 <HAL_FLASHEx_OBProgram+0xd2>
  {
    /* Set PG_OPT Bit */
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
700031ee:	4b2b      	ldr	r3, [pc, #172]	@ (7000329c <HAL_FLASHEx_OBProgram+0xe8>)
700031f0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
700031f4:	4a29      	ldr	r2, [pc, #164]	@ (7000329c <HAL_FLASHEx_OBProgram+0xe8>)
700031f6:	f043 0302 	orr.w	r3, r3, #2
700031fa:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
700031fe:	687b      	ldr	r3, [r7, #4]
70003200:	681b      	ldr	r3, [r3, #0]
70003202:	f003 0301 	and.w	r3, r3, #1
70003206:	2b00      	cmp	r3, #0
70003208:	d007      	beq.n	7000321a <HAL_FLASHEx_OBProgram+0x66>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPState, pOBInit->WRPSector);
7000320a:	687b      	ldr	r3, [r7, #4]
7000320c:	685a      	ldr	r2, [r3, #4]
7000320e:	687b      	ldr	r3, [r7, #4]
70003210:	689b      	ldr	r3, [r3, #8]
70003212:	4619      	mov	r1, r3
70003214:	4610      	mov	r0, r2
70003216:	f000 f843 	bl	700032a0 <FLASH_OB_WRPConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
7000321a:	687b      	ldr	r3, [r7, #4]
7000321c:	681b      	ldr	r3, [r3, #0]
7000321e:	f003 0302 	and.w	r3, r3, #2
70003222:	2b00      	cmp	r3, #0
70003224:	d008      	beq.n	70003238 <HAL_FLASHEx_OBProgram+0x84>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig1, pOBInit->USERConfig2);
70003226:	687b      	ldr	r3, [r7, #4]
70003228:	68d8      	ldr	r0, [r3, #12]
7000322a:	687b      	ldr	r3, [r7, #4]
7000322c:	6919      	ldr	r1, [r3, #16]
7000322e:	687b      	ldr	r3, [r7, #4]
70003230:	695b      	ldr	r3, [r3, #20]
70003232:	461a      	mov	r2, r3
70003234:	f000 f85c 	bl	700032f0 <FLASH_OB_UserConfig>
    }

    /* HDP configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_HDP) != 0U)
70003238:	687b      	ldr	r3, [r7, #4]
7000323a:	681b      	ldr	r3, [r3, #0]
7000323c:	f003 0304 	and.w	r3, r3, #4
70003240:	2b00      	cmp	r3, #0
70003242:	d007      	beq.n	70003254 <HAL_FLASHEx_OBProgram+0xa0>
    {
      /* Configure the HDP Protection */
      FLASH_OB_HDPConfig(pOBInit->HDPStartPage, pOBInit->HDPEndPage);
70003244:	687b      	ldr	r3, [r7, #4]
70003246:	699a      	ldr	r2, [r3, #24]
70003248:	687b      	ldr	r3, [r7, #4]
7000324a:	69db      	ldr	r3, [r3, #28]
7000324c:	4619      	mov	r1, r3
7000324e:	4610      	mov	r0, r2
70003250:	f000 f944 	bl	700034dc <FLASH_OB_HDPConfig>
    }

    /* Non-volatile state configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_NV) != 0U)
70003254:	687b      	ldr	r3, [r7, #4]
70003256:	681b      	ldr	r3, [r3, #0]
70003258:	f003 0308 	and.w	r3, r3, #8
7000325c:	2b00      	cmp	r3, #0
7000325e:	d004      	beq.n	7000326a <HAL_FLASHEx_OBProgram+0xb6>
    {
      /* Configure the non-volatile state */
      FLASH_OB_NVConfig(pOBInit->NVState);
70003260:	687b      	ldr	r3, [r7, #4]
70003262:	6a1b      	ldr	r3, [r3, #32]
70003264:	4618      	mov	r0, r3
70003266:	f000 f953 	bl	70003510 <FLASH_OB_NVConfig>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
7000326a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000326e:	f7ff ff4b 	bl	70003108 <FLASH_WaitForLastOperation>
70003272:	4603      	mov	r3, r0
70003274:	73fb      	strb	r3, [r7, #15]

    /* Clear PG_OPT Bit */
    CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
70003276:	4b09      	ldr	r3, [pc, #36]	@ (7000329c <HAL_FLASHEx_OBProgram+0xe8>)
70003278:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
7000327c:	4a07      	ldr	r2, [pc, #28]	@ (7000329c <HAL_FLASHEx_OBProgram+0xe8>)
7000327e:	f023 0302 	bic.w	r3, r3, #2
70003282:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
70003286:	4b04      	ldr	r3, [pc, #16]	@ (70003298 <HAL_FLASHEx_OBProgram+0xe4>)
70003288:	2200      	movs	r2, #0
7000328a:	701a      	strb	r2, [r3, #0]

  return status;
7000328c:	7bfb      	ldrb	r3, [r7, #15]
}
7000328e:	4618      	mov	r0, r3
70003290:	3710      	adds	r7, #16
70003292:	46bd      	mov	sp, r7
70003294:	bd80      	pop	{r7, pc}
70003296:	bf00      	nop
70003298:	24000d2c 	.word	0x24000d2c
7000329c:	52002000 	.word	0x52002000

700032a0 <FLASH_OB_WRPConfig>:
  * @param  WRPSector
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPState, uint32_t WRPSector)
{
700032a0:	b480      	push	{r7}
700032a2:	b083      	sub	sp, #12
700032a4:	af00      	add	r7, sp, #0
700032a6:	6078      	str	r0, [r7, #4]
700032a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRPSTATE(WRPState));

  /* Configure the write protected area */
  if (WRPState == OB_WRPSTATE_DISABLE)
700032aa:	687b      	ldr	r3, [r7, #4]
700032ac:	2b00      	cmp	r3, #0
700032ae:	d109      	bne.n	700032c4 <FLASH_OB_WRPConfig+0x24>
  {
    FLASH->WRPSRP |= (WRPSector & FLASH_WRPSRP_WRPS);
700032b0:	4b0e      	ldr	r3, [pc, #56]	@ (700032ec <FLASH_OB_WRPConfig+0x4c>)
700032b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
700032b6:	683b      	ldr	r3, [r7, #0]
700032b8:	b2db      	uxtb	r3, r3
700032ba:	490c      	ldr	r1, [pc, #48]	@ (700032ec <FLASH_OB_WRPConfig+0x4c>)
700032bc:	4313      	orrs	r3, r2
700032be:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
700032c2:	e00c      	b.n	700032de <FLASH_OB_WRPConfig+0x3e>
  else if (WRPState == OB_WRPSTATE_ENABLE)
700032c4:	687b      	ldr	r3, [r7, #4]
700032c6:	2b01      	cmp	r3, #1
700032c8:	d109      	bne.n	700032de <FLASH_OB_WRPConfig+0x3e>
    FLASH->WRPSRP &= (~(WRPSector & FLASH_WRPSRP_WRPS));
700032ca:	4b08      	ldr	r3, [pc, #32]	@ (700032ec <FLASH_OB_WRPConfig+0x4c>)
700032cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
700032d0:	683b      	ldr	r3, [r7, #0]
700032d2:	b2db      	uxtb	r3, r3
700032d4:	43db      	mvns	r3, r3
700032d6:	4905      	ldr	r1, [pc, #20]	@ (700032ec <FLASH_OB_WRPConfig+0x4c>)
700032d8:	4013      	ands	r3, r2
700032da:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
}
700032de:	bf00      	nop
700032e0:	370c      	adds	r7, #12
700032e2:	46bd      	mov	sp, r7
700032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
700032e8:	4770      	bx	lr
700032ea:	bf00      	nop
700032ec:	52002000 	.word	0x52002000

700032f0 <FLASH_OB_UserConfig>:
  * @param  UserConfig1 The selected User Option Bytes values
  * @param  UserConfig2 The selected User Option Bytes values
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig1, uint32_t UserConfig2)
{
700032f0:	b480      	push	{r7}
700032f2:	b087      	sub	sp, #28
700032f4:	af00      	add	r7, sp, #0
700032f6:	60f8      	str	r0, [r7, #12]
700032f8:	60b9      	str	r1, [r7, #8]
700032fa:	607a      	str	r2, [r7, #4]
  uint32_t optr_reg_val = 0;
700032fc:	2300      	movs	r3, #0
700032fe:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
70003300:	2300      	movs	r3, #0
70003302:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
70003304:	68fb      	ldr	r3, [r7, #12]
70003306:	f003 0301 	and.w	r3, r3, #1
7000330a:	2b00      	cmp	r3, #0
7000330c:	d009      	beq.n	70003322 <FLASH_OB_UserConfig+0x32>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig1 & FLASH_OBW1SR_BOR_LEVEL));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_BOR_LEVEL);
7000330e:	68bb      	ldr	r3, [r7, #8]
70003310:	f003 030c 	and.w	r3, r3, #12
70003314:	697a      	ldr	r2, [r7, #20]
70003316:	4313      	orrs	r3, r2
70003318:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_BOR_LEVEL;
7000331a:	693b      	ldr	r3, [r7, #16]
7000331c:	f043 030c 	orr.w	r3, r3, #12
70003320:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
70003322:	68fb      	ldr	r3, [r7, #12]
70003324:	f003 0302 	and.w	r3, r3, #2
70003328:	2b00      	cmp	r3, #0
7000332a:	d009      	beq.n	70003340 <FLASH_OB_UserConfig+0x50>
  {
    /* IWDG1_HW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig1 & FLASH_OBW1SR_IWDG_HW));

    /* Set value and mask for IWDG1_HW option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_HW);
7000332c:	68bb      	ldr	r3, [r7, #8]
7000332e:	f003 0310 	and.w	r3, r3, #16
70003332:	697a      	ldr	r2, [r7, #20]
70003334:	4313      	orrs	r3, r2
70003336:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_HW;
70003338:	693b      	ldr	r3, [r7, #16]
7000333a:	f043 0310 	orr.w	r3, r3, #16
7000333e:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
70003340:	68fb      	ldr	r3, [r7, #12]
70003342:	f003 0304 	and.w	r3, r3, #4
70003346:	2b00      	cmp	r3, #0
70003348:	d009      	beq.n	7000335e <FLASH_OB_UserConfig+0x6e>
  {
    /* NRST_STOP_D1 option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig1 & FLASH_OBW1SR_NRST_STOP));

    /* Set value and mask for NRST_STOP_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STOP);
7000334a:	68bb      	ldr	r3, [r7, #8]
7000334c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70003350:	697a      	ldr	r2, [r7, #20]
70003352:	4313      	orrs	r3, r2
70003354:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STOP;
70003356:	693b      	ldr	r3, [r7, #16]
70003358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000335c:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
7000335e:	68fb      	ldr	r3, [r7, #12]
70003360:	f003 0308 	and.w	r3, r3, #8
70003364:	2b00      	cmp	r3, #0
70003366:	d009      	beq.n	7000337c <FLASH_OB_UserConfig+0x8c>
  {
    /* NRST_STBY_D1 option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig1 & FLASH_OBW1SR_NRST_STBY));

    /* Set value and mask for NRST_STBY_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STBY);
70003368:	68bb      	ldr	r3, [r7, #8]
7000336a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000336e:	697a      	ldr	r2, [r7, #20]
70003370:	4313      	orrs	r3, r2
70003372:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STBY;
70003374:	693b      	ldr	r3, [r7, #16]
70003376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000337a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI1_HSLV) != 0U)
7000337c:	68fb      	ldr	r3, [r7, #12]
7000337e:	f003 0310 	and.w	r3, r3, #16
70003382:	2b00      	cmp	r3, #0
70003384:	d009      	beq.n	7000339a <FLASH_OB_UserConfig+0xaa>
  {
    /* XSPI1_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI1_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV));

    /* Set value and mask for XSPI1_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV);
70003386:	68bb      	ldr	r3, [r7, #8]
70003388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000338c:	697a      	ldr	r2, [r7, #20]
7000338e:	4313      	orrs	r3, r2
70003390:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI1_HSLV;
70003392:	693b      	ldr	r3, [r7, #16]
70003394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70003398:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI2_HSLV) != 0U)
7000339a:	68fb      	ldr	r3, [r7, #12]
7000339c:	f003 0320 	and.w	r3, r3, #32
700033a0:	2b00      	cmp	r3, #0
700033a2:	d009      	beq.n	700033b8 <FLASH_OB_UserConfig+0xc8>
  {
    /* XSPI2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI2_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV));

    /* Set value and mask for XSPI2_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV);
700033a4:	68bb      	ldr	r3, [r7, #8]
700033a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
700033aa:	697a      	ldr	r2, [r7, #20]
700033ac:	4313      	orrs	r3, r2
700033ae:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI2_HSLV;
700033b0:	693b      	ldr	r3, [r7, #16]
700033b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
700033b6:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
700033b8:	68fb      	ldr	r3, [r7, #12]
700033ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700033be:	2b00      	cmp	r3, #0
700033c0:	d009      	beq.n	700033d6 <FLASH_OB_UserConfig+0xe6>
  {
    /* IWDG_FZ_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP));

    /* Set value and mask for IWDG_FZ_STOP option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP);
700033c2:	68bb      	ldr	r3, [r7, #8]
700033c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700033c8:	697a      	ldr	r2, [r7, #20]
700033ca:	4313      	orrs	r3, r2
700033cc:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STOP;
700033ce:	693b      	ldr	r3, [r7, #16]
700033d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700033d4:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
700033d6:	68fb      	ldr	r3, [r7, #12]
700033d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700033dc:	2b00      	cmp	r3, #0
700033de:	d009      	beq.n	700033f4 <FLASH_OB_UserConfig+0x104>
  {
    /* IWDG_FZ_SDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY));

    /* Set value and mask for IWDG_FZ_SDBY option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY);
700033e0:	68bb      	ldr	r3, [r7, #8]
700033e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700033e6:	697a      	ldr	r2, [r7, #20]
700033e8:	4313      	orrs	r3, r2
700033ea:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STBY;
700033ec:	693b      	ldr	r3, [r7, #16]
700033ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700033f2:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_VDDIO_HSLV) != 0U)
700033f4:	68fb      	ldr	r3, [r7, #12]
700033f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700033fa:	2b00      	cmp	r3, #0
700033fc:	d009      	beq.n	70003412 <FLASH_OB_UserConfig+0x122>
  {
    /* VDDIO_HSLV option byte should be modified */
    assert_param(IS_OB_USER_VDDIO_HSLV(UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV));

    /* Set value and mask for VDDIO_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV);
700033fe:	68bb      	ldr	r3, [r7, #8]
70003400:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70003404:	697a      	ldr	r2, [r7, #20]
70003406:	4313      	orrs	r3, r2
70003408:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_VDDIO_HSLV;
7000340a:	693b      	ldr	r3, [r7, #16]
7000340c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70003410:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 1 if necessary */
  if (optr_reg_mask != 0U)
70003412:	693b      	ldr	r3, [r7, #16]
70003414:	2b00      	cmp	r3, #0
70003416:	d00a      	beq.n	7000342e <FLASH_OB_UserConfig+0x13e>
  {
    MODIFY_REG(FLASH->OBW1SRP, optr_reg_mask, optr_reg_val);
70003418:	4b2f      	ldr	r3, [pc, #188]	@ (700034d8 <FLASH_OB_UserConfig+0x1e8>)
7000341a:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
7000341e:	693b      	ldr	r3, [r7, #16]
70003420:	43db      	mvns	r3, r3
70003422:	401a      	ands	r2, r3
70003424:	492c      	ldr	r1, [pc, #176]	@ (700034d8 <FLASH_OB_UserConfig+0x1e8>)
70003426:	697b      	ldr	r3, [r7, #20]
70003428:	4313      	orrs	r3, r2
7000342a:	f8c1 3264 	str.w	r3, [r1, #612]	@ 0x264
  }

  optr_reg_val = 0;
7000342e:	2300      	movs	r3, #0
70003430:	617b      	str	r3, [r7, #20]
  optr_reg_mask = 0;
70003432:	2300      	movs	r3, #0
70003434:	613b      	str	r3, [r7, #16]

  if ((UserType & OB_USER_ITCM_AXI_SHARE) != 0U)
70003436:	68fb      	ldr	r3, [r7, #12]
70003438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
7000343c:	2b00      	cmp	r3, #0
7000343e:	d009      	beq.n	70003454 <FLASH_OB_UserConfig+0x164>
  {
    /* ITCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_ITCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE));

    /* Set value and mask for ITCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE);
70003440:	687b      	ldr	r3, [r7, #4]
70003442:	f003 0307 	and.w	r3, r3, #7
70003446:	697a      	ldr	r2, [r7, #20]
70003448:	4313      	orrs	r3, r2
7000344a:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ITCM_AXI_SHARE;
7000344c:	693b      	ldr	r3, [r7, #16]
7000344e:	f043 0307 	orr.w	r3, r3, #7
70003452:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_DTCM_AXI_SHARE) != 0U)
70003454:	68fb      	ldr	r3, [r7, #12]
70003456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
7000345a:	2b00      	cmp	r3, #0
7000345c:	d009      	beq.n	70003472 <FLASH_OB_UserConfig+0x182>
  {
    /* DTCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_DTCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE));

    /* Set value and mask for DTCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE);
7000345e:	687b      	ldr	r3, [r7, #4]
70003460:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003464:	697a      	ldr	r2, [r7, #20]
70003466:	4313      	orrs	r3, r2
70003468:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_DTCM_AXI_SHARE;
7000346a:	693b      	ldr	r3, [r7, #16]
7000346c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
70003470:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_SRAM_ECC) != 0U)
70003472:	68fb      	ldr	r3, [r7, #12]
70003474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70003478:	2b00      	cmp	r3, #0
7000347a:	d009      	beq.n	70003490 <FLASH_OB_UserConfig+0x1a0>
  {
    /* SRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_AXISRAM_ECC(UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM));

    /* Set value and mask for SRAM_ECC option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM);
7000347c:	687b      	ldr	r3, [r7, #4]
7000347e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003482:	697a      	ldr	r2, [r7, #20]
70003484:	4313      	orrs	r3, r2
70003486:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ECC_ON_SRAM;
70003488:	693b      	ldr	r3, [r7, #16]
7000348a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
7000348e:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_I2C_NI3C) != 0U)
70003490:	68fb      	ldr	r3, [r7, #12]
70003492:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70003496:	2b00      	cmp	r3, #0
70003498:	d009      	beq.n	700034ae <FLASH_OB_UserConfig+0x1be>
  {
    /* I2C_NI3C option byte should be modified */
    assert_param(IS_OB_USER_I2C_NI3C(UserConfig2 & FLASH_OBW2SR_I2C_NI3C));

    /* Set value and mask for I2C_NI3C option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_I2C_NI3C);
7000349a:	687b      	ldr	r3, [r7, #4]
7000349c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
700034a0:	697a      	ldr	r2, [r7, #20]
700034a2:	4313      	orrs	r3, r2
700034a4:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_I2C_NI3C;
700034a6:	693b      	ldr	r3, [r7, #16]
700034a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
700034ac:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 2 if necessary */
  if (optr_reg_mask != 0U)
700034ae:	693b      	ldr	r3, [r7, #16]
700034b0:	2b00      	cmp	r3, #0
700034b2:	d00a      	beq.n	700034ca <FLASH_OB_UserConfig+0x1da>
  {
    MODIFY_REG(FLASH->OBW2SRP, optr_reg_mask, optr_reg_val);
700034b4:	4b08      	ldr	r3, [pc, #32]	@ (700034d8 <FLASH_OB_UserConfig+0x1e8>)
700034b6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
700034ba:	693b      	ldr	r3, [r7, #16]
700034bc:	43db      	mvns	r3, r3
700034be:	401a      	ands	r2, r3
700034c0:	4905      	ldr	r1, [pc, #20]	@ (700034d8 <FLASH_OB_UserConfig+0x1e8>)
700034c2:	697b      	ldr	r3, [r7, #20]
700034c4:	4313      	orrs	r3, r2
700034c6:	f8c1 326c 	str.w	r3, [r1, #620]	@ 0x26c
  }
}
700034ca:	bf00      	nop
700034cc:	371c      	adds	r7, #28
700034ce:	46bd      	mov	sp, r7
700034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
700034d4:	4770      	bx	lr
700034d6:	bf00      	nop
700034d8:	52002000 	.word	0x52002000

700034dc <FLASH_OB_HDPConfig>:
  * @param  HDPEndPage
  *
  * @retval None
  */
static void FLASH_OB_HDPConfig(uint32_t HDPStartPage, uint32_t HDPEndPage)
{
700034dc:	b480      	push	{r7}
700034de:	b083      	sub	sp, #12
700034e0:	af00      	add	r7, sp, #0
700034e2:	6078      	str	r0, [r7, #4]
700034e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_HDP_PAGE(HDPStartPage));
  assert_param(IS_OB_HDP_PAGE(HDPEndPage));

  MODIFY_REG(FLASH->HDPSRP, (FLASH_HDPSRP_HDP_AREA_START | FLASH_HDPSRP_HDP_AREA_END), \
700034e6:	4b09      	ldr	r3, [pc, #36]	@ (7000350c <FLASH_OB_HDPConfig+0x30>)
700034e8:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
700034ec:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
700034f0:	683b      	ldr	r3, [r7, #0]
700034f2:	0419      	lsls	r1, r3, #16
700034f4:	687b      	ldr	r3, [r7, #4]
700034f6:	430b      	orrs	r3, r1
700034f8:	4904      	ldr	r1, [pc, #16]	@ (7000350c <FLASH_OB_HDPConfig+0x30>)
700034fa:	4313      	orrs	r3, r2
700034fc:	f8c1 3234 	str.w	r3, [r1, #564]	@ 0x234
             (HDPStartPage | (HDPEndPage << FLASH_HDPSRP_HDP_AREA_END_Pos)));
}
70003500:	bf00      	nop
70003502:	370c      	adds	r7, #12
70003504:	46bd      	mov	sp, r7
70003506:	f85d 7b04 	ldr.w	r7, [sp], #4
7000350a:	4770      	bx	lr
7000350c:	52002000 	.word	0x52002000

70003510 <FLASH_OB_NVConfig>:
  * @param  NVState
  *
  * @retval None
  */
static void FLASH_OB_NVConfig(uint32_t NVState)
{
70003510:	b480      	push	{r7}
70003512:	b083      	sub	sp, #12
70003514:	af00      	add	r7, sp, #0
70003516:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_OB_NVSTATE(NVState));

  MODIFY_REG(FLASH->NVSRP, FLASH_NVSRP_NVSTATE, NVState);
70003518:	4b07      	ldr	r3, [pc, #28]	@ (70003538 <FLASH_OB_NVConfig+0x28>)
7000351a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
7000351e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
70003522:	4905      	ldr	r1, [pc, #20]	@ (70003538 <FLASH_OB_NVConfig+0x28>)
70003524:	687b      	ldr	r3, [r7, #4]
70003526:	4313      	orrs	r3, r2
70003528:	f8c1 3204 	str.w	r3, [r1, #516]	@ 0x204
}
7000352c:	bf00      	nop
7000352e:	370c      	adds	r7, #12
70003530:	46bd      	mov	sp, r7
70003532:	f85d 7b04 	ldr.w	r7, [sp], #4
70003536:	4770      	bx	lr
70003538:	52002000 	.word	0x52002000

7000353c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
7000353c:	b480      	push	{r7}
7000353e:	b087      	sub	sp, #28
70003540:	af00      	add	r7, sp, #0
70003542:	6078      	str	r0, [r7, #4]
70003544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70003546:	2300      	movs	r3, #0
70003548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
7000354a:	e143      	b.n	700037d4 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
7000354c:	683b      	ldr	r3, [r7, #0]
7000354e:	681a      	ldr	r2, [r3, #0]
70003550:	2101      	movs	r1, #1
70003552:	697b      	ldr	r3, [r7, #20]
70003554:	fa01 f303 	lsl.w	r3, r1, r3
70003558:	4013      	ands	r3, r2
7000355a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
7000355c:	68fb      	ldr	r3, [r7, #12]
7000355e:	2b00      	cmp	r3, #0
70003560:	f000 8135 	beq.w	700037ce <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70003564:	683b      	ldr	r3, [r7, #0]
70003566:	685b      	ldr	r3, [r3, #4]
70003568:	f003 0303 	and.w	r3, r3, #3
7000356c:	2b01      	cmp	r3, #1
7000356e:	d005      	beq.n	7000357c <HAL_GPIO_Init+0x40>
70003570:	683b      	ldr	r3, [r7, #0]
70003572:	685b      	ldr	r3, [r3, #4]
70003574:	f003 0303 	and.w	r3, r3, #3
70003578:	2b02      	cmp	r3, #2
7000357a:	d130      	bne.n	700035de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
7000357c:	687b      	ldr	r3, [r7, #4]
7000357e:	689b      	ldr	r3, [r3, #8]
70003580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70003582:	697b      	ldr	r3, [r7, #20]
70003584:	005b      	lsls	r3, r3, #1
70003586:	2203      	movs	r2, #3
70003588:	fa02 f303 	lsl.w	r3, r2, r3
7000358c:	43db      	mvns	r3, r3
7000358e:	693a      	ldr	r2, [r7, #16]
70003590:	4013      	ands	r3, r2
70003592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70003594:	683b      	ldr	r3, [r7, #0]
70003596:	68da      	ldr	r2, [r3, #12]
70003598:	697b      	ldr	r3, [r7, #20]
7000359a:	005b      	lsls	r3, r3, #1
7000359c:	fa02 f303 	lsl.w	r3, r2, r3
700035a0:	693a      	ldr	r2, [r7, #16]
700035a2:	4313      	orrs	r3, r2
700035a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
700035a6:	687b      	ldr	r3, [r7, #4]
700035a8:	693a      	ldr	r2, [r7, #16]
700035aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
700035ac:	687b      	ldr	r3, [r7, #4]
700035ae:	685b      	ldr	r3, [r3, #4]
700035b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
700035b2:	2201      	movs	r2, #1
700035b4:	697b      	ldr	r3, [r7, #20]
700035b6:	fa02 f303 	lsl.w	r3, r2, r3
700035ba:	43db      	mvns	r3, r3
700035bc:	693a      	ldr	r2, [r7, #16]
700035be:	4013      	ands	r3, r2
700035c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
700035c2:	683b      	ldr	r3, [r7, #0]
700035c4:	685b      	ldr	r3, [r3, #4]
700035c6:	091b      	lsrs	r3, r3, #4
700035c8:	f003 0201 	and.w	r2, r3, #1
700035cc:	697b      	ldr	r3, [r7, #20]
700035ce:	fa02 f303 	lsl.w	r3, r2, r3
700035d2:	693a      	ldr	r2, [r7, #16]
700035d4:	4313      	orrs	r3, r2
700035d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
700035d8:	687b      	ldr	r3, [r7, #4]
700035da:	693a      	ldr	r2, [r7, #16]
700035dc:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
700035de:	683b      	ldr	r3, [r7, #0]
700035e0:	685b      	ldr	r3, [r3, #4]
700035e2:	f003 0303 	and.w	r3, r3, #3
700035e6:	2b03      	cmp	r3, #3
700035e8:	d109      	bne.n	700035fe <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
700035ea:	683b      	ldr	r3, [r7, #0]
700035ec:	685b      	ldr	r3, [r3, #4]
700035ee:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
700035f2:	2b03      	cmp	r3, #3
700035f4:	d11b      	bne.n	7000362e <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
700035f6:	683b      	ldr	r3, [r7, #0]
700035f8:	689b      	ldr	r3, [r3, #8]
700035fa:	2b01      	cmp	r3, #1
700035fc:	d017      	beq.n	7000362e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
700035fe:	687b      	ldr	r3, [r7, #4]
70003600:	68db      	ldr	r3, [r3, #12]
70003602:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70003604:	697b      	ldr	r3, [r7, #20]
70003606:	005b      	lsls	r3, r3, #1
70003608:	2203      	movs	r2, #3
7000360a:	fa02 f303 	lsl.w	r3, r2, r3
7000360e:	43db      	mvns	r3, r3
70003610:	693a      	ldr	r2, [r7, #16]
70003612:	4013      	ands	r3, r2
70003614:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70003616:	683b      	ldr	r3, [r7, #0]
70003618:	689a      	ldr	r2, [r3, #8]
7000361a:	697b      	ldr	r3, [r7, #20]
7000361c:	005b      	lsls	r3, r3, #1
7000361e:	fa02 f303 	lsl.w	r3, r2, r3
70003622:	693a      	ldr	r2, [r7, #16]
70003624:	4313      	orrs	r3, r2
70003626:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70003628:	687b      	ldr	r3, [r7, #4]
7000362a:	693a      	ldr	r2, [r7, #16]
7000362c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
7000362e:	683b      	ldr	r3, [r7, #0]
70003630:	685b      	ldr	r3, [r3, #4]
70003632:	f003 0303 	and.w	r3, r3, #3
70003636:	2b02      	cmp	r3, #2
70003638:	d123      	bne.n	70003682 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
7000363a:	697b      	ldr	r3, [r7, #20]
7000363c:	08da      	lsrs	r2, r3, #3
7000363e:	687b      	ldr	r3, [r7, #4]
70003640:	3208      	adds	r2, #8
70003642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70003646:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70003648:	697b      	ldr	r3, [r7, #20]
7000364a:	f003 0307 	and.w	r3, r3, #7
7000364e:	009b      	lsls	r3, r3, #2
70003650:	220f      	movs	r2, #15
70003652:	fa02 f303 	lsl.w	r3, r2, r3
70003656:	43db      	mvns	r3, r3
70003658:	693a      	ldr	r2, [r7, #16]
7000365a:	4013      	ands	r3, r2
7000365c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
7000365e:	683b      	ldr	r3, [r7, #0]
70003660:	691a      	ldr	r2, [r3, #16]
70003662:	697b      	ldr	r3, [r7, #20]
70003664:	f003 0307 	and.w	r3, r3, #7
70003668:	009b      	lsls	r3, r3, #2
7000366a:	fa02 f303 	lsl.w	r3, r2, r3
7000366e:	693a      	ldr	r2, [r7, #16]
70003670:	4313      	orrs	r3, r2
70003672:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70003674:	697b      	ldr	r3, [r7, #20]
70003676:	08da      	lsrs	r2, r3, #3
70003678:	687b      	ldr	r3, [r7, #4]
7000367a:	3208      	adds	r2, #8
7000367c:	6939      	ldr	r1, [r7, #16]
7000367e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70003682:	687b      	ldr	r3, [r7, #4]
70003684:	681b      	ldr	r3, [r3, #0]
70003686:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70003688:	697b      	ldr	r3, [r7, #20]
7000368a:	005b      	lsls	r3, r3, #1
7000368c:	2203      	movs	r2, #3
7000368e:	fa02 f303 	lsl.w	r3, r2, r3
70003692:	43db      	mvns	r3, r3
70003694:	693a      	ldr	r2, [r7, #16]
70003696:	4013      	ands	r3, r2
70003698:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
7000369a:	683b      	ldr	r3, [r7, #0]
7000369c:	685b      	ldr	r3, [r3, #4]
7000369e:	f003 0203 	and.w	r2, r3, #3
700036a2:	697b      	ldr	r3, [r7, #20]
700036a4:	005b      	lsls	r3, r3, #1
700036a6:	fa02 f303 	lsl.w	r3, r2, r3
700036aa:	693a      	ldr	r2, [r7, #16]
700036ac:	4313      	orrs	r3, r2
700036ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
700036b0:	687b      	ldr	r3, [r7, #4]
700036b2:	693a      	ldr	r2, [r7, #16]
700036b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
700036b6:	683b      	ldr	r3, [r7, #0]
700036b8:	685b      	ldr	r3, [r3, #4]
700036ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
700036be:	2b00      	cmp	r3, #0
700036c0:	f000 8085 	beq.w	700037ce <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
700036c4:	4a4b      	ldr	r2, [pc, #300]	@ (700037f4 <HAL_GPIO_Init+0x2b8>)
700036c6:	697b      	ldr	r3, [r7, #20]
700036c8:	089b      	lsrs	r3, r3, #2
700036ca:	334c      	adds	r3, #76	@ 0x4c
700036cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
700036d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
700036d2:	697b      	ldr	r3, [r7, #20]
700036d4:	f003 0303 	and.w	r3, r3, #3
700036d8:	009b      	lsls	r3, r3, #2
700036da:	220f      	movs	r2, #15
700036dc:	fa02 f303 	lsl.w	r3, r2, r3
700036e0:	43db      	mvns	r3, r3
700036e2:	693a      	ldr	r2, [r7, #16]
700036e4:	4013      	ands	r3, r2
700036e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
700036e8:	687b      	ldr	r3, [r7, #4]
700036ea:	0a9a      	lsrs	r2, r3, #10
700036ec:	4b42      	ldr	r3, [pc, #264]	@ (700037f8 <HAL_GPIO_Init+0x2bc>)
700036ee:	4013      	ands	r3, r2
700036f0:	697a      	ldr	r2, [r7, #20]
700036f2:	f002 0203 	and.w	r2, r2, #3
700036f6:	0092      	lsls	r2, r2, #2
700036f8:	4093      	lsls	r3, r2
700036fa:	693a      	ldr	r2, [r7, #16]
700036fc:	4313      	orrs	r3, r2
700036fe:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
70003700:	493c      	ldr	r1, [pc, #240]	@ (700037f4 <HAL_GPIO_Init+0x2b8>)
70003702:	697b      	ldr	r3, [r7, #20]
70003704:	089b      	lsrs	r3, r3, #2
70003706:	334c      	adds	r3, #76	@ 0x4c
70003708:	693a      	ldr	r2, [r7, #16]
7000370a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
7000370e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003712:	681b      	ldr	r3, [r3, #0]
70003714:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003716:	68fb      	ldr	r3, [r7, #12]
70003718:	43db      	mvns	r3, r3
7000371a:	693a      	ldr	r2, [r7, #16]
7000371c:	4013      	ands	r3, r2
7000371e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
70003720:	683b      	ldr	r3, [r7, #0]
70003722:	685b      	ldr	r3, [r3, #4]
70003724:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70003728:	2b00      	cmp	r3, #0
7000372a:	d003      	beq.n	70003734 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
7000372c:	693a      	ldr	r2, [r7, #16]
7000372e:	68fb      	ldr	r3, [r7, #12]
70003730:	4313      	orrs	r3, r2
70003732:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70003734:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003738:	693b      	ldr	r3, [r7, #16]
7000373a:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
7000373c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003740:	685b      	ldr	r3, [r3, #4]
70003742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003744:	68fb      	ldr	r3, [r7, #12]
70003746:	43db      	mvns	r3, r3
70003748:	693a      	ldr	r2, [r7, #16]
7000374a:	4013      	ands	r3, r2
7000374c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
7000374e:	683b      	ldr	r3, [r7, #0]
70003750:	685b      	ldr	r3, [r3, #4]
70003752:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70003756:	2b00      	cmp	r3, #0
70003758:	d003      	beq.n	70003762 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
7000375a:	693a      	ldr	r2, [r7, #16]
7000375c:	68fb      	ldr	r3, [r7, #12]
7000375e:	4313      	orrs	r3, r2
70003760:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70003762:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003766:	693b      	ldr	r3, [r7, #16]
70003768:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
7000376a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000376e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003774:	68fb      	ldr	r3, [r7, #12]
70003776:	43db      	mvns	r3, r3
70003778:	693a      	ldr	r2, [r7, #16]
7000377a:	4013      	ands	r3, r2
7000377c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
7000377e:	683b      	ldr	r3, [r7, #0]
70003780:	685b      	ldr	r3, [r3, #4]
70003782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003786:	2b00      	cmp	r3, #0
70003788:	d003      	beq.n	70003792 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
7000378a:	693a      	ldr	r2, [r7, #16]
7000378c:	68fb      	ldr	r3, [r7, #12]
7000378e:	4313      	orrs	r3, r2
70003790:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70003792:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003796:	693b      	ldr	r3, [r7, #16]
70003798:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
7000379c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700037a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700037a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
700037a6:	68fb      	ldr	r3, [r7, #12]
700037a8:	43db      	mvns	r3, r3
700037aa:	693a      	ldr	r2, [r7, #16]
700037ac:	4013      	ands	r3, r2
700037ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
700037b0:	683b      	ldr	r3, [r7, #0]
700037b2:	685b      	ldr	r3, [r3, #4]
700037b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700037b8:	2b00      	cmp	r3, #0
700037ba:	d003      	beq.n	700037c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
700037bc:	693a      	ldr	r2, [r7, #16]
700037be:	68fb      	ldr	r3, [r7, #12]
700037c0:	4313      	orrs	r3, r2
700037c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
700037c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700037c8:	693b      	ldr	r3, [r7, #16]
700037ca:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
700037ce:	697b      	ldr	r3, [r7, #20]
700037d0:	3301      	adds	r3, #1
700037d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
700037d4:	683b      	ldr	r3, [r7, #0]
700037d6:	681a      	ldr	r2, [r3, #0]
700037d8:	697b      	ldr	r3, [r7, #20]
700037da:	fa22 f303 	lsr.w	r3, r2, r3
700037de:	2b00      	cmp	r3, #0
700037e0:	f47f aeb4 	bne.w	7000354c <HAL_GPIO_Init+0x10>
  }
}
700037e4:	bf00      	nop
700037e6:	bf00      	nop
700037e8:	371c      	adds	r7, #28
700037ea:	46bd      	mov	sp, r7
700037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
700037f0:	4770      	bx	lr
700037f2:	bf00      	nop
700037f4:	58000400 	.word	0x58000400
700037f8:	0029ff7f 	.word	0x0029ff7f

700037fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
700037fc:	b580      	push	{r7, lr}
700037fe:	b082      	sub	sp, #8
70003800:	af00      	add	r7, sp, #0
70003802:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
70003804:	687b      	ldr	r3, [r7, #4]
70003806:	2b00      	cmp	r3, #0
70003808:	d101      	bne.n	7000380e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
7000380a:	2301      	movs	r3, #1
7000380c:	e08b      	b.n	70003926 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
7000380e:	687b      	ldr	r3, [r7, #4]
70003810:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
70003814:	b2db      	uxtb	r3, r3
70003816:	2b00      	cmp	r3, #0
70003818:	d106      	bne.n	70003828 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
7000381a:	687b      	ldr	r3, [r7, #4]
7000381c:	2200      	movs	r2, #0
7000381e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
70003822:	6878      	ldr	r0, [r7, #4]
70003824:	f7fd fbd8 	bl	70000fd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
70003828:	687b      	ldr	r3, [r7, #4]
7000382a:	2224      	movs	r2, #36	@ 0x24
7000382c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
70003830:	687b      	ldr	r3, [r7, #4]
70003832:	681b      	ldr	r3, [r3, #0]
70003834:	681a      	ldr	r2, [r3, #0]
70003836:	687b      	ldr	r3, [r7, #4]
70003838:	681b      	ldr	r3, [r3, #0]
7000383a:	f022 0201 	bic.w	r2, r2, #1
7000383e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
70003840:	687b      	ldr	r3, [r7, #4]
70003842:	685a      	ldr	r2, [r3, #4]
70003844:	687b      	ldr	r3, [r7, #4]
70003846:	681b      	ldr	r3, [r3, #0]
70003848:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
7000384c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
7000384e:	687b      	ldr	r3, [r7, #4]
70003850:	681b      	ldr	r3, [r3, #0]
70003852:	689a      	ldr	r2, [r3, #8]
70003854:	687b      	ldr	r3, [r7, #4]
70003856:	681b      	ldr	r3, [r3, #0]
70003858:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
7000385c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
7000385e:	687b      	ldr	r3, [r7, #4]
70003860:	68db      	ldr	r3, [r3, #12]
70003862:	2b01      	cmp	r3, #1
70003864:	d107      	bne.n	70003876 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
70003866:	687b      	ldr	r3, [r7, #4]
70003868:	689a      	ldr	r2, [r3, #8]
7000386a:	687b      	ldr	r3, [r7, #4]
7000386c:	681b      	ldr	r3, [r3, #0]
7000386e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
70003872:	609a      	str	r2, [r3, #8]
70003874:	e006      	b.n	70003884 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
70003876:	687b      	ldr	r3, [r7, #4]
70003878:	689a      	ldr	r2, [r3, #8]
7000387a:	687b      	ldr	r3, [r7, #4]
7000387c:	681b      	ldr	r3, [r3, #0]
7000387e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
70003882:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
70003884:	687b      	ldr	r3, [r7, #4]
70003886:	68db      	ldr	r3, [r3, #12]
70003888:	2b02      	cmp	r3, #2
7000388a:	d108      	bne.n	7000389e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
7000388c:	687b      	ldr	r3, [r7, #4]
7000388e:	681b      	ldr	r3, [r3, #0]
70003890:	685a      	ldr	r2, [r3, #4]
70003892:	687b      	ldr	r3, [r7, #4]
70003894:	681b      	ldr	r3, [r3, #0]
70003896:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
7000389a:	605a      	str	r2, [r3, #4]
7000389c:	e007      	b.n	700038ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
7000389e:	687b      	ldr	r3, [r7, #4]
700038a0:	681b      	ldr	r3, [r3, #0]
700038a2:	685a      	ldr	r2, [r3, #4]
700038a4:	687b      	ldr	r3, [r7, #4]
700038a6:	681b      	ldr	r3, [r3, #0]
700038a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
700038ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
700038ae:	687b      	ldr	r3, [r7, #4]
700038b0:	681b      	ldr	r3, [r3, #0]
700038b2:	6859      	ldr	r1, [r3, #4]
700038b4:	687b      	ldr	r3, [r7, #4]
700038b6:	681a      	ldr	r2, [r3, #0]
700038b8:	4b1d      	ldr	r3, [pc, #116]	@ (70003930 <HAL_I2C_Init+0x134>)
700038ba:	430b      	orrs	r3, r1
700038bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
700038be:	687b      	ldr	r3, [r7, #4]
700038c0:	681b      	ldr	r3, [r3, #0]
700038c2:	68da      	ldr	r2, [r3, #12]
700038c4:	687b      	ldr	r3, [r7, #4]
700038c6:	681b      	ldr	r3, [r3, #0]
700038c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
700038cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
700038ce:	687b      	ldr	r3, [r7, #4]
700038d0:	691a      	ldr	r2, [r3, #16]
700038d2:	687b      	ldr	r3, [r7, #4]
700038d4:	695b      	ldr	r3, [r3, #20]
700038d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
700038da:	687b      	ldr	r3, [r7, #4]
700038dc:	699b      	ldr	r3, [r3, #24]
700038de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
700038e0:	687b      	ldr	r3, [r7, #4]
700038e2:	681b      	ldr	r3, [r3, #0]
700038e4:	430a      	orrs	r2, r1
700038e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
700038e8:	687b      	ldr	r3, [r7, #4]
700038ea:	69d9      	ldr	r1, [r3, #28]
700038ec:	687b      	ldr	r3, [r7, #4]
700038ee:	6a1a      	ldr	r2, [r3, #32]
700038f0:	687b      	ldr	r3, [r7, #4]
700038f2:	681b      	ldr	r3, [r3, #0]
700038f4:	430a      	orrs	r2, r1
700038f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
700038f8:	687b      	ldr	r3, [r7, #4]
700038fa:	681b      	ldr	r3, [r3, #0]
700038fc:	681a      	ldr	r2, [r3, #0]
700038fe:	687b      	ldr	r3, [r7, #4]
70003900:	681b      	ldr	r3, [r3, #0]
70003902:	f042 0201 	orr.w	r2, r2, #1
70003906:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
70003908:	687b      	ldr	r3, [r7, #4]
7000390a:	2200      	movs	r2, #0
7000390c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
7000390e:	687b      	ldr	r3, [r7, #4]
70003910:	2220      	movs	r2, #32
70003912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
70003916:	687b      	ldr	r3, [r7, #4]
70003918:	2200      	movs	r2, #0
7000391a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
7000391c:	687b      	ldr	r3, [r7, #4]
7000391e:	2200      	movs	r2, #0
70003920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
70003924:	2300      	movs	r3, #0
}
70003926:	4618      	mov	r0, r3
70003928:	3708      	adds	r7, #8
7000392a:	46bd      	mov	sp, r7
7000392c:	bd80      	pop	{r7, pc}
7000392e:	bf00      	nop
70003930:	02008000 	.word	0x02008000

70003934 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
70003934:	b480      	push	{r7}
70003936:	b083      	sub	sp, #12
70003938:	af00      	add	r7, sp, #0
7000393a:	6078      	str	r0, [r7, #4]
7000393c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
7000393e:	687b      	ldr	r3, [r7, #4]
70003940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
70003944:	b2db      	uxtb	r3, r3
70003946:	2b20      	cmp	r3, #32
70003948:	d138      	bne.n	700039bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
7000394a:	687b      	ldr	r3, [r7, #4]
7000394c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
70003950:	2b01      	cmp	r3, #1
70003952:	d101      	bne.n	70003958 <HAL_I2CEx_ConfigAnalogFilter+0x24>
70003954:	2302      	movs	r3, #2
70003956:	e032      	b.n	700039be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
70003958:	687b      	ldr	r3, [r7, #4]
7000395a:	2201      	movs	r2, #1
7000395c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
70003960:	687b      	ldr	r3, [r7, #4]
70003962:	2224      	movs	r2, #36	@ 0x24
70003964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
70003968:	687b      	ldr	r3, [r7, #4]
7000396a:	681b      	ldr	r3, [r3, #0]
7000396c:	681a      	ldr	r2, [r3, #0]
7000396e:	687b      	ldr	r3, [r7, #4]
70003970:	681b      	ldr	r3, [r3, #0]
70003972:	f022 0201 	bic.w	r2, r2, #1
70003976:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
70003978:	687b      	ldr	r3, [r7, #4]
7000397a:	681b      	ldr	r3, [r3, #0]
7000397c:	681a      	ldr	r2, [r3, #0]
7000397e:	687b      	ldr	r3, [r7, #4]
70003980:	681b      	ldr	r3, [r3, #0]
70003982:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
70003986:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
70003988:	687b      	ldr	r3, [r7, #4]
7000398a:	681b      	ldr	r3, [r3, #0]
7000398c:	6819      	ldr	r1, [r3, #0]
7000398e:	687b      	ldr	r3, [r7, #4]
70003990:	681b      	ldr	r3, [r3, #0]
70003992:	683a      	ldr	r2, [r7, #0]
70003994:	430a      	orrs	r2, r1
70003996:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
70003998:	687b      	ldr	r3, [r7, #4]
7000399a:	681b      	ldr	r3, [r3, #0]
7000399c:	681a      	ldr	r2, [r3, #0]
7000399e:	687b      	ldr	r3, [r7, #4]
700039a0:	681b      	ldr	r3, [r3, #0]
700039a2:	f042 0201 	orr.w	r2, r2, #1
700039a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
700039a8:	687b      	ldr	r3, [r7, #4]
700039aa:	2220      	movs	r2, #32
700039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
700039b0:	687b      	ldr	r3, [r7, #4]
700039b2:	2200      	movs	r2, #0
700039b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
700039b8:	2300      	movs	r3, #0
700039ba:	e000      	b.n	700039be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
700039bc:	2302      	movs	r3, #2
  }
}
700039be:	4618      	mov	r0, r3
700039c0:	370c      	adds	r7, #12
700039c2:	46bd      	mov	sp, r7
700039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
700039c8:	4770      	bx	lr

700039ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
700039ca:	b480      	push	{r7}
700039cc:	b085      	sub	sp, #20
700039ce:	af00      	add	r7, sp, #0
700039d0:	6078      	str	r0, [r7, #4]
700039d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
700039d4:	687b      	ldr	r3, [r7, #4]
700039d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
700039da:	b2db      	uxtb	r3, r3
700039dc:	2b20      	cmp	r3, #32
700039de:	d139      	bne.n	70003a54 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
700039e0:	687b      	ldr	r3, [r7, #4]
700039e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
700039e6:	2b01      	cmp	r3, #1
700039e8:	d101      	bne.n	700039ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
700039ea:	2302      	movs	r3, #2
700039ec:	e033      	b.n	70003a56 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
700039ee:	687b      	ldr	r3, [r7, #4]
700039f0:	2201      	movs	r2, #1
700039f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
700039f6:	687b      	ldr	r3, [r7, #4]
700039f8:	2224      	movs	r2, #36	@ 0x24
700039fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
700039fe:	687b      	ldr	r3, [r7, #4]
70003a00:	681b      	ldr	r3, [r3, #0]
70003a02:	681a      	ldr	r2, [r3, #0]
70003a04:	687b      	ldr	r3, [r7, #4]
70003a06:	681b      	ldr	r3, [r3, #0]
70003a08:	f022 0201 	bic.w	r2, r2, #1
70003a0c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
70003a0e:	687b      	ldr	r3, [r7, #4]
70003a10:	681b      	ldr	r3, [r3, #0]
70003a12:	681b      	ldr	r3, [r3, #0]
70003a14:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
70003a16:	68fb      	ldr	r3, [r7, #12]
70003a18:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
70003a1c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
70003a1e:	683b      	ldr	r3, [r7, #0]
70003a20:	021b      	lsls	r3, r3, #8
70003a22:	68fa      	ldr	r2, [r7, #12]
70003a24:	4313      	orrs	r3, r2
70003a26:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
70003a28:	687b      	ldr	r3, [r7, #4]
70003a2a:	681b      	ldr	r3, [r3, #0]
70003a2c:	68fa      	ldr	r2, [r7, #12]
70003a2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
70003a30:	687b      	ldr	r3, [r7, #4]
70003a32:	681b      	ldr	r3, [r3, #0]
70003a34:	681a      	ldr	r2, [r3, #0]
70003a36:	687b      	ldr	r3, [r7, #4]
70003a38:	681b      	ldr	r3, [r3, #0]
70003a3a:	f042 0201 	orr.w	r2, r2, #1
70003a3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
70003a40:	687b      	ldr	r3, [r7, #4]
70003a42:	2220      	movs	r2, #32
70003a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
70003a48:	687b      	ldr	r3, [r7, #4]
70003a4a:	2200      	movs	r2, #0
70003a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
70003a50:	2300      	movs	r3, #0
70003a52:	e000      	b.n	70003a56 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
70003a54:	2302      	movs	r3, #2
  }
}
70003a56:	4618      	mov	r0, r3
70003a58:	3714      	adds	r7, #20
70003a5a:	46bd      	mov	sp, r7
70003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
70003a60:	4770      	bx	lr
	...

70003a64 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
70003a64:	b580      	push	{r7, lr}
70003a66:	b084      	sub	sp, #16
70003a68:	af00      	add	r7, sp, #0
70003a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
70003a6c:	687b      	ldr	r3, [r7, #4]
70003a6e:	2b00      	cmp	r3, #0
70003a70:	d101      	bne.n	70003a76 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
70003a72:	2301      	movs	r3, #1
70003a74:	e0bf      	b.n	70003bf6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
70003a76:	687b      	ldr	r3, [r7, #4]
70003a78:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
70003a7c:	b2db      	uxtb	r3, r3
70003a7e:	2b00      	cmp	r3, #0
70003a80:	d106      	bne.n	70003a90 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
70003a82:	687b      	ldr	r3, [r7, #4]
70003a84:	2200      	movs	r2, #0
70003a86:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
70003a8a:	6878      	ldr	r0, [r7, #4]
70003a8c:	f7fd fc00 	bl	70001290 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
70003a90:	687b      	ldr	r3, [r7, #4]
70003a92:	2202      	movs	r2, #2
70003a94:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
70003a98:	687b      	ldr	r3, [r7, #4]
70003a9a:	681b      	ldr	r3, [r3, #0]
70003a9c:	699a      	ldr	r2, [r3, #24]
70003a9e:	687b      	ldr	r3, [r7, #4]
70003aa0:	681b      	ldr	r3, [r3, #0]
70003aa2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
70003aa6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
70003aa8:	687b      	ldr	r3, [r7, #4]
70003aaa:	681b      	ldr	r3, [r3, #0]
70003aac:	6999      	ldr	r1, [r3, #24]
70003aae:	687b      	ldr	r3, [r7, #4]
70003ab0:	685a      	ldr	r2, [r3, #4]
70003ab2:	687b      	ldr	r3, [r7, #4]
70003ab4:	689b      	ldr	r3, [r3, #8]
70003ab6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
70003ab8:	687b      	ldr	r3, [r7, #4]
70003aba:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
70003abc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
70003abe:	687b      	ldr	r3, [r7, #4]
70003ac0:	691b      	ldr	r3, [r3, #16]
70003ac2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
70003ac4:	687b      	ldr	r3, [r7, #4]
70003ac6:	681b      	ldr	r3, [r3, #0]
70003ac8:	430a      	orrs	r2, r1
70003aca:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
70003acc:	687b      	ldr	r3, [r7, #4]
70003ace:	681b      	ldr	r3, [r3, #0]
70003ad0:	6899      	ldr	r1, [r3, #8]
70003ad2:	687b      	ldr	r3, [r7, #4]
70003ad4:	681a      	ldr	r2, [r3, #0]
70003ad6:	4b4a      	ldr	r3, [pc, #296]	@ (70003c00 <HAL_LTDC_Init+0x19c>)
70003ad8:	400b      	ands	r3, r1
70003ada:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
70003adc:	687b      	ldr	r3, [r7, #4]
70003ade:	695b      	ldr	r3, [r3, #20]
70003ae0:	041b      	lsls	r3, r3, #16
70003ae2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
70003ae4:	687b      	ldr	r3, [r7, #4]
70003ae6:	681b      	ldr	r3, [r3, #0]
70003ae8:	6899      	ldr	r1, [r3, #8]
70003aea:	687b      	ldr	r3, [r7, #4]
70003aec:	699a      	ldr	r2, [r3, #24]
70003aee:	68fb      	ldr	r3, [r7, #12]
70003af0:	431a      	orrs	r2, r3
70003af2:	687b      	ldr	r3, [r7, #4]
70003af4:	681b      	ldr	r3, [r3, #0]
70003af6:	430a      	orrs	r2, r1
70003af8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
70003afa:	687b      	ldr	r3, [r7, #4]
70003afc:	681b      	ldr	r3, [r3, #0]
70003afe:	68d9      	ldr	r1, [r3, #12]
70003b00:	687b      	ldr	r3, [r7, #4]
70003b02:	681a      	ldr	r2, [r3, #0]
70003b04:	4b3e      	ldr	r3, [pc, #248]	@ (70003c00 <HAL_LTDC_Init+0x19c>)
70003b06:	400b      	ands	r3, r1
70003b08:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
70003b0a:	687b      	ldr	r3, [r7, #4]
70003b0c:	69db      	ldr	r3, [r3, #28]
70003b0e:	041b      	lsls	r3, r3, #16
70003b10:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
70003b12:	687b      	ldr	r3, [r7, #4]
70003b14:	681b      	ldr	r3, [r3, #0]
70003b16:	68d9      	ldr	r1, [r3, #12]
70003b18:	687b      	ldr	r3, [r7, #4]
70003b1a:	6a1a      	ldr	r2, [r3, #32]
70003b1c:	68fb      	ldr	r3, [r7, #12]
70003b1e:	431a      	orrs	r2, r3
70003b20:	687b      	ldr	r3, [r7, #4]
70003b22:	681b      	ldr	r3, [r3, #0]
70003b24:	430a      	orrs	r2, r1
70003b26:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
70003b28:	687b      	ldr	r3, [r7, #4]
70003b2a:	681b      	ldr	r3, [r3, #0]
70003b2c:	6919      	ldr	r1, [r3, #16]
70003b2e:	687b      	ldr	r3, [r7, #4]
70003b30:	681a      	ldr	r2, [r3, #0]
70003b32:	4b33      	ldr	r3, [pc, #204]	@ (70003c00 <HAL_LTDC_Init+0x19c>)
70003b34:	400b      	ands	r3, r1
70003b36:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
70003b38:	687b      	ldr	r3, [r7, #4]
70003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003b3c:	041b      	lsls	r3, r3, #16
70003b3e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
70003b40:	687b      	ldr	r3, [r7, #4]
70003b42:	681b      	ldr	r3, [r3, #0]
70003b44:	6919      	ldr	r1, [r3, #16]
70003b46:	687b      	ldr	r3, [r7, #4]
70003b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70003b4a:	68fb      	ldr	r3, [r7, #12]
70003b4c:	431a      	orrs	r2, r3
70003b4e:	687b      	ldr	r3, [r7, #4]
70003b50:	681b      	ldr	r3, [r3, #0]
70003b52:	430a      	orrs	r2, r1
70003b54:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
70003b56:	687b      	ldr	r3, [r7, #4]
70003b58:	681b      	ldr	r3, [r3, #0]
70003b5a:	6959      	ldr	r1, [r3, #20]
70003b5c:	687b      	ldr	r3, [r7, #4]
70003b5e:	681a      	ldr	r2, [r3, #0]
70003b60:	4b27      	ldr	r3, [pc, #156]	@ (70003c00 <HAL_LTDC_Init+0x19c>)
70003b62:	400b      	ands	r3, r1
70003b64:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
70003b66:	687b      	ldr	r3, [r7, #4]
70003b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003b6a:	041b      	lsls	r3, r3, #16
70003b6c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
70003b6e:	687b      	ldr	r3, [r7, #4]
70003b70:	681b      	ldr	r3, [r3, #0]
70003b72:	6959      	ldr	r1, [r3, #20]
70003b74:	687b      	ldr	r3, [r7, #4]
70003b76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
70003b78:	68fb      	ldr	r3, [r7, #12]
70003b7a:	431a      	orrs	r2, r3
70003b7c:	687b      	ldr	r3, [r7, #4]
70003b7e:	681b      	ldr	r3, [r3, #0]
70003b80:	430a      	orrs	r2, r1
70003b82:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
70003b84:	687b      	ldr	r3, [r7, #4]
70003b86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
70003b8a:	021b      	lsls	r3, r3, #8
70003b8c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
70003b8e:	687b      	ldr	r3, [r7, #4]
70003b90:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
70003b94:	041b      	lsls	r3, r3, #16
70003b96:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
70003b98:	687b      	ldr	r3, [r7, #4]
70003b9a:	681b      	ldr	r3, [r3, #0]
70003b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
70003b9e:	687b      	ldr	r3, [r7, #4]
70003ba0:	681b      	ldr	r3, [r3, #0]
70003ba2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
70003ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
70003ba8:	687b      	ldr	r3, [r7, #4]
70003baa:	681b      	ldr	r3, [r3, #0]
70003bac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70003bae:	68ba      	ldr	r2, [r7, #8]
70003bb0:	68fb      	ldr	r3, [r7, #12]
70003bb2:	4313      	orrs	r3, r2
70003bb4:	687a      	ldr	r2, [r7, #4]
70003bb6:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
70003bba:	431a      	orrs	r2, r3
70003bbc:	687b      	ldr	r3, [r7, #4]
70003bbe:	681b      	ldr	r3, [r3, #0]
70003bc0:	430a      	orrs	r2, r1
70003bc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
70003bc4:	687b      	ldr	r3, [r7, #4]
70003bc6:	681b      	ldr	r3, [r3, #0]
70003bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003bca:	687b      	ldr	r3, [r7, #4]
70003bcc:	681b      	ldr	r3, [r3, #0]
70003bce:	f042 0206 	orr.w	r2, r2, #6
70003bd2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
70003bd4:	687b      	ldr	r3, [r7, #4]
70003bd6:	681b      	ldr	r3, [r3, #0]
70003bd8:	699a      	ldr	r2, [r3, #24]
70003bda:	687b      	ldr	r3, [r7, #4]
70003bdc:	681b      	ldr	r3, [r3, #0]
70003bde:	f042 0201 	orr.w	r2, r2, #1
70003be2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
70003be4:	687b      	ldr	r3, [r7, #4]
70003be6:	2200      	movs	r2, #0
70003be8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
70003bec:	687b      	ldr	r3, [r7, #4]
70003bee:	2201      	movs	r2, #1
70003bf0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
70003bf4:	2300      	movs	r3, #0
}
70003bf6:	4618      	mov	r0, r3
70003bf8:	3710      	adds	r7, #16
70003bfa:	46bd      	mov	sp, r7
70003bfc:	bd80      	pop	{r7, pc}
70003bfe:	bf00      	nop
70003c00:	f000f800 	.word	0xf000f800

70003c04 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
70003c04:	b5b0      	push	{r4, r5, r7, lr}
70003c06:	b084      	sub	sp, #16
70003c08:	af00      	add	r7, sp, #0
70003c0a:	60f8      	str	r0, [r7, #12]
70003c0c:	60b9      	str	r1, [r7, #8]
70003c0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
70003c10:	68fb      	ldr	r3, [r7, #12]
70003c12:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
70003c16:	2b01      	cmp	r3, #1
70003c18:	d101      	bne.n	70003c1e <HAL_LTDC_ConfigLayer+0x1a>
70003c1a:	2302      	movs	r3, #2
70003c1c:	e02c      	b.n	70003c78 <HAL_LTDC_ConfigLayer+0x74>
70003c1e:	68fb      	ldr	r3, [r7, #12]
70003c20:	2201      	movs	r2, #1
70003c22:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
70003c26:	68fb      	ldr	r3, [r7, #12]
70003c28:	2202      	movs	r2, #2
70003c2a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
70003c2e:	68fa      	ldr	r2, [r7, #12]
70003c30:	687b      	ldr	r3, [r7, #4]
70003c32:	2134      	movs	r1, #52	@ 0x34
70003c34:	fb01 f303 	mul.w	r3, r1, r3
70003c38:	4413      	add	r3, r2
70003c3a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
70003c3e:	68bb      	ldr	r3, [r7, #8]
70003c40:	4614      	mov	r4, r2
70003c42:	461d      	mov	r5, r3
70003c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
70003c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
70003c48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
70003c4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
70003c4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
70003c4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
70003c50:	682b      	ldr	r3, [r5, #0]
70003c52:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
70003c54:	687a      	ldr	r2, [r7, #4]
70003c56:	68b9      	ldr	r1, [r7, #8]
70003c58:	68f8      	ldr	r0, [r7, #12]
70003c5a:	f000 f811 	bl	70003c80 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
70003c5e:	68fb      	ldr	r3, [r7, #12]
70003c60:	681b      	ldr	r3, [r3, #0]
70003c62:	2201      	movs	r2, #1
70003c64:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
70003c66:	68fb      	ldr	r3, [r7, #12]
70003c68:	2201      	movs	r2, #1
70003c6a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
70003c6e:	68fb      	ldr	r3, [r7, #12]
70003c70:	2200      	movs	r2, #0
70003c72:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
70003c76:	2300      	movs	r3, #0
}
70003c78:	4618      	mov	r0, r3
70003c7a:	3710      	adds	r7, #16
70003c7c:	46bd      	mov	sp, r7
70003c7e:	bdb0      	pop	{r4, r5, r7, pc}

70003c80 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
70003c80:	b480      	push	{r7}
70003c82:	b089      	sub	sp, #36	@ 0x24
70003c84:	af00      	add	r7, sp, #0
70003c86:	60f8      	str	r0, [r7, #12]
70003c88:	60b9      	str	r1, [r7, #8]
70003c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
70003c8c:	68bb      	ldr	r3, [r7, #8]
70003c8e:	685a      	ldr	r2, [r3, #4]
70003c90:	68fb      	ldr	r3, [r7, #12]
70003c92:	681b      	ldr	r3, [r3, #0]
70003c94:	68db      	ldr	r3, [r3, #12]
70003c96:	0c1b      	lsrs	r3, r3, #16
70003c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
70003c9c:	4413      	add	r3, r2
70003c9e:	041b      	lsls	r3, r3, #16
70003ca0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
70003ca2:	68fb      	ldr	r3, [r7, #12]
70003ca4:	681b      	ldr	r3, [r3, #0]
70003ca6:	461a      	mov	r2, r3
70003ca8:	687b      	ldr	r3, [r7, #4]
70003caa:	01db      	lsls	r3, r3, #7
70003cac:	4413      	add	r3, r2
70003cae:	3384      	adds	r3, #132	@ 0x84
70003cb0:	685b      	ldr	r3, [r3, #4]
70003cb2:	68fa      	ldr	r2, [r7, #12]
70003cb4:	6812      	ldr	r2, [r2, #0]
70003cb6:	4611      	mov	r1, r2
70003cb8:	687a      	ldr	r2, [r7, #4]
70003cba:	01d2      	lsls	r2, r2, #7
70003cbc:	440a      	add	r2, r1
70003cbe:	3284      	adds	r2, #132	@ 0x84
70003cc0:	f003 23f0 	and.w	r3, r3, #4026593280	@ 0xf000f000
70003cc4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
70003cc6:	68bb      	ldr	r3, [r7, #8]
70003cc8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
70003cca:	68fb      	ldr	r3, [r7, #12]
70003ccc:	681b      	ldr	r3, [r3, #0]
70003cce:	68db      	ldr	r3, [r3, #12]
70003cd0:	0c1b      	lsrs	r3, r3, #16
70003cd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
70003cd6:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
70003cd8:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
70003cda:	68fb      	ldr	r3, [r7, #12]
70003cdc:	681b      	ldr	r3, [r3, #0]
70003cde:	4619      	mov	r1, r3
70003ce0:	687b      	ldr	r3, [r7, #4]
70003ce2:	01db      	lsls	r3, r3, #7
70003ce4:	440b      	add	r3, r1
70003ce6:	3384      	adds	r3, #132	@ 0x84
70003ce8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
70003cea:	69fb      	ldr	r3, [r7, #28]
70003cec:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
70003cee:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
70003cf0:	68bb      	ldr	r3, [r7, #8]
70003cf2:	68da      	ldr	r2, [r3, #12]
70003cf4:	68fb      	ldr	r3, [r7, #12]
70003cf6:	681b      	ldr	r3, [r3, #0]
70003cf8:	68db      	ldr	r3, [r3, #12]
70003cfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
70003cfe:	4413      	add	r3, r2
70003d00:	041b      	lsls	r3, r3, #16
70003d02:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
70003d04:	68fb      	ldr	r3, [r7, #12]
70003d06:	681b      	ldr	r3, [r3, #0]
70003d08:	461a      	mov	r2, r3
70003d0a:	687b      	ldr	r3, [r7, #4]
70003d0c:	01db      	lsls	r3, r3, #7
70003d0e:	4413      	add	r3, r2
70003d10:	3384      	adds	r3, #132	@ 0x84
70003d12:	689b      	ldr	r3, [r3, #8]
70003d14:	68fa      	ldr	r2, [r7, #12]
70003d16:	6812      	ldr	r2, [r2, #0]
70003d18:	4611      	mov	r1, r2
70003d1a:	687a      	ldr	r2, [r7, #4]
70003d1c:	01d2      	lsls	r2, r2, #7
70003d1e:	440a      	add	r2, r1
70003d20:	3284      	adds	r2, #132	@ 0x84
70003d22:	f003 23f8 	and.w	r3, r3, #4160813056	@ 0xf800f800
70003d26:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
70003d28:	68bb      	ldr	r3, [r7, #8]
70003d2a:	689a      	ldr	r2, [r3, #8]
70003d2c:	68fb      	ldr	r3, [r7, #12]
70003d2e:	681b      	ldr	r3, [r3, #0]
70003d30:	68db      	ldr	r3, [r3, #12]
70003d32:	f3c3 030a 	ubfx	r3, r3, #0, #11
70003d36:	4413      	add	r3, r2
70003d38:	1c5a      	adds	r2, r3, #1
70003d3a:	68fb      	ldr	r3, [r7, #12]
70003d3c:	681b      	ldr	r3, [r3, #0]
70003d3e:	4619      	mov	r1, r3
70003d40:	687b      	ldr	r3, [r7, #4]
70003d42:	01db      	lsls	r3, r3, #7
70003d44:	440b      	add	r3, r1
70003d46:	3384      	adds	r3, #132	@ 0x84
70003d48:	4619      	mov	r1, r3
70003d4a:	69fb      	ldr	r3, [r7, #28]
70003d4c:	4313      	orrs	r3, r2
70003d4e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
70003d50:	68fb      	ldr	r3, [r7, #12]
70003d52:	681b      	ldr	r3, [r3, #0]
70003d54:	461a      	mov	r2, r3
70003d56:	687b      	ldr	r3, [r7, #4]
70003d58:	01db      	lsls	r3, r3, #7
70003d5a:	4413      	add	r3, r2
70003d5c:	3384      	adds	r3, #132	@ 0x84
70003d5e:	691b      	ldr	r3, [r3, #16]
70003d60:	68fa      	ldr	r2, [r7, #12]
70003d62:	6812      	ldr	r2, [r2, #0]
70003d64:	4611      	mov	r1, r2
70003d66:	687a      	ldr	r2, [r7, #4]
70003d68:	01d2      	lsls	r2, r2, #7
70003d6a:	440a      	add	r2, r1
70003d6c:	3284      	adds	r2, #132	@ 0x84
70003d6e:	f023 0307 	bic.w	r3, r3, #7
70003d72:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
70003d74:	68fb      	ldr	r3, [r7, #12]
70003d76:	681b      	ldr	r3, [r3, #0]
70003d78:	461a      	mov	r2, r3
70003d7a:	687b      	ldr	r3, [r7, #4]
70003d7c:	01db      	lsls	r3, r3, #7
70003d7e:	4413      	add	r3, r2
70003d80:	3384      	adds	r3, #132	@ 0x84
70003d82:	461a      	mov	r2, r3
70003d84:	68bb      	ldr	r3, [r7, #8]
70003d86:	691b      	ldr	r3, [r3, #16]
70003d88:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
70003d8a:	68bb      	ldr	r3, [r7, #8]
70003d8c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
70003d90:	021b      	lsls	r3, r3, #8
70003d92:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
70003d94:	68bb      	ldr	r3, [r7, #8]
70003d96:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
70003d9a:	041b      	lsls	r3, r3, #16
70003d9c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
70003d9e:	68bb      	ldr	r3, [r7, #8]
70003da0:	699b      	ldr	r3, [r3, #24]
70003da2:	061b      	lsls	r3, r3, #24
70003da4:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
70003da6:	68bb      	ldr	r3, [r7, #8]
70003da8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
70003dac:	461a      	mov	r2, r3
70003dae:	69fb      	ldr	r3, [r7, #28]
70003db0:	431a      	orrs	r2, r3
70003db2:	69bb      	ldr	r3, [r7, #24]
70003db4:	431a      	orrs	r2, r3
70003db6:	68fb      	ldr	r3, [r7, #12]
70003db8:	681b      	ldr	r3, [r3, #0]
70003dba:	4619      	mov	r1, r3
70003dbc:	687b      	ldr	r3, [r7, #4]
70003dbe:	01db      	lsls	r3, r3, #7
70003dc0:	440b      	add	r3, r1
70003dc2:	3384      	adds	r3, #132	@ 0x84
70003dc4:	4619      	mov	r1, r3
70003dc6:	697b      	ldr	r3, [r7, #20]
70003dc8:	4313      	orrs	r3, r2
70003dca:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
70003dcc:	68fb      	ldr	r3, [r7, #12]
70003dce:	681b      	ldr	r3, [r3, #0]
70003dd0:	461a      	mov	r2, r3
70003dd2:	687b      	ldr	r3, [r7, #4]
70003dd4:	01db      	lsls	r3, r3, #7
70003dd6:	4413      	add	r3, r2
70003dd8:	3384      	adds	r3, #132	@ 0x84
70003dda:	695b      	ldr	r3, [r3, #20]
70003ddc:	68fa      	ldr	r2, [r7, #12]
70003dde:	6812      	ldr	r2, [r2, #0]
70003de0:	4611      	mov	r1, r2
70003de2:	687a      	ldr	r2, [r7, #4]
70003de4:	01d2      	lsls	r2, r2, #7
70003de6:	440a      	add	r2, r1
70003de8:	3284      	adds	r2, #132	@ 0x84
70003dea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
70003dee:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
70003df0:	68fb      	ldr	r3, [r7, #12]
70003df2:	681b      	ldr	r3, [r3, #0]
70003df4:	461a      	mov	r2, r3
70003df6:	687b      	ldr	r3, [r7, #4]
70003df8:	01db      	lsls	r3, r3, #7
70003dfa:	4413      	add	r3, r2
70003dfc:	3384      	adds	r3, #132	@ 0x84
70003dfe:	461a      	mov	r2, r3
70003e00:	68bb      	ldr	r3, [r7, #8]
70003e02:	695b      	ldr	r3, [r3, #20]
70003e04:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
70003e06:	68fb      	ldr	r3, [r7, #12]
70003e08:	681b      	ldr	r3, [r3, #0]
70003e0a:	461a      	mov	r2, r3
70003e0c:	687b      	ldr	r3, [r7, #4]
70003e0e:	01db      	lsls	r3, r3, #7
70003e10:	4413      	add	r3, r2
70003e12:	3384      	adds	r3, #132	@ 0x84
70003e14:	69da      	ldr	r2, [r3, #28]
70003e16:	68fb      	ldr	r3, [r7, #12]
70003e18:	681b      	ldr	r3, [r3, #0]
70003e1a:	4619      	mov	r1, r3
70003e1c:	687b      	ldr	r3, [r7, #4]
70003e1e:	01db      	lsls	r3, r3, #7
70003e20:	440b      	add	r3, r1
70003e22:	3384      	adds	r3, #132	@ 0x84
70003e24:	4619      	mov	r1, r3
70003e26:	4b4f      	ldr	r3, [pc, #316]	@ (70003f64 <LTDC_SetConfig+0x2e4>)
70003e28:	4013      	ands	r3, r2
70003e2a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
70003e2c:	68bb      	ldr	r3, [r7, #8]
70003e2e:	69da      	ldr	r2, [r3, #28]
70003e30:	68bb      	ldr	r3, [r7, #8]
70003e32:	6a1b      	ldr	r3, [r3, #32]
70003e34:	68f9      	ldr	r1, [r7, #12]
70003e36:	6809      	ldr	r1, [r1, #0]
70003e38:	4608      	mov	r0, r1
70003e3a:	6879      	ldr	r1, [r7, #4]
70003e3c:	01c9      	lsls	r1, r1, #7
70003e3e:	4401      	add	r1, r0
70003e40:	3184      	adds	r1, #132	@ 0x84
70003e42:	4313      	orrs	r3, r2
70003e44:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
70003e46:	68fb      	ldr	r3, [r7, #12]
70003e48:	681b      	ldr	r3, [r3, #0]
70003e4a:	461a      	mov	r2, r3
70003e4c:	687b      	ldr	r3, [r7, #4]
70003e4e:	01db      	lsls	r3, r3, #7
70003e50:	4413      	add	r3, r2
70003e52:	3384      	adds	r3, #132	@ 0x84
70003e54:	461a      	mov	r2, r3
70003e56:	68bb      	ldr	r3, [r7, #8]
70003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003e5a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
70003e5c:	68bb      	ldr	r3, [r7, #8]
70003e5e:	691b      	ldr	r3, [r3, #16]
70003e60:	2b00      	cmp	r3, #0
70003e62:	d102      	bne.n	70003e6a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
70003e64:	2304      	movs	r3, #4
70003e66:	61fb      	str	r3, [r7, #28]
70003e68:	e01b      	b.n	70003ea2 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
70003e6a:	68bb      	ldr	r3, [r7, #8]
70003e6c:	691b      	ldr	r3, [r3, #16]
70003e6e:	2b01      	cmp	r3, #1
70003e70:	d102      	bne.n	70003e78 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
70003e72:	2303      	movs	r3, #3
70003e74:	61fb      	str	r3, [r7, #28]
70003e76:	e014      	b.n	70003ea2 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
70003e78:	68bb      	ldr	r3, [r7, #8]
70003e7a:	691b      	ldr	r3, [r3, #16]
70003e7c:	2b04      	cmp	r3, #4
70003e7e:	d00b      	beq.n	70003e98 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
70003e80:	68bb      	ldr	r3, [r7, #8]
70003e82:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
70003e84:	2b02      	cmp	r3, #2
70003e86:	d007      	beq.n	70003e98 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
70003e88:	68bb      	ldr	r3, [r7, #8]
70003e8a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
70003e8c:	2b03      	cmp	r3, #3
70003e8e:	d003      	beq.n	70003e98 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
70003e90:	68bb      	ldr	r3, [r7, #8]
70003e92:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
70003e94:	2b07      	cmp	r3, #7
70003e96:	d102      	bne.n	70003e9e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
70003e98:	2302      	movs	r3, #2
70003e9a:	61fb      	str	r3, [r7, #28]
70003e9c:	e001      	b.n	70003ea2 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
70003e9e:	2301      	movs	r3, #1
70003ea0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
70003ea2:	68fb      	ldr	r3, [r7, #12]
70003ea4:	681b      	ldr	r3, [r3, #0]
70003ea6:	461a      	mov	r2, r3
70003ea8:	687b      	ldr	r3, [r7, #4]
70003eaa:	01db      	lsls	r3, r3, #7
70003eac:	4413      	add	r3, r2
70003eae:	3384      	adds	r3, #132	@ 0x84
70003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003eb2:	68fa      	ldr	r2, [r7, #12]
70003eb4:	6812      	ldr	r2, [r2, #0]
70003eb6:	4611      	mov	r1, r2
70003eb8:	687a      	ldr	r2, [r7, #4]
70003eba:	01d2      	lsls	r2, r2, #7
70003ebc:	440a      	add	r2, r1
70003ebe:	3284      	adds	r2, #132	@ 0x84
70003ec0:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
70003ec4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
70003ec6:	68bb      	ldr	r3, [r7, #8]
70003ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003eca:	69fa      	ldr	r2, [r7, #28]
70003ecc:	fb02 f303 	mul.w	r3, r2, r3
70003ed0:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
70003ed2:	68bb      	ldr	r3, [r7, #8]
70003ed4:	6859      	ldr	r1, [r3, #4]
70003ed6:	68bb      	ldr	r3, [r7, #8]
70003ed8:	681b      	ldr	r3, [r3, #0]
70003eda:	1acb      	subs	r3, r1, r3
70003edc:	69f9      	ldr	r1, [r7, #28]
70003ede:	fb01 f303 	mul.w	r3, r1, r3
70003ee2:	3307      	adds	r3, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
70003ee4:	68f9      	ldr	r1, [r7, #12]
70003ee6:	6809      	ldr	r1, [r1, #0]
70003ee8:	4608      	mov	r0, r1
70003eea:	6879      	ldr	r1, [r7, #4]
70003eec:	01c9      	lsls	r1, r1, #7
70003eee:	4401      	add	r1, r0
70003ef0:	3184      	adds	r1, #132	@ 0x84
70003ef2:	4313      	orrs	r3, r2
70003ef4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
70003ef6:	68fb      	ldr	r3, [r7, #12]
70003ef8:	681b      	ldr	r3, [r3, #0]
70003efa:	461a      	mov	r2, r3
70003efc:	687b      	ldr	r3, [r7, #4]
70003efe:	01db      	lsls	r3, r3, #7
70003f00:	4413      	add	r3, r2
70003f02:	3384      	adds	r3, #132	@ 0x84
70003f04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
70003f06:	68fb      	ldr	r3, [r7, #12]
70003f08:	681b      	ldr	r3, [r3, #0]
70003f0a:	4619      	mov	r1, r3
70003f0c:	687b      	ldr	r3, [r7, #4]
70003f0e:	01db      	lsls	r3, r3, #7
70003f10:	440b      	add	r3, r1
70003f12:	3384      	adds	r3, #132	@ 0x84
70003f14:	4619      	mov	r1, r3
70003f16:	4b14      	ldr	r3, [pc, #80]	@ (70003f68 <LTDC_SetConfig+0x2e8>)
70003f18:	4013      	ands	r3, r2
70003f1a:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
70003f1c:	68fb      	ldr	r3, [r7, #12]
70003f1e:	681b      	ldr	r3, [r3, #0]
70003f20:	461a      	mov	r2, r3
70003f22:	687b      	ldr	r3, [r7, #4]
70003f24:	01db      	lsls	r3, r3, #7
70003f26:	4413      	add	r3, r2
70003f28:	3384      	adds	r3, #132	@ 0x84
70003f2a:	461a      	mov	r2, r3
70003f2c:	68bb      	ldr	r3, [r7, #8]
70003f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003f30:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
70003f32:	68fb      	ldr	r3, [r7, #12]
70003f34:	681b      	ldr	r3, [r3, #0]
70003f36:	461a      	mov	r2, r3
70003f38:	687b      	ldr	r3, [r7, #4]
70003f3a:	01db      	lsls	r3, r3, #7
70003f3c:	4413      	add	r3, r2
70003f3e:	3384      	adds	r3, #132	@ 0x84
70003f40:	681b      	ldr	r3, [r3, #0]
70003f42:	68fa      	ldr	r2, [r7, #12]
70003f44:	6812      	ldr	r2, [r2, #0]
70003f46:	4611      	mov	r1, r2
70003f48:	687a      	ldr	r2, [r7, #4]
70003f4a:	01d2      	lsls	r2, r2, #7
70003f4c:	440a      	add	r2, r1
70003f4e:	3284      	adds	r2, #132	@ 0x84
70003f50:	f043 0301 	orr.w	r3, r3, #1
70003f54:	6013      	str	r3, [r2, #0]
}
70003f56:	bf00      	nop
70003f58:	3724      	adds	r7, #36	@ 0x24
70003f5a:	46bd      	mov	sp, r7
70003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
70003f60:	4770      	bx	lr
70003f62:	bf00      	nop
70003f64:	fffff8f8 	.word	0xfffff8f8
70003f68:	fffff800 	.word	0xfffff800

70003f6c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
70003f6c:	b580      	push	{r7, lr}
70003f6e:	b082      	sub	sp, #8
70003f70:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
70003f72:	4b0f      	ldr	r3, [pc, #60]	@ (70003fb0 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003f74:	68db      	ldr	r3, [r3, #12]
70003f76:	4a0e      	ldr	r2, [pc, #56]	@ (70003fb0 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003f78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
70003f7c:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
70003f7e:	f7fe fd7b 	bl	70002a78 <HAL_GetTick>
70003f82:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003f84:	e009      	b.n	70003f9a <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
70003f86:	f7fe fd77 	bl	70002a78 <HAL_GetTick>
70003f8a:	4602      	mov	r2, r0
70003f8c:	687b      	ldr	r3, [r7, #4]
70003f8e:	1ad3      	subs	r3, r2, r3
70003f90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
70003f94:	d901      	bls.n	70003f9a <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
70003f96:	2301      	movs	r3, #1
70003f98:	e006      	b.n	70003fa8 <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003f9a:	4b05      	ldr	r3, [pc, #20]	@ (70003fb0 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003f9c:	68db      	ldr	r3, [r3, #12]
70003f9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70003fa2:	2b00      	cmp	r3, #0
70003fa4:	d0ef      	beq.n	70003f86 <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
70003fa6:	2300      	movs	r3, #0
}
70003fa8:	4618      	mov	r0, r3
70003faa:	3708      	adds	r7, #8
70003fac:	46bd      	mov	sp, r7
70003fae:	bd80      	pop	{r7, pc}
70003fb0:	58024800 	.word	0x58024800

70003fb4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
70003fb4:	b580      	push	{r7, lr}
70003fb6:	b088      	sub	sp, #32
70003fb8:	af00      	add	r7, sp, #0
70003fba:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
70003fbc:	687b      	ldr	r3, [r7, #4]
70003fbe:	2b00      	cmp	r3, #0
70003fc0:	d101      	bne.n	70003fc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
70003fc2:	2301      	movs	r3, #1
70003fc4:	e328      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
70003fc6:	4b97      	ldr	r3, [pc, #604]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70003fc8:	691b      	ldr	r3, [r3, #16]
70003fca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003fce:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
70003fd0:	4b94      	ldr	r3, [pc, #592]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70003fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003fd4:	f003 0303 	and.w	r3, r3, #3
70003fd8:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
70003fda:	4b92      	ldr	r3, [pc, #584]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70003fdc:	681b      	ldr	r3, [r3, #0]
70003fde:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
70003fe2:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
70003fe4:	687b      	ldr	r3, [r7, #4]
70003fe6:	681b      	ldr	r3, [r3, #0]
70003fe8:	f003 0301 	and.w	r3, r3, #1
70003fec:	2b00      	cmp	r3, #0
70003fee:	f000 809c 	beq.w	7000412a <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
70003ff2:	69fb      	ldr	r3, [r7, #28]
70003ff4:	2b10      	cmp	r3, #16
70003ff6:	d005      	beq.n	70004004 <HAL_RCC_OscConfig+0x50>
70003ff8:	697b      	ldr	r3, [r7, #20]
70003ffa:	2b00      	cmp	r3, #0
70003ffc:	d009      	beq.n	70004012 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
70003ffe:	69bb      	ldr	r3, [r7, #24]
70004000:	2b02      	cmp	r3, #2
70004002:	d106      	bne.n	70004012 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
70004004:	687b      	ldr	r3, [r7, #4]
70004006:	685b      	ldr	r3, [r3, #4]
70004008:	2b00      	cmp	r3, #0
7000400a:	f040 808e 	bne.w	7000412a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
7000400e:	2301      	movs	r3, #1
70004010:	e302      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
70004012:	687b      	ldr	r3, [r7, #4]
70004014:	685b      	ldr	r3, [r3, #4]
70004016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
7000401a:	d106      	bne.n	7000402a <HAL_RCC_OscConfig+0x76>
7000401c:	4b81      	ldr	r3, [pc, #516]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
7000401e:	681b      	ldr	r3, [r3, #0]
70004020:	4a80      	ldr	r2, [pc, #512]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004026:	6013      	str	r3, [r2, #0]
70004028:	e058      	b.n	700040dc <HAL_RCC_OscConfig+0x128>
7000402a:	687b      	ldr	r3, [r7, #4]
7000402c:	685b      	ldr	r3, [r3, #4]
7000402e:	2b00      	cmp	r3, #0
70004030:	d112      	bne.n	70004058 <HAL_RCC_OscConfig+0xa4>
70004032:	4b7c      	ldr	r3, [pc, #496]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004034:	681b      	ldr	r3, [r3, #0]
70004036:	4a7b      	ldr	r2, [pc, #492]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004038:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000403c:	6013      	str	r3, [r2, #0]
7000403e:	4b79      	ldr	r3, [pc, #484]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004040:	681b      	ldr	r3, [r3, #0]
70004042:	4a78      	ldr	r2, [pc, #480]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004044:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70004048:	6013      	str	r3, [r2, #0]
7000404a:	4b76      	ldr	r3, [pc, #472]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
7000404c:	681b      	ldr	r3, [r3, #0]
7000404e:	4a75      	ldr	r2, [pc, #468]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004050:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70004054:	6013      	str	r3, [r2, #0]
70004056:	e041      	b.n	700040dc <HAL_RCC_OscConfig+0x128>
70004058:	687b      	ldr	r3, [r7, #4]
7000405a:	685b      	ldr	r3, [r3, #4]
7000405c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004060:	d112      	bne.n	70004088 <HAL_RCC_OscConfig+0xd4>
70004062:	4b70      	ldr	r3, [pc, #448]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004064:	681b      	ldr	r3, [r3, #0]
70004066:	4a6f      	ldr	r2, [pc, #444]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
7000406c:	6013      	str	r3, [r2, #0]
7000406e:	4b6d      	ldr	r3, [pc, #436]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004070:	681b      	ldr	r3, [r3, #0]
70004072:	4a6c      	ldr	r2, [pc, #432]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004074:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70004078:	6013      	str	r3, [r2, #0]
7000407a:	4b6a      	ldr	r3, [pc, #424]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
7000407c:	681b      	ldr	r3, [r3, #0]
7000407e:	4a69      	ldr	r2, [pc, #420]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004084:	6013      	str	r3, [r2, #0]
70004086:	e029      	b.n	700040dc <HAL_RCC_OscConfig+0x128>
70004088:	687b      	ldr	r3, [r7, #4]
7000408a:	685b      	ldr	r3, [r3, #4]
7000408c:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
70004090:	d112      	bne.n	700040b8 <HAL_RCC_OscConfig+0x104>
70004092:	4b64      	ldr	r3, [pc, #400]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004094:	681b      	ldr	r3, [r3, #0]
70004096:	4a63      	ldr	r2, [pc, #396]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004098:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
7000409c:	6013      	str	r3, [r2, #0]
7000409e:	4b61      	ldr	r3, [pc, #388]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040a0:	681b      	ldr	r3, [r3, #0]
700040a2:	4a60      	ldr	r2, [pc, #384]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700040a8:	6013      	str	r3, [r2, #0]
700040aa:	4b5e      	ldr	r3, [pc, #376]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040ac:	681b      	ldr	r3, [r3, #0]
700040ae:	4a5d      	ldr	r2, [pc, #372]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700040b4:	6013      	str	r3, [r2, #0]
700040b6:	e011      	b.n	700040dc <HAL_RCC_OscConfig+0x128>
700040b8:	4b5a      	ldr	r3, [pc, #360]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040ba:	681b      	ldr	r3, [r3, #0]
700040bc:	4a59      	ldr	r2, [pc, #356]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700040c2:	6013      	str	r3, [r2, #0]
700040c4:	4b57      	ldr	r3, [pc, #348]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040c6:	681b      	ldr	r3, [r3, #0]
700040c8:	4a56      	ldr	r2, [pc, #344]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
700040ce:	6013      	str	r3, [r2, #0]
700040d0:	4b54      	ldr	r3, [pc, #336]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040d2:	681b      	ldr	r3, [r3, #0]
700040d4:	4a53      	ldr	r2, [pc, #332]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700040d6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700040da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700040dc:	f7fe fccc 	bl	70002a78 <HAL_GetTick>
700040e0:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
700040e2:	687b      	ldr	r3, [r7, #4]
700040e4:	685b      	ldr	r3, [r3, #4]
700040e6:	2b00      	cmp	r3, #0
700040e8:	d019      	beq.n	7000411e <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
700040ea:	e008      	b.n	700040fe <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
700040ec:	f7fe fcc4 	bl	70002a78 <HAL_GetTick>
700040f0:	4602      	mov	r2, r0
700040f2:	693b      	ldr	r3, [r7, #16]
700040f4:	1ad3      	subs	r3, r2, r3
700040f6:	2b64      	cmp	r3, #100	@ 0x64
700040f8:	d901      	bls.n	700040fe <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
700040fa:	2303      	movs	r3, #3
700040fc:	e28c      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
700040fe:	4b49      	ldr	r3, [pc, #292]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004100:	681b      	ldr	r3, [r3, #0]
70004102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004106:	2b00      	cmp	r3, #0
70004108:	d0f0      	beq.n	700040ec <HAL_RCC_OscConfig+0x138>
7000410a:	e00e      	b.n	7000412a <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
7000410c:	f7fe fcb4 	bl	70002a78 <HAL_GetTick>
70004110:	4602      	mov	r2, r0
70004112:	693b      	ldr	r3, [r7, #16]
70004114:	1ad3      	subs	r3, r2, r3
70004116:	2b64      	cmp	r3, #100	@ 0x64
70004118:	d901      	bls.n	7000411e <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
7000411a:	2303      	movs	r3, #3
7000411c:	e27c      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000411e:	4b41      	ldr	r3, [pc, #260]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004120:	681b      	ldr	r3, [r3, #0]
70004122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004126:	2b00      	cmp	r3, #0
70004128:	d1f0      	bne.n	7000410c <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
7000412a:	687b      	ldr	r3, [r7, #4]
7000412c:	681b      	ldr	r3, [r3, #0]
7000412e:	f003 0302 	and.w	r3, r3, #2
70004132:	2b00      	cmp	r3, #0
70004134:	f000 809e 	beq.w	70004274 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
70004138:	69fb      	ldr	r3, [r7, #28]
7000413a:	2b00      	cmp	r3, #0
7000413c:	d005      	beq.n	7000414a <HAL_RCC_OscConfig+0x196>
7000413e:	697b      	ldr	r3, [r7, #20]
70004140:	2b00      	cmp	r3, #0
70004142:	d047      	beq.n	700041d4 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
70004144:	69bb      	ldr	r3, [r7, #24]
70004146:	2b00      	cmp	r3, #0
70004148:	d144      	bne.n	700041d4 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
7000414a:	687b      	ldr	r3, [r7, #4]
7000414c:	68db      	ldr	r3, [r3, #12]
7000414e:	2b00      	cmp	r3, #0
70004150:	d101      	bne.n	70004156 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
70004152:	2301      	movs	r3, #1
70004154:	e260      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
70004156:	4b33      	ldr	r3, [pc, #204]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004158:	681b      	ldr	r3, [r3, #0]
7000415a:	f003 0318 	and.w	r3, r3, #24
7000415e:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70004160:	69bb      	ldr	r3, [r7, #24]
70004162:	2b00      	cmp	r3, #0
70004164:	d109      	bne.n	7000417a <HAL_RCC_OscConfig+0x1c6>
70004166:	697b      	ldr	r3, [r7, #20]
70004168:	2b00      	cmp	r3, #0
7000416a:	d006      	beq.n	7000417a <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
7000416c:	687b      	ldr	r3, [r7, #4]
7000416e:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70004170:	68fa      	ldr	r2, [r7, #12]
70004172:	429a      	cmp	r2, r3
70004174:	d001      	beq.n	7000417a <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
70004176:	2301      	movs	r3, #1
70004178:	e24e      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
7000417a:	4b2a      	ldr	r3, [pc, #168]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
7000417c:	681b      	ldr	r3, [r3, #0]
7000417e:	f023 0219 	bic.w	r2, r3, #25
70004182:	687b      	ldr	r3, [r7, #4]
70004184:	691b      	ldr	r3, [r3, #16]
70004186:	4313      	orrs	r3, r2
70004188:	4a26      	ldr	r2, [pc, #152]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
7000418a:	f043 0301 	orr.w	r3, r3, #1
7000418e:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
70004190:	69fb      	ldr	r3, [r7, #28]
70004192:	2b00      	cmp	r3, #0
70004194:	d109      	bne.n	700041aa <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70004196:	4b23      	ldr	r3, [pc, #140]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004198:	681b      	ldr	r3, [r3, #0]
7000419a:	08db      	lsrs	r3, r3, #3
7000419c:	f003 0303 	and.w	r3, r3, #3
700041a0:	4a21      	ldr	r2, [pc, #132]	@ (70004228 <HAL_RCC_OscConfig+0x274>)
700041a2:	fa22 f303 	lsr.w	r3, r2, r3
700041a6:	4a21      	ldr	r2, [pc, #132]	@ (7000422c <HAL_RCC_OscConfig+0x278>)
700041a8:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
700041aa:	4b21      	ldr	r3, [pc, #132]	@ (70004230 <HAL_RCC_OscConfig+0x27c>)
700041ac:	681b      	ldr	r3, [r3, #0]
700041ae:	4618      	mov	r0, r3
700041b0:	f7fe fc12 	bl	700029d8 <HAL_InitTick>
700041b4:	4603      	mov	r3, r0
700041b6:	2b00      	cmp	r3, #0
700041b8:	d001      	beq.n	700041be <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
700041ba:	2301      	movs	r3, #1
700041bc:	e22c      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
700041be:	4b19      	ldr	r3, [pc, #100]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700041c0:	685b      	ldr	r3, [r3, #4]
700041c2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
700041c6:	687b      	ldr	r3, [r7, #4]
700041c8:	695b      	ldr	r3, [r3, #20]
700041ca:	061b      	lsls	r3, r3, #24
700041cc:	4915      	ldr	r1, [pc, #84]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700041ce:	4313      	orrs	r3, r2
700041d0:	604b      	str	r3, [r1, #4]
700041d2:	e04f      	b.n	70004274 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
700041d4:	687b      	ldr	r3, [r7, #4]
700041d6:	68db      	ldr	r3, [r3, #12]
700041d8:	2b00      	cmp	r3, #0
700041da:	d032      	beq.n	70004242 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
700041dc:	4b11      	ldr	r3, [pc, #68]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700041de:	681b      	ldr	r3, [r3, #0]
700041e0:	f023 0219 	bic.w	r2, r3, #25
700041e4:	687b      	ldr	r3, [r7, #4]
700041e6:	68d9      	ldr	r1, [r3, #12]
700041e8:	687b      	ldr	r3, [r7, #4]
700041ea:	691b      	ldr	r3, [r3, #16]
700041ec:	430b      	orrs	r3, r1
700041ee:	490d      	ldr	r1, [pc, #52]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700041f0:	4313      	orrs	r3, r2
700041f2:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
700041f4:	4b0b      	ldr	r3, [pc, #44]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
700041f6:	685b      	ldr	r3, [r3, #4]
700041f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
700041fc:	687b      	ldr	r3, [r7, #4]
700041fe:	695b      	ldr	r3, [r3, #20]
70004200:	061b      	lsls	r3, r3, #24
70004202:	4908      	ldr	r1, [pc, #32]	@ (70004224 <HAL_RCC_OscConfig+0x270>)
70004204:	4313      	orrs	r3, r2
70004206:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70004208:	f7fe fc36 	bl	70002a78 <HAL_GetTick>
7000420c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
7000420e:	e011      	b.n	70004234 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70004210:	f7fe fc32 	bl	70002a78 <HAL_GetTick>
70004214:	4602      	mov	r2, r0
70004216:	693b      	ldr	r3, [r7, #16]
70004218:	1ad3      	subs	r3, r2, r3
7000421a:	2b01      	cmp	r3, #1
7000421c:	d90a      	bls.n	70004234 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
7000421e:	2303      	movs	r3, #3
70004220:	e1fa      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
70004222:	bf00      	nop
70004224:	58024400 	.word	0x58024400
70004228:	03d09000 	.word	0x03d09000
7000422c:	24000000 	.word	0x24000000
70004230:	24000004 	.word	0x24000004
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70004234:	4b95      	ldr	r3, [pc, #596]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004236:	681b      	ldr	r3, [r3, #0]
70004238:	f003 0304 	and.w	r3, r3, #4
7000423c:	2b00      	cmp	r3, #0
7000423e:	d0e7      	beq.n	70004210 <HAL_RCC_OscConfig+0x25c>
70004240:	e018      	b.n	70004274 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
70004242:	4b92      	ldr	r3, [pc, #584]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004244:	681b      	ldr	r3, [r3, #0]
70004246:	4a91      	ldr	r2, [pc, #580]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004248:	f023 0301 	bic.w	r3, r3, #1
7000424c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000424e:	f7fe fc13 	bl	70002a78 <HAL_GetTick>
70004252:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70004254:	e008      	b.n	70004268 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70004256:	f7fe fc0f 	bl	70002a78 <HAL_GetTick>
7000425a:	4602      	mov	r2, r0
7000425c:	693b      	ldr	r3, [r7, #16]
7000425e:	1ad3      	subs	r3, r2, r3
70004260:	2b01      	cmp	r3, #1
70004262:	d901      	bls.n	70004268 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
70004264:	2303      	movs	r3, #3
70004266:	e1d7      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70004268:	4b88      	ldr	r3, [pc, #544]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000426a:	681b      	ldr	r3, [r3, #0]
7000426c:	f003 0304 	and.w	r3, r3, #4
70004270:	2b00      	cmp	r3, #0
70004272:	d1f0      	bne.n	70004256 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
70004274:	687b      	ldr	r3, [r7, #4]
70004276:	681b      	ldr	r3, [r3, #0]
70004278:	f003 0310 	and.w	r3, r3, #16
7000427c:	2b00      	cmp	r3, #0
7000427e:	d045      	beq.n	7000430c <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
70004280:	69fb      	ldr	r3, [r7, #28]
70004282:	2b08      	cmp	r3, #8
70004284:	d005      	beq.n	70004292 <HAL_RCC_OscConfig+0x2de>
70004286:	697b      	ldr	r3, [r7, #20]
70004288:	2b00      	cmp	r3, #0
7000428a:	d008      	beq.n	7000429e <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
7000428c:	69bb      	ldr	r3, [r7, #24]
7000428e:	2b01      	cmp	r3, #1
70004290:	d105      	bne.n	7000429e <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
70004292:	687b      	ldr	r3, [r7, #4]
70004294:	6a1b      	ldr	r3, [r3, #32]
70004296:	2b00      	cmp	r3, #0
70004298:	d138      	bne.n	7000430c <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
7000429a:	2301      	movs	r3, #1
7000429c:	e1bc      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
7000429e:	687b      	ldr	r3, [r7, #4]
700042a0:	6a1b      	ldr	r3, [r3, #32]
700042a2:	2b00      	cmp	r3, #0
700042a4:	d019      	beq.n	700042da <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
700042a6:	4b79      	ldr	r3, [pc, #484]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700042a8:	681b      	ldr	r3, [r3, #0]
700042aa:	4a78      	ldr	r2, [pc, #480]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700042ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
700042b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700042b2:	f7fe fbe1 	bl	70002a78 <HAL_GetTick>
700042b6:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
700042b8:	e008      	b.n	700042cc <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
700042ba:	f7fe fbdd 	bl	70002a78 <HAL_GetTick>
700042be:	4602      	mov	r2, r0
700042c0:	693b      	ldr	r3, [r7, #16]
700042c2:	1ad3      	subs	r3, r2, r3
700042c4:	2b01      	cmp	r3, #1
700042c6:	d901      	bls.n	700042cc <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
700042c8:	2303      	movs	r3, #3
700042ca:	e1a5      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
700042cc:	4b6f      	ldr	r3, [pc, #444]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700042ce:	681b      	ldr	r3, [r3, #0]
700042d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700042d4:	2b00      	cmp	r3, #0
700042d6:	d0f0      	beq.n	700042ba <HAL_RCC_OscConfig+0x306>
700042d8:	e018      	b.n	7000430c <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
700042da:	4b6c      	ldr	r3, [pc, #432]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700042dc:	681b      	ldr	r3, [r3, #0]
700042de:	4a6b      	ldr	r2, [pc, #428]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700042e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700042e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700042e6:	f7fe fbc7 	bl	70002a78 <HAL_GetTick>
700042ea:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700042ec:	e008      	b.n	70004300 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
700042ee:	f7fe fbc3 	bl	70002a78 <HAL_GetTick>
700042f2:	4602      	mov	r2, r0
700042f4:	693b      	ldr	r3, [r7, #16]
700042f6:	1ad3      	subs	r3, r2, r3
700042f8:	2b01      	cmp	r3, #1
700042fa:	d901      	bls.n	70004300 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
700042fc:	2303      	movs	r3, #3
700042fe:	e18b      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70004300:	4b62      	ldr	r3, [pc, #392]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004302:	681b      	ldr	r3, [r3, #0]
70004304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004308:	2b00      	cmp	r3, #0
7000430a:	d1f0      	bne.n	700042ee <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
7000430c:	687b      	ldr	r3, [r7, #4]
7000430e:	681b      	ldr	r3, [r3, #0]
70004310:	f003 0308 	and.w	r3, r3, #8
70004314:	2b00      	cmp	r3, #0
70004316:	d036      	beq.n	70004386 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
70004318:	687b      	ldr	r3, [r7, #4]
7000431a:	699b      	ldr	r3, [r3, #24]
7000431c:	2b00      	cmp	r3, #0
7000431e:	d019      	beq.n	70004354 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
70004320:	4b5a      	ldr	r3, [pc, #360]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70004324:	4a59      	ldr	r2, [pc, #356]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004326:	f043 0301 	orr.w	r3, r3, #1
7000432a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000432c:	f7fe fba4 	bl	70002a78 <HAL_GetTick>
70004330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70004332:	e008      	b.n	70004346 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70004334:	f7fe fba0 	bl	70002a78 <HAL_GetTick>
70004338:	4602      	mov	r2, r0
7000433a:	693b      	ldr	r3, [r7, #16]
7000433c:	1ad3      	subs	r3, r2, r3
7000433e:	2b01      	cmp	r3, #1
70004340:	d901      	bls.n	70004346 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
70004342:	2303      	movs	r3, #3
70004344:	e168      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70004346:	4b51      	ldr	r3, [pc, #324]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000434a:	f003 0302 	and.w	r3, r3, #2
7000434e:	2b00      	cmp	r3, #0
70004350:	d0f0      	beq.n	70004334 <HAL_RCC_OscConfig+0x380>
70004352:	e018      	b.n	70004386 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
70004354:	4b4d      	ldr	r3, [pc, #308]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004356:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70004358:	4a4c      	ldr	r2, [pc, #304]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000435a:	f023 0301 	bic.w	r3, r3, #1
7000435e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70004360:	f7fe fb8a 	bl	70002a78 <HAL_GetTick>
70004364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70004366:	e008      	b.n	7000437a <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70004368:	f7fe fb86 	bl	70002a78 <HAL_GetTick>
7000436c:	4602      	mov	r2, r0
7000436e:	693b      	ldr	r3, [r7, #16]
70004370:	1ad3      	subs	r3, r2, r3
70004372:	2b01      	cmp	r3, #1
70004374:	d901      	bls.n	7000437a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
70004376:	2303      	movs	r3, #3
70004378:	e14e      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
7000437a:	4b44      	ldr	r3, [pc, #272]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000437c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000437e:	f003 0302 	and.w	r3, r3, #2
70004382:	2b00      	cmp	r3, #0
70004384:	d1f0      	bne.n	70004368 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70004386:	687b      	ldr	r3, [r7, #4]
70004388:	681b      	ldr	r3, [r3, #0]
7000438a:	f003 0320 	and.w	r3, r3, #32
7000438e:	2b00      	cmp	r3, #0
70004390:	d036      	beq.n	70004400 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
70004392:	687b      	ldr	r3, [r7, #4]
70004394:	69db      	ldr	r3, [r3, #28]
70004396:	2b00      	cmp	r3, #0
70004398:	d019      	beq.n	700043ce <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
7000439a:	4b3c      	ldr	r3, [pc, #240]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000439c:	681b      	ldr	r3, [r3, #0]
7000439e:	4a3b      	ldr	r2, [pc, #236]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700043a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
700043a4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
700043a6:	f7fe fb67 	bl	70002a78 <HAL_GetTick>
700043aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
700043ac:	e008      	b.n	700043c0 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
700043ae:	f7fe fb63 	bl	70002a78 <HAL_GetTick>
700043b2:	4602      	mov	r2, r0
700043b4:	693b      	ldr	r3, [r7, #16]
700043b6:	1ad3      	subs	r3, r2, r3
700043b8:	2b01      	cmp	r3, #1
700043ba:	d901      	bls.n	700043c0 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
700043bc:	2303      	movs	r3, #3
700043be:	e12b      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
700043c0:	4b32      	ldr	r3, [pc, #200]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700043c2:	681b      	ldr	r3, [r3, #0]
700043c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700043c8:	2b00      	cmp	r3, #0
700043ca:	d0f0      	beq.n	700043ae <HAL_RCC_OscConfig+0x3fa>
700043cc:	e018      	b.n	70004400 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
700043ce:	4b2f      	ldr	r3, [pc, #188]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700043d0:	681b      	ldr	r3, [r3, #0]
700043d2:	4a2e      	ldr	r2, [pc, #184]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700043d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
700043d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
700043da:	f7fe fb4d 	bl	70002a78 <HAL_GetTick>
700043de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
700043e0:	e008      	b.n	700043f4 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
700043e2:	f7fe fb49 	bl	70002a78 <HAL_GetTick>
700043e6:	4602      	mov	r2, r0
700043e8:	693b      	ldr	r3, [r7, #16]
700043ea:	1ad3      	subs	r3, r2, r3
700043ec:	2b01      	cmp	r3, #1
700043ee:	d901      	bls.n	700043f4 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
700043f0:	2303      	movs	r3, #3
700043f2:	e111      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
700043f4:	4b25      	ldr	r3, [pc, #148]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
700043f6:	681b      	ldr	r3, [r3, #0]
700043f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700043fc:	2b00      	cmp	r3, #0
700043fe:	d1f0      	bne.n	700043e2 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
70004400:	687b      	ldr	r3, [r7, #4]
70004402:	681b      	ldr	r3, [r3, #0]
70004404:	f003 0304 	and.w	r3, r3, #4
70004408:	2b00      	cmp	r3, #0
7000440a:	f000 809b 	beq.w	70004544 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
7000440e:	4b20      	ldr	r3, [pc, #128]	@ (70004490 <HAL_RCC_OscConfig+0x4dc>)
70004410:	681b      	ldr	r3, [r3, #0]
70004412:	4a1f      	ldr	r2, [pc, #124]	@ (70004490 <HAL_RCC_OscConfig+0x4dc>)
70004414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70004418:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
7000441a:	687b      	ldr	r3, [r7, #4]
7000441c:	689b      	ldr	r3, [r3, #8]
7000441e:	2b01      	cmp	r3, #1
70004420:	d106      	bne.n	70004430 <HAL_RCC_OscConfig+0x47c>
70004422:	4b1a      	ldr	r3, [pc, #104]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004426:	4a19      	ldr	r2, [pc, #100]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004428:	f043 0301 	orr.w	r3, r3, #1
7000442c:	6713      	str	r3, [r2, #112]	@ 0x70
7000442e:	e05a      	b.n	700044e6 <HAL_RCC_OscConfig+0x532>
70004430:	687b      	ldr	r3, [r7, #4]
70004432:	689b      	ldr	r3, [r3, #8]
70004434:	2b00      	cmp	r3, #0
70004436:	d112      	bne.n	7000445e <HAL_RCC_OscConfig+0x4aa>
70004438:	4b14      	ldr	r3, [pc, #80]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000443a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000443c:	4a13      	ldr	r2, [pc, #76]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000443e:	f023 0301 	bic.w	r3, r3, #1
70004442:	6713      	str	r3, [r2, #112]	@ 0x70
70004444:	4b11      	ldr	r3, [pc, #68]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004448:	4a10      	ldr	r2, [pc, #64]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000444a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000444e:	6713      	str	r3, [r2, #112]	@ 0x70
70004450:	4b0e      	ldr	r3, [pc, #56]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004454:	4a0d      	ldr	r2, [pc, #52]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004456:	f023 0304 	bic.w	r3, r3, #4
7000445a:	6713      	str	r3, [r2, #112]	@ 0x70
7000445c:	e043      	b.n	700044e6 <HAL_RCC_OscConfig+0x532>
7000445e:	687b      	ldr	r3, [r7, #4]
70004460:	689b      	ldr	r3, [r3, #8]
70004462:	2b05      	cmp	r3, #5
70004464:	d116      	bne.n	70004494 <HAL_RCC_OscConfig+0x4e0>
70004466:	4b09      	ldr	r3, [pc, #36]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000446a:	4a08      	ldr	r2, [pc, #32]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
7000446c:	f043 0304 	orr.w	r3, r3, #4
70004470:	6713      	str	r3, [r2, #112]	@ 0x70
70004472:	4b06      	ldr	r3, [pc, #24]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004476:	4a05      	ldr	r2, [pc, #20]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000447c:	6713      	str	r3, [r2, #112]	@ 0x70
7000447e:	4b03      	ldr	r3, [pc, #12]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004482:	4a02      	ldr	r2, [pc, #8]	@ (7000448c <HAL_RCC_OscConfig+0x4d8>)
70004484:	f043 0301 	orr.w	r3, r3, #1
70004488:	6713      	str	r3, [r2, #112]	@ 0x70
7000448a:	e02c      	b.n	700044e6 <HAL_RCC_OscConfig+0x532>
7000448c:	58024400 	.word	0x58024400
70004490:	58024800 	.word	0x58024800
70004494:	687b      	ldr	r3, [r7, #4]
70004496:	689b      	ldr	r3, [r3, #8]
70004498:	2b85      	cmp	r3, #133	@ 0x85
7000449a:	d112      	bne.n	700044c2 <HAL_RCC_OscConfig+0x50e>
7000449c:	4b60      	ldr	r3, [pc, #384]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
7000449e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044a0:	4a5f      	ldr	r2, [pc, #380]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044a2:	f043 0304 	orr.w	r3, r3, #4
700044a6:	6713      	str	r3, [r2, #112]	@ 0x70
700044a8:	4b5d      	ldr	r3, [pc, #372]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044ac:	4a5c      	ldr	r2, [pc, #368]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
700044b2:	6713      	str	r3, [r2, #112]	@ 0x70
700044b4:	4b5a      	ldr	r3, [pc, #360]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044b8:	4a59      	ldr	r2, [pc, #356]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044ba:	f043 0301 	orr.w	r3, r3, #1
700044be:	6713      	str	r3, [r2, #112]	@ 0x70
700044c0:	e011      	b.n	700044e6 <HAL_RCC_OscConfig+0x532>
700044c2:	4b57      	ldr	r3, [pc, #348]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044c6:	4a56      	ldr	r2, [pc, #344]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044c8:	f023 0301 	bic.w	r3, r3, #1
700044cc:	6713      	str	r3, [r2, #112]	@ 0x70
700044ce:	4b54      	ldr	r3, [pc, #336]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044d2:	4a53      	ldr	r2, [pc, #332]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044d4:	f023 0304 	bic.w	r3, r3, #4
700044d8:	6713      	str	r3, [r2, #112]	@ 0x70
700044da:	4b51      	ldr	r3, [pc, #324]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044de:	4a50      	ldr	r2, [pc, #320]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700044e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700044e4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
700044e6:	687b      	ldr	r3, [r7, #4]
700044e8:	689b      	ldr	r3, [r3, #8]
700044ea:	2b00      	cmp	r3, #0
700044ec:	d015      	beq.n	7000451a <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700044ee:	f7fe fac3 	bl	70002a78 <HAL_GetTick>
700044f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700044f4:	e00a      	b.n	7000450c <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
700044f6:	f7fe fabf 	bl	70002a78 <HAL_GetTick>
700044fa:	4602      	mov	r2, r0
700044fc:	693b      	ldr	r3, [r7, #16]
700044fe:	1ad3      	subs	r3, r2, r3
70004500:	f241 3288 	movw	r2, #5000	@ 0x1388
70004504:	4293      	cmp	r3, r2
70004506:	d901      	bls.n	7000450c <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
70004508:	2303      	movs	r3, #3
7000450a:	e085      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
7000450c:	4b44      	ldr	r3, [pc, #272]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
7000450e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004510:	f003 0302 	and.w	r3, r3, #2
70004514:	2b00      	cmp	r3, #0
70004516:	d0ee      	beq.n	700044f6 <HAL_RCC_OscConfig+0x542>
70004518:	e014      	b.n	70004544 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000451a:	f7fe faad 	bl	70002a78 <HAL_GetTick>
7000451e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70004520:	e00a      	b.n	70004538 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70004522:	f7fe faa9 	bl	70002a78 <HAL_GetTick>
70004526:	4602      	mov	r2, r0
70004528:	693b      	ldr	r3, [r7, #16]
7000452a:	1ad3      	subs	r3, r2, r3
7000452c:	f241 3288 	movw	r2, #5000	@ 0x1388
70004530:	4293      	cmp	r3, r2
70004532:	d901      	bls.n	70004538 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
70004534:	2303      	movs	r3, #3
70004536:	e06f      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70004538:	4b39      	ldr	r3, [pc, #228]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
7000453a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000453c:	f003 0302 	and.w	r3, r3, #2
70004540:	2b00      	cmp	r3, #0
70004542:	d1ee      	bne.n	70004522 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
70004544:	687b      	ldr	r3, [r7, #4]
70004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004548:	2b00      	cmp	r3, #0
7000454a:	d042      	beq.n	700045d2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
7000454c:	69fb      	ldr	r3, [r7, #28]
7000454e:	2b18      	cmp	r3, #24
70004550:	d131      	bne.n	700045b6 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
70004552:	687b      	ldr	r3, [r7, #4]
70004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004556:	2b01      	cmp	r3, #1
70004558:	d101      	bne.n	7000455e <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
7000455a:	2301      	movs	r3, #1
7000455c:	e05c      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
7000455e:	4b30      	ldr	r3, [pc, #192]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
70004560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004562:	08db      	lsrs	r3, r3, #3
70004564:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004568:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
7000456a:	687b      	ldr	r3, [r7, #4]
7000456c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
7000456e:	68fa      	ldr	r2, [r7, #12]
70004570:	429a      	cmp	r2, r3
70004572:	d02e      	beq.n	700045d2 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
70004574:	4b2a      	ldr	r3, [pc, #168]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
70004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004578:	4a29      	ldr	r2, [pc, #164]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
7000457a:	f023 0301 	bic.w	r3, r3, #1
7000457e:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
70004580:	f7fe fa7a 	bl	70002a78 <HAL_GetTick>
70004584:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70004586:	bf00      	nop
70004588:	f7fe fa76 	bl	70002a78 <HAL_GetTick>
7000458c:	4602      	mov	r2, r0
7000458e:	693b      	ldr	r3, [r7, #16]
70004590:	4293      	cmp	r3, r2
70004592:	d0f9      	beq.n	70004588 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70004594:	4b22      	ldr	r3, [pc, #136]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
70004596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70004598:	4b22      	ldr	r3, [pc, #136]	@ (70004624 <HAL_RCC_OscConfig+0x670>)
7000459a:	4013      	ands	r3, r2
7000459c:	687a      	ldr	r2, [r7, #4]
7000459e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
700045a0:	00d2      	lsls	r2, r2, #3
700045a2:	491f      	ldr	r1, [pc, #124]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700045a4:	4313      	orrs	r3, r2
700045a6:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
700045a8:	4b1d      	ldr	r3, [pc, #116]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700045aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045ac:	4a1c      	ldr	r2, [pc, #112]	@ (70004620 <HAL_RCC_OscConfig+0x66c>)
700045ae:	f043 0301 	orr.w	r3, r3, #1
700045b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
700045b4:	e00d      	b.n	700045d2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
700045b6:	687b      	ldr	r3, [r7, #4]
700045b8:	2201      	movs	r2, #1
700045ba:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
700045bc:	687b      	ldr	r3, [r7, #4]
700045be:	3324      	adds	r3, #36	@ 0x24
700045c0:	4619      	mov	r1, r3
700045c2:	2000      	movs	r0, #0
700045c4:	f000 faf0 	bl	70004ba8 <RCC_PLL_Config>
700045c8:	4603      	mov	r3, r0
700045ca:	2b00      	cmp	r3, #0
700045cc:	d001      	beq.n	700045d2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
700045ce:	2301      	movs	r3, #1
700045d0:	e022      	b.n	70004618 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
700045d2:	687b      	ldr	r3, [r7, #4]
700045d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700045d6:	2b00      	cmp	r3, #0
700045d8:	d00a      	beq.n	700045f0 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
700045da:	687b      	ldr	r3, [r7, #4]
700045dc:	334c      	adds	r3, #76	@ 0x4c
700045de:	4619      	mov	r1, r3
700045e0:	2001      	movs	r0, #1
700045e2:	f000 fae1 	bl	70004ba8 <RCC_PLL_Config>
700045e6:	4603      	mov	r3, r0
700045e8:	2b00      	cmp	r3, #0
700045ea:	d001      	beq.n	700045f0 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
700045ec:	2301      	movs	r3, #1
700045ee:	e013      	b.n	70004618 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
700045f0:	687b      	ldr	r3, [r7, #4]
700045f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700045f4:	2b00      	cmp	r3, #0
700045f6:	d00e      	beq.n	70004616 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
700045f8:	687b      	ldr	r3, [r7, #4]
700045fa:	2201      	movs	r2, #1
700045fc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70004600:	687b      	ldr	r3, [r7, #4]
70004602:	3374      	adds	r3, #116	@ 0x74
70004604:	4619      	mov	r1, r3
70004606:	2002      	movs	r0, #2
70004608:	f000 face 	bl	70004ba8 <RCC_PLL_Config>
7000460c:	4603      	mov	r3, r0
7000460e:	2b00      	cmp	r3, #0
70004610:	d001      	beq.n	70004616 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
70004612:	2301      	movs	r3, #1
70004614:	e000      	b.n	70004618 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70004616:	2300      	movs	r3, #0
}
70004618:	4618      	mov	r0, r3
7000461a:	3720      	adds	r7, #32
7000461c:	46bd      	mov	sp, r7
7000461e:	bd80      	pop	{r7, pc}
70004620:	58024400 	.word	0x58024400
70004624:	ffff0007 	.word	0xffff0007

70004628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70004628:	b480      	push	{r7}
7000462a:	b08b      	sub	sp, #44	@ 0x2c
7000462c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
7000462e:	4baa      	ldr	r3, [pc, #680]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004630:	691b      	ldr	r3, [r3, #16]
70004632:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70004636:	2b18      	cmp	r3, #24
70004638:	f200 8136 	bhi.w	700048a8 <HAL_RCC_GetSysClockFreq+0x280>
7000463c:	a201      	add	r2, pc, #4	@ (adr r2, 70004644 <HAL_RCC_GetSysClockFreq+0x1c>)
7000463e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004642:	bf00      	nop
70004644:	700046a9 	.word	0x700046a9
70004648:	700048a9 	.word	0x700048a9
7000464c:	700048a9 	.word	0x700048a9
70004650:	700048a9 	.word	0x700048a9
70004654:	700048a9 	.word	0x700048a9
70004658:	700048a9 	.word	0x700048a9
7000465c:	700048a9 	.word	0x700048a9
70004660:	700048a9 	.word	0x700048a9
70004664:	700046cf 	.word	0x700046cf
70004668:	700048a9 	.word	0x700048a9
7000466c:	700048a9 	.word	0x700048a9
70004670:	700048a9 	.word	0x700048a9
70004674:	700048a9 	.word	0x700048a9
70004678:	700048a9 	.word	0x700048a9
7000467c:	700048a9 	.word	0x700048a9
70004680:	700048a9 	.word	0x700048a9
70004684:	700046d5 	.word	0x700046d5
70004688:	700048a9 	.word	0x700048a9
7000468c:	700048a9 	.word	0x700048a9
70004690:	700048a9 	.word	0x700048a9
70004694:	700048a9 	.word	0x700048a9
70004698:	700048a9 	.word	0x700048a9
7000469c:	700048a9 	.word	0x700048a9
700046a0:	700048a9 	.word	0x700048a9
700046a4:	700046db 	.word	0x700046db
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700046a8:	4b8b      	ldr	r3, [pc, #556]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700046aa:	681b      	ldr	r3, [r3, #0]
700046ac:	f003 0320 	and.w	r3, r3, #32
700046b0:	2b00      	cmp	r3, #0
700046b2:	d009      	beq.n	700046c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700046b4:	4b88      	ldr	r3, [pc, #544]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700046b6:	681b      	ldr	r3, [r3, #0]
700046b8:	08db      	lsrs	r3, r3, #3
700046ba:	f003 0303 	and.w	r3, r3, #3
700046be:	4a87      	ldr	r2, [pc, #540]	@ (700048dc <HAL_RCC_GetSysClockFreq+0x2b4>)
700046c0:	fa22 f303 	lsr.w	r3, r2, r3
700046c4:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
700046c6:	e0f2      	b.n	700048ae <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
700046c8:	2300      	movs	r3, #0
700046ca:	623b      	str	r3, [r7, #32]
      break;
700046cc:	e0ef      	b.n	700048ae <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
700046ce:	4b84      	ldr	r3, [pc, #528]	@ (700048e0 <HAL_RCC_GetSysClockFreq+0x2b8>)
700046d0:	623b      	str	r3, [r7, #32]
      break;
700046d2:	e0ec      	b.n	700048ae <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
700046d4:	4b83      	ldr	r3, [pc, #524]	@ (700048e4 <HAL_RCC_GetSysClockFreq+0x2bc>)
700046d6:	623b      	str	r3, [r7, #32]
      break;
700046d8:	e0e9      	b.n	700048ae <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
700046da:	4b7f      	ldr	r3, [pc, #508]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700046dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700046de:	f003 0303 	and.w	r3, r3, #3
700046e2:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
700046e4:	4b7c      	ldr	r3, [pc, #496]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700046e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700046e8:	091b      	lsrs	r3, r3, #4
700046ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700046ee:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
700046f0:	4b79      	ldr	r3, [pc, #484]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700046f4:	f003 0301 	and.w	r3, r3, #1
700046f8:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
700046fa:	4b77      	ldr	r3, [pc, #476]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700046fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700046fe:	08db      	lsrs	r3, r3, #3
70004700:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004704:	697a      	ldr	r2, [r7, #20]
70004706:	fb02 f303 	mul.w	r3, r2, r3
7000470a:	ee07 3a90 	vmov	s15, r3
7000470e:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004712:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
70004716:	69bb      	ldr	r3, [r7, #24]
70004718:	2b00      	cmp	r3, #0
7000471a:	f000 80c2 	beq.w	700048a2 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
7000471e:	69fb      	ldr	r3, [r7, #28]
70004720:	2b02      	cmp	r3, #2
70004722:	d064      	beq.n	700047ee <HAL_RCC_GetSysClockFreq+0x1c6>
70004724:	69fb      	ldr	r3, [r7, #28]
70004726:	2b02      	cmp	r3, #2
70004728:	f200 8083 	bhi.w	70004832 <HAL_RCC_GetSysClockFreq+0x20a>
7000472c:	69fb      	ldr	r3, [r7, #28]
7000472e:	2b00      	cmp	r3, #0
70004730:	d003      	beq.n	7000473a <HAL_RCC_GetSysClockFreq+0x112>
70004732:	69fb      	ldr	r3, [r7, #28]
70004734:	2b01      	cmp	r3, #1
70004736:	d038      	beq.n	700047aa <HAL_RCC_GetSysClockFreq+0x182>
70004738:	e07b      	b.n	70004832 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000473a:	4b67      	ldr	r3, [pc, #412]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000473c:	681b      	ldr	r3, [r3, #0]
7000473e:	f003 0320 	and.w	r3, r3, #32
70004742:	2b00      	cmp	r3, #0
70004744:	d02d      	beq.n	700047a2 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70004746:	4b64      	ldr	r3, [pc, #400]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004748:	681b      	ldr	r3, [r3, #0]
7000474a:	08db      	lsrs	r3, r3, #3
7000474c:	f003 0303 	and.w	r3, r3, #3
70004750:	4a62      	ldr	r2, [pc, #392]	@ (700048dc <HAL_RCC_GetSysClockFreq+0x2b4>)
70004752:	fa22 f303 	lsr.w	r3, r2, r3
70004756:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70004758:	68fb      	ldr	r3, [r7, #12]
7000475a:	ee07 3a90 	vmov	s15, r3
7000475e:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004762:	69bb      	ldr	r3, [r7, #24]
70004764:	ee07 3a90 	vmov	s15, r3
70004768:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000476c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004770:	4b59      	ldr	r3, [pc, #356]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004774:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004778:	ee07 3a90 	vmov	s15, r3
7000477c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004780:	ed97 6a04 	vldr	s12, [r7, #16]
70004784:	eddf 5a58 	vldr	s11, [pc, #352]	@ 700048e8 <HAL_RCC_GetSysClockFreq+0x2c0>
70004788:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000478c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004790:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004794:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004798:	ee67 7a27 	vmul.f32	s15, s14, s15
7000479c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
700047a0:	e069      	b.n	70004876 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
700047a2:	f04f 0300 	mov.w	r3, #0
700047a6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
700047a8:	e065      	b.n	70004876 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700047aa:	69bb      	ldr	r3, [r7, #24]
700047ac:	ee07 3a90 	vmov	s15, r3
700047b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
700047b4:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 700048ec <HAL_RCC_GetSysClockFreq+0x2c4>
700047b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700047bc:	4b46      	ldr	r3, [pc, #280]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700047be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700047c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
700047c4:	ee07 3a90 	vmov	s15, r3
700047c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
700047cc:	ed97 6a04 	vldr	s12, [r7, #16]
700047d0:	eddf 5a45 	vldr	s11, [pc, #276]	@ 700048e8 <HAL_RCC_GetSysClockFreq+0x2c0>
700047d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
700047d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
700047dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
700047e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
700047e4:	ee67 7a27 	vmul.f32	s15, s14, s15
700047e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
700047ec:	e043      	b.n	70004876 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700047ee:	69bb      	ldr	r3, [r7, #24]
700047f0:	ee07 3a90 	vmov	s15, r3
700047f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
700047f8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 700048f0 <HAL_RCC_GetSysClockFreq+0x2c8>
700047fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004800:	4b35      	ldr	r3, [pc, #212]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004804:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004808:	ee07 3a90 	vmov	s15, r3
7000480c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004810:	ed97 6a04 	vldr	s12, [r7, #16]
70004814:	eddf 5a34 	vldr	s11, [pc, #208]	@ 700048e8 <HAL_RCC_GetSysClockFreq+0x2c0>
70004818:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000481c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004820:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004824:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004828:	ee67 7a27 	vmul.f32	s15, s14, s15
7000482c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004830:	e021      	b.n	70004876 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70004832:	69bb      	ldr	r3, [r7, #24]
70004834:	ee07 3a90 	vmov	s15, r3
70004838:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000483c:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 700048ec <HAL_RCC_GetSysClockFreq+0x2c4>
70004840:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004844:	4b24      	ldr	r3, [pc, #144]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004848:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000484c:	ee07 3a90 	vmov	s15, r3
70004850:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004854:	ed97 6a04 	vldr	s12, [r7, #16]
70004858:	eddf 5a23 	vldr	s11, [pc, #140]	@ 700048e8 <HAL_RCC_GetSysClockFreq+0x2c0>
7000485c:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004860:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004864:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004868:	ee77 7aa6 	vadd.f32	s15, s15, s13
7000486c:	ee67 7a27 	vmul.f32	s15, s14, s15
70004870:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004874:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
70004876:	4b18      	ldr	r3, [pc, #96]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000487a:	0a5b      	lsrs	r3, r3, #9
7000487c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004880:	3301      	adds	r3, #1
70004882:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70004884:	68bb      	ldr	r3, [r7, #8]
70004886:	ee07 3a90 	vmov	s15, r3
7000488a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
7000488e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
70004892:	eec6 7a87 	vdiv.f32	s15, s13, s14
70004896:	eefc 7ae7 	vcvt.u32.f32	s15, s15
7000489a:	ee17 3a90 	vmov	r3, s15
7000489e:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
700048a0:	e005      	b.n	700048ae <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
700048a2:	2300      	movs	r3, #0
700048a4:	623b      	str	r3, [r7, #32]
      break;
700048a6:	e002      	b.n	700048ae <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
700048a8:	4b0d      	ldr	r3, [pc, #52]	@ (700048e0 <HAL_RCC_GetSysClockFreq+0x2b8>)
700048aa:	623b      	str	r3, [r7, #32]
      break;
700048ac:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
700048ae:	4b0a      	ldr	r3, [pc, #40]	@ (700048d8 <HAL_RCC_GetSysClockFreq+0x2b0>)
700048b0:	699b      	ldr	r3, [r3, #24]
700048b2:	f003 030f 	and.w	r3, r3, #15
700048b6:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
700048b8:	687b      	ldr	r3, [r7, #4]
700048ba:	2b07      	cmp	r3, #7
700048bc:	d905      	bls.n	700048ca <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
700048be:	687b      	ldr	r3, [r7, #4]
700048c0:	3b07      	subs	r3, #7
700048c2:	6a3a      	ldr	r2, [r7, #32]
700048c4:	fa22 f303 	lsr.w	r3, r2, r3
700048c8:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
700048ca:	6a3b      	ldr	r3, [r7, #32]
}
700048cc:	4618      	mov	r0, r3
700048ce:	372c      	adds	r7, #44	@ 0x2c
700048d0:	46bd      	mov	sp, r7
700048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
700048d6:	4770      	bx	lr
700048d8:	58024400 	.word	0x58024400
700048dc:	03d09000 	.word	0x03d09000
700048e0:	003d0900 	.word	0x003d0900
700048e4:	016e3600 	.word	0x016e3600
700048e8:	46000000 	.word	0x46000000
700048ec:	4a742400 	.word	0x4a742400
700048f0:	4bb71b00 	.word	0x4bb71b00

700048f4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
700048f4:	b580      	push	{r7, lr}
700048f6:	b084      	sub	sp, #16
700048f8:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
700048fa:	4a10      	ldr	r2, [pc, #64]	@ (7000493c <HAL_RCC_GetHCLKFreq+0x48>)
700048fc:	463b      	mov	r3, r7
700048fe:	e892 0003 	ldmia.w	r2, {r0, r1}
70004902:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
70004906:	f7ff fe8f 	bl	70004628 <HAL_RCC_GetSysClockFreq>
7000490a:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
7000490c:	4b0c      	ldr	r3, [pc, #48]	@ (70004940 <HAL_RCC_GetHCLKFreq+0x4c>)
7000490e:	69db      	ldr	r3, [r3, #28]
70004910:	f003 030f 	and.w	r3, r3, #15
70004914:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
70004916:	68bb      	ldr	r3, [r7, #8]
70004918:	2b07      	cmp	r3, #7
7000491a:	d909      	bls.n	70004930 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
7000491c:	68bb      	ldr	r3, [r7, #8]
7000491e:	3b08      	subs	r3, #8
70004920:	3310      	adds	r3, #16
70004922:	443b      	add	r3, r7
70004924:	f813 3c10 	ldrb.w	r3, [r3, #-16]
70004928:	461a      	mov	r2, r3
7000492a:	68fb      	ldr	r3, [r7, #12]
7000492c:	40d3      	lsrs	r3, r2
7000492e:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
70004930:	68fb      	ldr	r3, [r7, #12]
}
70004932:	4618      	mov	r0, r3
70004934:	3710      	adds	r7, #16
70004936:	46bd      	mov	sp, r7
70004938:	bd80      	pop	{r7, pc}
7000493a:	bf00      	nop
7000493c:	70010de8 	.word	0x70010de8
70004940:	58024400 	.word	0x58024400

70004944 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
70004944:	b580      	push	{r7, lr}
70004946:	b082      	sub	sp, #8
70004948:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
7000494a:	f7ff ffd3 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
7000494e:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
70004950:	4b09      	ldr	r3, [pc, #36]	@ (70004978 <HAL_RCC_GetPCLK1Freq+0x34>)
70004952:	6a1b      	ldr	r3, [r3, #32]
70004954:	f003 0307 	and.w	r3, r3, #7
70004958:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
7000495a:	683b      	ldr	r3, [r7, #0]
7000495c:	2b03      	cmp	r3, #3
7000495e:	d905      	bls.n	7000496c <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
70004960:	683b      	ldr	r3, [r7, #0]
70004962:	3b03      	subs	r3, #3
70004964:	687a      	ldr	r2, [r7, #4]
70004966:	fa22 f303 	lsr.w	r3, r2, r3
7000496a:	607b      	str	r3, [r7, #4]
  }
  return (clock);
7000496c:	687b      	ldr	r3, [r7, #4]
}
7000496e:	4618      	mov	r0, r3
70004970:	3708      	adds	r7, #8
70004972:	46bd      	mov	sp, r7
70004974:	bd80      	pop	{r7, pc}
70004976:	bf00      	nop
70004978:	58024400 	.word	0x58024400

7000497c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
7000497c:	b580      	push	{r7, lr}
7000497e:	b082      	sub	sp, #8
70004980:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
70004982:	f7ff ffb7 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
70004986:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
70004988:	4b09      	ldr	r3, [pc, #36]	@ (700049b0 <HAL_RCC_GetPCLK2Freq+0x34>)
7000498a:	6a1b      	ldr	r3, [r3, #32]
7000498c:	091b      	lsrs	r3, r3, #4
7000498e:	f003 0307 	and.w	r3, r3, #7
70004992:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
70004994:	683b      	ldr	r3, [r7, #0]
70004996:	2b03      	cmp	r3, #3
70004998:	d905      	bls.n	700049a6 <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
7000499a:	683b      	ldr	r3, [r7, #0]
7000499c:	3b03      	subs	r3, #3
7000499e:	687a      	ldr	r2, [r7, #4]
700049a0:	fa22 f303 	lsr.w	r3, r2, r3
700049a4:	607b      	str	r3, [r7, #4]
  }
  return (clock);
700049a6:	687b      	ldr	r3, [r7, #4]
}
700049a8:	4618      	mov	r0, r3
700049aa:	3708      	adds	r7, #8
700049ac:	46bd      	mov	sp, r7
700049ae:	bd80      	pop	{r7, pc}
700049b0:	58024400 	.word	0x58024400

700049b4 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
700049b4:	b580      	push	{r7, lr}
700049b6:	b082      	sub	sp, #8
700049b8:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
700049ba:	f7ff ff9b 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
700049be:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
700049c0:	4b09      	ldr	r3, [pc, #36]	@ (700049e8 <HAL_RCC_GetPCLK4Freq+0x34>)
700049c2:	6a1b      	ldr	r3, [r3, #32]
700049c4:	0a1b      	lsrs	r3, r3, #8
700049c6:	f003 0307 	and.w	r3, r3, #7
700049ca:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
700049cc:	683b      	ldr	r3, [r7, #0]
700049ce:	2b03      	cmp	r3, #3
700049d0:	d905      	bls.n	700049de <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
700049d2:	683b      	ldr	r3, [r7, #0]
700049d4:	3b03      	subs	r3, #3
700049d6:	687a      	ldr	r2, [r7, #4]
700049d8:	fa22 f303 	lsr.w	r3, r2, r3
700049dc:	607b      	str	r3, [r7, #4]
  }
  return (clock);
700049de:	687b      	ldr	r3, [r7, #4]
}
700049e0:	4618      	mov	r0, r3
700049e2:	3708      	adds	r7, #8
700049e4:	46bd      	mov	sp, r7
700049e6:	bd80      	pop	{r7, pc}
700049e8:	58024400 	.word	0x58024400

700049ec <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
700049ec:	b580      	push	{r7, lr}
700049ee:	b082      	sub	sp, #8
700049f0:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
700049f2:	4b08      	ldr	r3, [pc, #32]	@ (70004a14 <HAL_RCC_GetPLL1QFreq+0x28>)
700049f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700049f6:	0c1b      	lsrs	r3, r3, #16
700049f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700049fc:	3301      	adds	r3, #1
700049fe:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
70004a00:	f000 fa28 	bl	70004e54 <RCC_PLL1_GetVCOOutputFreq>
70004a04:	4602      	mov	r2, r0
70004a06:	687b      	ldr	r3, [r7, #4]
70004a08:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004a0c:	4618      	mov	r0, r3
70004a0e:	3708      	adds	r7, #8
70004a10:	46bd      	mov	sp, r7
70004a12:	bd80      	pop	{r7, pc}
70004a14:	58024400 	.word	0x58024400

70004a18 <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
70004a18:	b580      	push	{r7, lr}
70004a1a:	b082      	sub	sp, #8
70004a1c:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
70004a1e:	4b08      	ldr	r3, [pc, #32]	@ (70004a40 <HAL_RCC_GetPLL2PFreq+0x28>)
70004a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a22:	0a5b      	lsrs	r3, r3, #9
70004a24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004a28:	3301      	adds	r3, #1
70004a2a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
70004a2c:	f000 fa98 	bl	70004f60 <RCC_PLL2_GetVCOOutputFreq>
70004a30:	4602      	mov	r2, r0
70004a32:	687b      	ldr	r3, [r7, #4]
70004a34:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004a38:	4618      	mov	r0, r3
70004a3a:	3708      	adds	r7, #8
70004a3c:	46bd      	mov	sp, r7
70004a3e:	bd80      	pop	{r7, pc}
70004a40:	58024400 	.word	0x58024400

70004a44 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
70004a44:	b580      	push	{r7, lr}
70004a46:	b082      	sub	sp, #8
70004a48:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
70004a4a:	4b08      	ldr	r3, [pc, #32]	@ (70004a6c <HAL_RCC_GetPLL2QFreq+0x28>)
70004a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a4e:	0c1b      	lsrs	r3, r3, #16
70004a50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004a54:	3301      	adds	r3, #1
70004a56:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
70004a58:	f000 fa82 	bl	70004f60 <RCC_PLL2_GetVCOOutputFreq>
70004a5c:	4602      	mov	r2, r0
70004a5e:	687b      	ldr	r3, [r7, #4]
70004a60:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004a64:	4618      	mov	r0, r3
70004a66:	3708      	adds	r7, #8
70004a68:	46bd      	mov	sp, r7
70004a6a:	bd80      	pop	{r7, pc}
70004a6c:	58024400 	.word	0x58024400

70004a70 <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
70004a70:	b580      	push	{r7, lr}
70004a72:	b082      	sub	sp, #8
70004a74:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
70004a76:	4b08      	ldr	r3, [pc, #32]	@ (70004a98 <HAL_RCC_GetPLL2RFreq+0x28>)
70004a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a7a:	0e1b      	lsrs	r3, r3, #24
70004a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004a80:	3301      	adds	r3, #1
70004a82:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
70004a84:	f000 fa6c 	bl	70004f60 <RCC_PLL2_GetVCOOutputFreq>
70004a88:	4602      	mov	r2, r0
70004a8a:	687b      	ldr	r3, [r7, #4]
70004a8c:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004a90:	4618      	mov	r0, r3
70004a92:	3708      	adds	r7, #8
70004a94:	46bd      	mov	sp, r7
70004a96:	bd80      	pop	{r7, pc}
70004a98:	58024400 	.word	0x58024400

70004a9c <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
70004a9c:	b580      	push	{r7, lr}
70004a9e:	b082      	sub	sp, #8
70004aa0:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
70004aa2:	4b08      	ldr	r3, [pc, #32]	@ (70004ac4 <HAL_RCC_GetPLL2SFreq+0x28>)
70004aa4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
70004aa8:	f003 0307 	and.w	r3, r3, #7
70004aac:	3301      	adds	r3, #1
70004aae:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
70004ab0:	f000 fa56 	bl	70004f60 <RCC_PLL2_GetVCOOutputFreq>
70004ab4:	4602      	mov	r2, r0
70004ab6:	687b      	ldr	r3, [r7, #4]
70004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004abc:	4618      	mov	r0, r3
70004abe:	3708      	adds	r7, #8
70004ac0:	46bd      	mov	sp, r7
70004ac2:	bd80      	pop	{r7, pc}
70004ac4:	58024400 	.word	0x58024400

70004ac8 <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
70004ac8:	b580      	push	{r7, lr}
70004aca:	b082      	sub	sp, #8
70004acc:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
70004ace:	4b09      	ldr	r3, [pc, #36]	@ (70004af4 <HAL_RCC_GetPLL2TFreq+0x2c>)
70004ad0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
70004ad4:	0a1b      	lsrs	r3, r3, #8
70004ad6:	f003 0307 	and.w	r3, r3, #7
70004ada:	3301      	adds	r3, #1
70004adc:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
70004ade:	f000 fa3f 	bl	70004f60 <RCC_PLL2_GetVCOOutputFreq>
70004ae2:	4602      	mov	r2, r0
70004ae4:	687b      	ldr	r3, [r7, #4]
70004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004aea:	4618      	mov	r0, r3
70004aec:	3708      	adds	r7, #8
70004aee:	46bd      	mov	sp, r7
70004af0:	bd80      	pop	{r7, pc}
70004af2:	bf00      	nop
70004af4:	58024400 	.word	0x58024400

70004af8 <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
70004af8:	b580      	push	{r7, lr}
70004afa:	b082      	sub	sp, #8
70004afc:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
70004afe:	4b08      	ldr	r3, [pc, #32]	@ (70004b20 <HAL_RCC_GetPLL3PFreq+0x28>)
70004b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b02:	0a5b      	lsrs	r3, r3, #9
70004b04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004b08:	3301      	adds	r3, #1
70004b0a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
70004b0c:	f000 faae 	bl	7000506c <RCC_PLL3_GetVCOOutputFreq>
70004b10:	4602      	mov	r2, r0
70004b12:	687b      	ldr	r3, [r7, #4]
70004b14:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004b18:	4618      	mov	r0, r3
70004b1a:	3708      	adds	r7, #8
70004b1c:	46bd      	mov	sp, r7
70004b1e:	bd80      	pop	{r7, pc}
70004b20:	58024400 	.word	0x58024400

70004b24 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
70004b24:	b580      	push	{r7, lr}
70004b26:	b082      	sub	sp, #8
70004b28:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
70004b2a:	4b08      	ldr	r3, [pc, #32]	@ (70004b4c <HAL_RCC_GetPLL3QFreq+0x28>)
70004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b2e:	0c1b      	lsrs	r3, r3, #16
70004b30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004b34:	3301      	adds	r3, #1
70004b36:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
70004b38:	f000 fa98 	bl	7000506c <RCC_PLL3_GetVCOOutputFreq>
70004b3c:	4602      	mov	r2, r0
70004b3e:	687b      	ldr	r3, [r7, #4]
70004b40:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004b44:	4618      	mov	r0, r3
70004b46:	3708      	adds	r7, #8
70004b48:	46bd      	mov	sp, r7
70004b4a:	bd80      	pop	{r7, pc}
70004b4c:	58024400 	.word	0x58024400

70004b50 <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
70004b50:	b580      	push	{r7, lr}
70004b52:	b082      	sub	sp, #8
70004b54:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
70004b56:	4b08      	ldr	r3, [pc, #32]	@ (70004b78 <HAL_RCC_GetPLL3RFreq+0x28>)
70004b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b5a:	0e1b      	lsrs	r3, r3, #24
70004b5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004b60:	3301      	adds	r3, #1
70004b62:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
70004b64:	f000 fa82 	bl	7000506c <RCC_PLL3_GetVCOOutputFreq>
70004b68:	4602      	mov	r2, r0
70004b6a:	687b      	ldr	r3, [r7, #4]
70004b6c:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004b70:	4618      	mov	r0, r3
70004b72:	3708      	adds	r7, #8
70004b74:	46bd      	mov	sp, r7
70004b76:	bd80      	pop	{r7, pc}
70004b78:	58024400 	.word	0x58024400

70004b7c <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
70004b7c:	b580      	push	{r7, lr}
70004b7e:	b082      	sub	sp, #8
70004b80:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
70004b82:	4b08      	ldr	r3, [pc, #32]	@ (70004ba4 <HAL_RCC_GetPLL3SFreq+0x28>)
70004b84:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
70004b88:	f003 0307 	and.w	r3, r3, #7
70004b8c:	3301      	adds	r3, #1
70004b8e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
70004b90:	f000 fa6c 	bl	7000506c <RCC_PLL3_GetVCOOutputFreq>
70004b94:	4602      	mov	r2, r0
70004b96:	687b      	ldr	r3, [r7, #4]
70004b98:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004b9c:	4618      	mov	r0, r3
70004b9e:	3708      	adds	r7, #8
70004ba0:	46bd      	mov	sp, r7
70004ba2:	bd80      	pop	{r7, pc}
70004ba4:	58024400 	.word	0x58024400

70004ba8 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
70004ba8:	b580      	push	{r7, lr}
70004baa:	b08a      	sub	sp, #40	@ 0x28
70004bac:	af00      	add	r7, sp, #0
70004bae:	6078      	str	r0, [r7, #4]
70004bb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
70004bb2:	2300      	movs	r3, #0
70004bb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
70004bb8:	687b      	ldr	r3, [r7, #4]
70004bba:	00da      	lsls	r2, r3, #3
70004bbc:	4b9a      	ldr	r3, [pc, #616]	@ (70004e28 <RCC_PLL_Config+0x280>)
70004bbe:	4413      	add	r3, r2
70004bc0:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
70004bc2:	687b      	ldr	r3, [r7, #4]
70004bc4:	009a      	lsls	r2, r3, #2
70004bc6:	4b99      	ldr	r3, [pc, #612]	@ (70004e2c <RCC_PLL_Config+0x284>)
70004bc8:	4413      	add	r3, r2
70004bca:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004bcc:	4b98      	ldr	r3, [pc, #608]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004bce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004bd0:	687a      	ldr	r2, [r7, #4]
70004bd2:	4613      	mov	r3, r2
70004bd4:	009b      	lsls	r3, r3, #2
70004bd6:	4413      	add	r3, r2
70004bd8:	005b      	lsls	r3, r3, #1
70004bda:	4413      	add	r3, r2
70004bdc:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
70004be0:	fa02 f303 	lsl.w	r3, r2, r3
70004be4:	43db      	mvns	r3, r3
70004be6:	4a92      	ldr	r2, [pc, #584]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004be8:	400b      	ands	r3, r1
70004bea:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004bec:	4b90      	ldr	r3, [pc, #576]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004bee:	681a      	ldr	r2, [r3, #0]
70004bf0:	687b      	ldr	r3, [r7, #4]
70004bf2:	005b      	lsls	r3, r3, #1
70004bf4:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004bf8:	fa01 f303 	lsl.w	r3, r1, r3
70004bfc:	43db      	mvns	r3, r3
70004bfe:	498c      	ldr	r1, [pc, #560]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004c00:	4013      	ands	r3, r2
70004c02:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
70004c04:	f7fd ff38 	bl	70002a78 <HAL_GetTick>
70004c08:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004c0a:	e008      	b.n	70004c1e <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004c0c:	f7fd ff34 	bl	70002a78 <HAL_GetTick>
70004c10:	4602      	mov	r2, r0
70004c12:	697b      	ldr	r3, [r7, #20]
70004c14:	1ad3      	subs	r3, r2, r3
70004c16:	2b32      	cmp	r3, #50	@ 0x32
70004c18:	d901      	bls.n	70004c1e <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
70004c1a:	2303      	movs	r3, #3
70004c1c:	e0ff      	b.n	70004e1e <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004c1e:	4b84      	ldr	r3, [pc, #528]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004c20:	681a      	ldr	r2, [r3, #0]
70004c22:	687b      	ldr	r3, [r7, #4]
70004c24:	005b      	lsls	r3, r3, #1
70004c26:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004c2a:	fa01 f303 	lsl.w	r3, r1, r3
70004c2e:	4013      	ands	r3, r2
70004c30:	2b00      	cmp	r3, #0
70004c32:	d1eb      	bne.n	70004c0c <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
70004c34:	683b      	ldr	r3, [r7, #0]
70004c36:	681b      	ldr	r3, [r3, #0]
70004c38:	2b02      	cmp	r3, #2
70004c3a:	f040 80dd 	bne.w	70004df8 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
70004c3e:	683b      	ldr	r3, [r7, #0]
70004c40:	685b      	ldr	r3, [r3, #4]
70004c42:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
70004c44:	693b      	ldr	r3, [r7, #16]
70004c46:	2b00      	cmp	r3, #0
70004c48:	d109      	bne.n	70004c5e <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004c4a:	4b79      	ldr	r3, [pc, #484]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004c4c:	681b      	ldr	r3, [r3, #0]
70004c4e:	08db      	lsrs	r3, r3, #3
70004c50:	f003 0303 	and.w	r3, r3, #3
70004c54:	4a77      	ldr	r2, [pc, #476]	@ (70004e34 <RCC_PLL_Config+0x28c>)
70004c56:	fa22 f303 	lsr.w	r3, r2, r3
70004c5a:	627b      	str	r3, [r7, #36]	@ 0x24
70004c5c:	e007      	b.n	70004c6e <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
70004c5e:	693b      	ldr	r3, [r7, #16]
70004c60:	2b02      	cmp	r3, #2
70004c62:	d102      	bne.n	70004c6a <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
70004c64:	4b74      	ldr	r3, [pc, #464]	@ (70004e38 <RCC_PLL_Config+0x290>)
70004c66:	627b      	str	r3, [r7, #36]	@ 0x24
70004c68:	e001      	b.n	70004c6e <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
70004c6a:	4b74      	ldr	r3, [pc, #464]	@ (70004e3c <RCC_PLL_Config+0x294>)
70004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
70004c6e:	683b      	ldr	r3, [r7, #0]
70004c70:	689b      	ldr	r3, [r3, #8]
70004c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004c74:	fbb2 f3f3 	udiv	r3, r2, r3
70004c78:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
70004c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004c7c:	4a70      	ldr	r2, [pc, #448]	@ (70004e40 <RCC_PLL_Config+0x298>)
70004c7e:	4293      	cmp	r3, r2
70004c80:	d302      	bcc.n	70004c88 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
70004c82:	2318      	movs	r3, #24
70004c84:	627b      	str	r3, [r7, #36]	@ 0x24
70004c86:	e00f      	b.n	70004ca8 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
70004c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004c8a:	4a6e      	ldr	r2, [pc, #440]	@ (70004e44 <RCC_PLL_Config+0x29c>)
70004c8c:	4293      	cmp	r3, r2
70004c8e:	d902      	bls.n	70004c96 <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
70004c90:	2310      	movs	r3, #16
70004c92:	627b      	str	r3, [r7, #36]	@ 0x24
70004c94:	e008      	b.n	70004ca8 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
70004c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004c98:	4a6b      	ldr	r2, [pc, #428]	@ (70004e48 <RCC_PLL_Config+0x2a0>)
70004c9a:	4293      	cmp	r3, r2
70004c9c:	d902      	bls.n	70004ca4 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
70004c9e:	2308      	movs	r3, #8
70004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
70004ca2:	e001      	b.n	70004ca8 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
70004ca4:	2302      	movs	r3, #2
70004ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
70004ca8:	687a      	ldr	r2, [r7, #4]
70004caa:	4613      	mov	r3, r2
70004cac:	009b      	lsls	r3, r3, #2
70004cae:	4413      	add	r3, r2
70004cb0:	005b      	lsls	r3, r3, #1
70004cb2:	4413      	add	r3, r2
70004cb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004cb6:	fa02 f303 	lsl.w	r3, r2, r3
70004cba:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004cbc:	4b5c      	ldr	r3, [pc, #368]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004cbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004cc0:	687b      	ldr	r3, [r7, #4]
70004cc2:	00db      	lsls	r3, r3, #3
70004cc4:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004cc8:	fa01 f303 	lsl.w	r3, r1, r3
70004ccc:	f043 0303 	orr.w	r3, r3, #3
70004cd0:	43db      	mvns	r3, r3
70004cd2:	401a      	ands	r2, r3
70004cd4:	683b      	ldr	r3, [r7, #0]
70004cd6:	6899      	ldr	r1, [r3, #8]
70004cd8:	687b      	ldr	r3, [r7, #4]
70004cda:	00db      	lsls	r3, r3, #3
70004cdc:	3304      	adds	r3, #4
70004cde:	4099      	lsls	r1, r3
70004ce0:	693b      	ldr	r3, [r7, #16]
70004ce2:	430b      	orrs	r3, r1
70004ce4:	4952      	ldr	r1, [pc, #328]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004ce6:	4313      	orrs	r3, r2
70004ce8:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
70004cea:	4b51      	ldr	r3, [pc, #324]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004cee:	f003 0303 	and.w	r3, r3, #3
70004cf2:	693a      	ldr	r2, [r7, #16]
70004cf4:	429a      	cmp	r2, r3
70004cf6:	d001      	beq.n	70004cfc <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
70004cf8:	2301      	movs	r3, #1
70004cfa:	e090      	b.n	70004e1e <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
70004cfc:	4b4c      	ldr	r3, [pc, #304]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004cfe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004d00:	687a      	ldr	r2, [r7, #4]
70004d02:	4613      	mov	r3, r2
70004d04:	009b      	lsls	r3, r3, #2
70004d06:	4413      	add	r3, r2
70004d08:	005b      	lsls	r3, r3, #1
70004d0a:	4413      	add	r3, r2
70004d0c:	221b      	movs	r2, #27
70004d0e:	fa02 f303 	lsl.w	r3, r2, r3
70004d12:	43db      	mvns	r3, r3
70004d14:	ea01 0203 	and.w	r2, r1, r3
70004d18:	4945      	ldr	r1, [pc, #276]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004d1c:	4313      	orrs	r3, r2
70004d1e:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
70004d20:	683b      	ldr	r3, [r7, #0]
70004d22:	68db      	ldr	r3, [r3, #12]
70004d24:	1e5a      	subs	r2, r3, #1
70004d26:	683b      	ldr	r3, [r7, #0]
70004d28:	691b      	ldr	r3, [r3, #16]
70004d2a:	3b01      	subs	r3, #1
70004d2c:	025b      	lsls	r3, r3, #9
70004d2e:	431a      	orrs	r2, r3
70004d30:	683b      	ldr	r3, [r7, #0]
70004d32:	695b      	ldr	r3, [r3, #20]
70004d34:	3b01      	subs	r3, #1
70004d36:	041b      	lsls	r3, r3, #16
70004d38:	431a      	orrs	r2, r3
70004d3a:	683b      	ldr	r3, [r7, #0]
70004d3c:	699b      	ldr	r3, [r3, #24]
70004d3e:	3b01      	subs	r3, #1
70004d40:	061b      	lsls	r3, r3, #24
70004d42:	431a      	orrs	r2, r3
70004d44:	69fb      	ldr	r3, [r7, #28]
70004d46:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
70004d48:	683b      	ldr	r3, [r7, #0]
70004d4a:	69db      	ldr	r3, [r3, #28]
70004d4c:	1e5a      	subs	r2, r3, #1
70004d4e:	683b      	ldr	r3, [r7, #0]
70004d50:	6a1b      	ldr	r3, [r3, #32]
70004d52:	3b01      	subs	r3, #1
70004d54:	021b      	lsls	r3, r3, #8
70004d56:	431a      	orrs	r2, r3
70004d58:	69bb      	ldr	r3, [r7, #24]
70004d5a:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
70004d5c:	687b      	ldr	r3, [r7, #4]
70004d5e:	2b00      	cmp	r3, #0
70004d60:	d105      	bne.n	70004d6e <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
70004d62:	4b33      	ldr	r3, [pc, #204]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d66:	4a32      	ldr	r2, [pc, #200]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004d68:	f043 0320 	orr.w	r3, r3, #32
70004d6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
70004d6e:	683b      	ldr	r3, [r7, #0]
70004d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004d72:	2b00      	cmp	r3, #0
70004d74:	d01c      	beq.n	70004db0 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
70004d76:	687b      	ldr	r3, [r7, #4]
70004d78:	00da      	lsls	r2, r3, #3
70004d7a:	4b34      	ldr	r3, [pc, #208]	@ (70004e4c <RCC_PLL_Config+0x2a4>)
70004d7c:	4413      	add	r3, r2
70004d7e:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
70004d80:	68fb      	ldr	r3, [r7, #12]
70004d82:	681a      	ldr	r2, [r3, #0]
70004d84:	4b32      	ldr	r3, [pc, #200]	@ (70004e50 <RCC_PLL_Config+0x2a8>)
70004d86:	4013      	ands	r3, r2
70004d88:	683a      	ldr	r2, [r7, #0]
70004d8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
70004d8c:	00d2      	lsls	r2, r2, #3
70004d8e:	431a      	orrs	r2, r3
70004d90:	68fb      	ldr	r3, [r7, #12]
70004d92:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
70004d94:	4b26      	ldr	r3, [pc, #152]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004d96:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004d98:	687a      	ldr	r2, [r7, #4]
70004d9a:	4613      	mov	r3, r2
70004d9c:	009b      	lsls	r3, r3, #2
70004d9e:	4413      	add	r3, r2
70004da0:	005b      	lsls	r3, r3, #1
70004da2:	4413      	add	r3, r2
70004da4:	2201      	movs	r2, #1
70004da6:	fa02 f303 	lsl.w	r3, r2, r3
70004daa:	4a21      	ldr	r2, [pc, #132]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004dac:	430b      	orrs	r3, r1
70004dae:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004db0:	4b1f      	ldr	r3, [pc, #124]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004db2:	681a      	ldr	r2, [r3, #0]
70004db4:	687b      	ldr	r3, [r7, #4]
70004db6:	005b      	lsls	r3, r3, #1
70004db8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004dbc:	fa01 f303 	lsl.w	r3, r1, r3
70004dc0:	491b      	ldr	r1, [pc, #108]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004dc2:	4313      	orrs	r3, r2
70004dc4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70004dc6:	f7fd fe57 	bl	70002a78 <HAL_GetTick>
70004dca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004dcc:	e008      	b.n	70004de0 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004dce:	f7fd fe53 	bl	70002a78 <HAL_GetTick>
70004dd2:	4602      	mov	r2, r0
70004dd4:	697b      	ldr	r3, [r7, #20]
70004dd6:	1ad3      	subs	r3, r2, r3
70004dd8:	2b32      	cmp	r3, #50	@ 0x32
70004dda:	d901      	bls.n	70004de0 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
70004ddc:	2303      	movs	r3, #3
70004dde:	e01e      	b.n	70004e1e <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004de0:	4b13      	ldr	r3, [pc, #76]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004de2:	681a      	ldr	r2, [r3, #0]
70004de4:	687b      	ldr	r3, [r7, #4]
70004de6:	005b      	lsls	r3, r3, #1
70004de8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004dec:	fa01 f303 	lsl.w	r3, r1, r3
70004df0:	4013      	ands	r3, r2
70004df2:	2b00      	cmp	r3, #0
70004df4:	d0eb      	beq.n	70004dce <RCC_PLL_Config+0x226>
70004df6:	e010      	b.n	70004e1a <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
70004df8:	4b0d      	ldr	r3, [pc, #52]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004dfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004dfc:	687b      	ldr	r3, [r7, #4]
70004dfe:	00db      	lsls	r3, r3, #3
70004e00:	3304      	adds	r3, #4
70004e02:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004e06:	fa01 f303 	lsl.w	r3, r1, r3
70004e0a:	f043 0303 	orr.w	r3, r3, #3
70004e0e:	43db      	mvns	r3, r3
70004e10:	4013      	ands	r3, r2
70004e12:	4a07      	ldr	r2, [pc, #28]	@ (70004e30 <RCC_PLL_Config+0x288>)
70004e14:	f043 0303 	orr.w	r3, r3, #3
70004e18:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
70004e1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
70004e1e:	4618      	mov	r0, r3
70004e20:	3728      	adds	r7, #40	@ 0x28
70004e22:	46bd      	mov	sp, r7
70004e24:	bd80      	pop	{r7, pc}
70004e26:	bf00      	nop
70004e28:	58024430 	.word	0x58024430
70004e2c:	580244c0 	.word	0x580244c0
70004e30:	58024400 	.word	0x58024400
70004e34:	03d09000 	.word	0x03d09000
70004e38:	016e3600 	.word	0x016e3600
70004e3c:	003d0900 	.word	0x003d0900
70004e40:	007a1200 	.word	0x007a1200
70004e44:	003d08ff 	.word	0x003d08ff
70004e48:	001e847f 	.word	0x001e847f
70004e4c:	58024434 	.word	0x58024434
70004e50:	ffff0007 	.word	0xffff0007

70004e54 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
70004e54:	b480      	push	{r7}
70004e56:	b089      	sub	sp, #36	@ 0x24
70004e58:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
70004e5a:	4b3c      	ldr	r3, [pc, #240]	@ (70004f4c <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004e5e:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
70004e60:	4b3a      	ldr	r3, [pc, #232]	@ (70004f4c <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004e64:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
70004e66:	697b      	ldr	r3, [r7, #20]
70004e68:	091b      	lsrs	r3, r3, #4
70004e6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004e6e:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
70004e70:	693b      	ldr	r3, [r7, #16]
70004e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004e76:	3301      	adds	r3, #1
70004e78:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
70004e7a:	68fb      	ldr	r3, [r7, #12]
70004e7c:	2b00      	cmp	r3, #0
70004e7e:	d101      	bne.n	70004e84 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004e80:	2300      	movs	r3, #0
70004e82:	e05c      	b.n	70004f3e <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
70004e84:	4b31      	ldr	r3, [pc, #196]	@ (70004f4c <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e88:	f003 0301 	and.w	r3, r3, #1
70004e8c:	2b00      	cmp	r3, #0
70004e8e:	d006      	beq.n	70004e9e <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
70004e90:	4b2e      	ldr	r3, [pc, #184]	@ (70004f4c <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004e94:	08db      	lsrs	r3, r3, #3
70004e96:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004e9a:	61bb      	str	r3, [r7, #24]
70004e9c:	e001      	b.n	70004ea2 <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
70004e9e:	2300      	movs	r3, #0
70004ea0:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
70004ea2:	697b      	ldr	r3, [r7, #20]
70004ea4:	f003 0303 	and.w	r3, r3, #3
70004ea8:	2b02      	cmp	r3, #2
70004eaa:	d019      	beq.n	70004ee0 <RCC_PLL1_GetVCOOutputFreq+0x8c>
70004eac:	2b02      	cmp	r3, #2
70004eae:	d81d      	bhi.n	70004eec <RCC_PLL1_GetVCOOutputFreq+0x98>
70004eb0:	2b00      	cmp	r3, #0
70004eb2:	d002      	beq.n	70004eba <RCC_PLL1_GetVCOOutputFreq+0x66>
70004eb4:	2b01      	cmp	r3, #1
70004eb6:	d016      	beq.n	70004ee6 <RCC_PLL1_GetVCOOutputFreq+0x92>
70004eb8:	e018      	b.n	70004eec <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70004eba:	4b24      	ldr	r3, [pc, #144]	@ (70004f4c <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004ebc:	681b      	ldr	r3, [r3, #0]
70004ebe:	f003 0320 	and.w	r3, r3, #32
70004ec2:	2b00      	cmp	r3, #0
70004ec4:	d009      	beq.n	70004eda <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004ec6:	4b21      	ldr	r3, [pc, #132]	@ (70004f4c <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004ec8:	681b      	ldr	r3, [r3, #0]
70004eca:	08db      	lsrs	r3, r3, #3
70004ecc:	f003 0303 	and.w	r3, r3, #3
70004ed0:	4a1f      	ldr	r2, [pc, #124]	@ (70004f50 <RCC_PLL1_GetVCOOutputFreq+0xfc>)
70004ed2:	fa22 f303 	lsr.w	r3, r2, r3
70004ed6:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
70004ed8:	e00b      	b.n	70004ef2 <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
70004eda:	2300      	movs	r3, #0
70004edc:	61fb      	str	r3, [r7, #28]
      break;
70004ede:	e008      	b.n	70004ef2 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004ee0:	4b1c      	ldr	r3, [pc, #112]	@ (70004f54 <RCC_PLL1_GetVCOOutputFreq+0x100>)
70004ee2:	61fb      	str	r3, [r7, #28]
      break;
70004ee4:	e005      	b.n	70004ef2 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
70004ee6:	4b1c      	ldr	r3, [pc, #112]	@ (70004f58 <RCC_PLL1_GetVCOOutputFreq+0x104>)
70004ee8:	61fb      	str	r3, [r7, #28]
      break;
70004eea:	e002      	b.n	70004ef2 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70004eec:	2300      	movs	r3, #0
70004eee:	61fb      	str	r3, [r7, #28]
      break;
70004ef0:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
70004ef2:	69fb      	ldr	r3, [r7, #28]
70004ef4:	ee07 3a90 	vmov	s15, r3
70004ef8:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004efc:	68fb      	ldr	r3, [r7, #12]
70004efe:	ee07 3a90 	vmov	s15, r3
70004f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004f0a:	68bb      	ldr	r3, [r7, #8]
70004f0c:	ee07 3a90 	vmov	s15, r3
70004f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004f14:	69bb      	ldr	r3, [r7, #24]
70004f16:	ee07 3a90 	vmov	s15, r3
70004f1a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
70004f1e:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70004f5c <RCC_PLL1_GetVCOOutputFreq+0x108>
70004f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
70004f2e:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
70004f32:	edd7 7a01 	vldr	s15, [r7, #4]
70004f36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70004f3a:	ee17 3a90 	vmov	r3, s15
}
70004f3e:	4618      	mov	r0, r3
70004f40:	3724      	adds	r7, #36	@ 0x24
70004f42:	46bd      	mov	sp, r7
70004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
70004f48:	4770      	bx	lr
70004f4a:	bf00      	nop
70004f4c:	58024400 	.word	0x58024400
70004f50:	03d09000 	.word	0x03d09000
70004f54:	016e3600 	.word	0x016e3600
70004f58:	003d0900 	.word	0x003d0900
70004f5c:	46000000 	.word	0x46000000

70004f60 <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
70004f60:	b480      	push	{r7}
70004f62:	b089      	sub	sp, #36	@ 0x24
70004f64:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
70004f66:	4b3c      	ldr	r3, [pc, #240]	@ (70005058 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004f6a:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
70004f6c:	4b3a      	ldr	r3, [pc, #232]	@ (70005058 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004f70:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
70004f72:	697b      	ldr	r3, [r7, #20]
70004f74:	0b1b      	lsrs	r3, r3, #12
70004f76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004f7a:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
70004f7c:	693b      	ldr	r3, [r7, #16]
70004f7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004f82:	3301      	adds	r3, #1
70004f84:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
70004f86:	68fb      	ldr	r3, [r7, #12]
70004f88:	2b00      	cmp	r3, #0
70004f8a:	d101      	bne.n	70004f90 <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004f8c:	2300      	movs	r3, #0
70004f8e:	e05c      	b.n	7000504a <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
70004f90:	4b31      	ldr	r3, [pc, #196]	@ (70005058 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004f98:	2b00      	cmp	r3, #0
70004f9a:	d006      	beq.n	70004faa <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
70004f9c:	4b2e      	ldr	r3, [pc, #184]	@ (70005058 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004fa0:	08db      	lsrs	r3, r3, #3
70004fa2:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004fa6:	61bb      	str	r3, [r7, #24]
70004fa8:	e001      	b.n	70004fae <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
70004faa:	2300      	movs	r3, #0
70004fac:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
70004fae:	697b      	ldr	r3, [r7, #20]
70004fb0:	f003 0303 	and.w	r3, r3, #3
70004fb4:	2b02      	cmp	r3, #2
70004fb6:	d019      	beq.n	70004fec <RCC_PLL2_GetVCOOutputFreq+0x8c>
70004fb8:	2b02      	cmp	r3, #2
70004fba:	d81d      	bhi.n	70004ff8 <RCC_PLL2_GetVCOOutputFreq+0x98>
70004fbc:	2b00      	cmp	r3, #0
70004fbe:	d002      	beq.n	70004fc6 <RCC_PLL2_GetVCOOutputFreq+0x66>
70004fc0:	2b01      	cmp	r3, #1
70004fc2:	d016      	beq.n	70004ff2 <RCC_PLL2_GetVCOOutputFreq+0x92>
70004fc4:	e018      	b.n	70004ff8 <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70004fc6:	4b24      	ldr	r3, [pc, #144]	@ (70005058 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004fc8:	681b      	ldr	r3, [r3, #0]
70004fca:	f003 0320 	and.w	r3, r3, #32
70004fce:	2b00      	cmp	r3, #0
70004fd0:	d009      	beq.n	70004fe6 <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004fd2:	4b21      	ldr	r3, [pc, #132]	@ (70005058 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004fd4:	681b      	ldr	r3, [r3, #0]
70004fd6:	08db      	lsrs	r3, r3, #3
70004fd8:	f003 0303 	and.w	r3, r3, #3
70004fdc:	4a1f      	ldr	r2, [pc, #124]	@ (7000505c <RCC_PLL2_GetVCOOutputFreq+0xfc>)
70004fde:	fa22 f303 	lsr.w	r3, r2, r3
70004fe2:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
70004fe4:	e00b      	b.n	70004ffe <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
70004fe6:	2300      	movs	r3, #0
70004fe8:	61fb      	str	r3, [r7, #28]
      break;
70004fea:	e008      	b.n	70004ffe <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004fec:	4b1c      	ldr	r3, [pc, #112]	@ (70005060 <RCC_PLL2_GetVCOOutputFreq+0x100>)
70004fee:	61fb      	str	r3, [r7, #28]
      break;
70004ff0:	e005      	b.n	70004ffe <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
70004ff2:	4b1c      	ldr	r3, [pc, #112]	@ (70005064 <RCC_PLL2_GetVCOOutputFreq+0x104>)
70004ff4:	61fb      	str	r3, [r7, #28]
      break;
70004ff6:	e002      	b.n	70004ffe <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70004ff8:	2300      	movs	r3, #0
70004ffa:	61fb      	str	r3, [r7, #28]
      break;
70004ffc:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
70004ffe:	69fb      	ldr	r3, [r7, #28]
70005000:	ee07 3a90 	vmov	s15, r3
70005004:	eef8 6a67 	vcvt.f32.u32	s13, s15
70005008:	68fb      	ldr	r3, [r7, #12]
7000500a:	ee07 3a90 	vmov	s15, r3
7000500e:	eef8 7a67 	vcvt.f32.u32	s15, s15
70005012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70005016:	68bb      	ldr	r3, [r7, #8]
70005018:	ee07 3a90 	vmov	s15, r3
7000501c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70005020:	69bb      	ldr	r3, [r7, #24]
70005022:	ee07 3a90 	vmov	s15, r3
70005026:	eeb8 6a67 	vcvt.f32.u32	s12, s15
7000502a:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70005068 <RCC_PLL2_GetVCOOutputFreq+0x108>
7000502e:	eec6 7a25 	vdiv.f32	s15, s12, s11
70005032:	ee76 7aa7 	vadd.f32	s15, s13, s15
70005036:	ee67 7a27 	vmul.f32	s15, s14, s15
7000503a:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
7000503e:	edd7 7a01 	vldr	s15, [r7, #4]
70005042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70005046:	ee17 3a90 	vmov	r3, s15
}
7000504a:	4618      	mov	r0, r3
7000504c:	3724      	adds	r7, #36	@ 0x24
7000504e:	46bd      	mov	sp, r7
70005050:	f85d 7b04 	ldr.w	r7, [sp], #4
70005054:	4770      	bx	lr
70005056:	bf00      	nop
70005058:	58024400 	.word	0x58024400
7000505c:	03d09000 	.word	0x03d09000
70005060:	016e3600 	.word	0x016e3600
70005064:	003d0900 	.word	0x003d0900
70005068:	46000000 	.word	0x46000000

7000506c <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
7000506c:	b480      	push	{r7}
7000506e:	b089      	sub	sp, #36	@ 0x24
70005070:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
70005072:	4b3c      	ldr	r3, [pc, #240]	@ (70005164 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70005074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70005076:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
70005078:	4b3a      	ldr	r3, [pc, #232]	@ (70005164 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
7000507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
7000507c:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
7000507e:	697b      	ldr	r3, [r7, #20]
70005080:	0d1b      	lsrs	r3, r3, #20
70005082:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70005086:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
70005088:	693b      	ldr	r3, [r7, #16]
7000508a:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000508e:	3301      	adds	r3, #1
70005090:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
70005092:	68fb      	ldr	r3, [r7, #12]
70005094:	2b00      	cmp	r3, #0
70005096:	d101      	bne.n	7000509c <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70005098:	2300      	movs	r3, #0
7000509a:	e05c      	b.n	70005156 <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
7000509c:	4b31      	ldr	r3, [pc, #196]	@ (70005164 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
7000509e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
700050a4:	2b00      	cmp	r3, #0
700050a6:	d006      	beq.n	700050b6 <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
700050a8:	4b2e      	ldr	r3, [pc, #184]	@ (70005164 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
700050aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700050ac:	08db      	lsrs	r3, r3, #3
700050ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
700050b2:	61bb      	str	r3, [r7, #24]
700050b4:	e001      	b.n	700050ba <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
700050b6:	2300      	movs	r3, #0
700050b8:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
700050ba:	697b      	ldr	r3, [r7, #20]
700050bc:	f003 0303 	and.w	r3, r3, #3
700050c0:	2b02      	cmp	r3, #2
700050c2:	d019      	beq.n	700050f8 <RCC_PLL3_GetVCOOutputFreq+0x8c>
700050c4:	2b02      	cmp	r3, #2
700050c6:	d81d      	bhi.n	70005104 <RCC_PLL3_GetVCOOutputFreq+0x98>
700050c8:	2b00      	cmp	r3, #0
700050ca:	d002      	beq.n	700050d2 <RCC_PLL3_GetVCOOutputFreq+0x66>
700050cc:	2b01      	cmp	r3, #1
700050ce:	d016      	beq.n	700050fe <RCC_PLL3_GetVCOOutputFreq+0x92>
700050d0:	e018      	b.n	70005104 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700050d2:	4b24      	ldr	r3, [pc, #144]	@ (70005164 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
700050d4:	681b      	ldr	r3, [r3, #0]
700050d6:	f003 0320 	and.w	r3, r3, #32
700050da:	2b00      	cmp	r3, #0
700050dc:	d009      	beq.n	700050f2 <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
700050de:	4b21      	ldr	r3, [pc, #132]	@ (70005164 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
700050e0:	681b      	ldr	r3, [r3, #0]
700050e2:	08db      	lsrs	r3, r3, #3
700050e4:	f003 0303 	and.w	r3, r3, #3
700050e8:	4a1f      	ldr	r2, [pc, #124]	@ (70005168 <RCC_PLL3_GetVCOOutputFreq+0xfc>)
700050ea:	fa22 f303 	lsr.w	r3, r2, r3
700050ee:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
700050f0:	e00b      	b.n	7000510a <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
700050f2:	2300      	movs	r3, #0
700050f4:	61fb      	str	r3, [r7, #28]
      break;
700050f6:	e008      	b.n	7000510a <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
700050f8:	4b1c      	ldr	r3, [pc, #112]	@ (7000516c <RCC_PLL3_GetVCOOutputFreq+0x100>)
700050fa:	61fb      	str	r3, [r7, #28]
      break;
700050fc:	e005      	b.n	7000510a <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
700050fe:	4b1c      	ldr	r3, [pc, #112]	@ (70005170 <RCC_PLL3_GetVCOOutputFreq+0x104>)
70005100:	61fb      	str	r3, [r7, #28]
      break;
70005102:	e002      	b.n	7000510a <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70005104:	2300      	movs	r3, #0
70005106:	61fb      	str	r3, [r7, #28]
      break;
70005108:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
7000510a:	69fb      	ldr	r3, [r7, #28]
7000510c:	ee07 3a90 	vmov	s15, r3
70005110:	eef8 6a67 	vcvt.f32.u32	s13, s15
70005114:	68fb      	ldr	r3, [r7, #12]
70005116:	ee07 3a90 	vmov	s15, r3
7000511a:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000511e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70005122:	68bb      	ldr	r3, [r7, #8]
70005124:	ee07 3a90 	vmov	s15, r3
70005128:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000512c:	69bb      	ldr	r3, [r7, #24]
7000512e:	ee07 3a90 	vmov	s15, r3
70005132:	eeb8 6a67 	vcvt.f32.u32	s12, s15
70005136:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70005174 <RCC_PLL3_GetVCOOutputFreq+0x108>
7000513a:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000513e:	ee76 7aa7 	vadd.f32	s15, s13, s15
70005142:	ee67 7a27 	vmul.f32	s15, s14, s15
70005146:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
7000514a:	edd7 7a01 	vldr	s15, [r7, #4]
7000514e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70005152:	ee17 3a90 	vmov	r3, s15
}
70005156:	4618      	mov	r0, r3
70005158:	3724      	adds	r7, #36	@ 0x24
7000515a:	46bd      	mov	sp, r7
7000515c:	f85d 7b04 	ldr.w	r7, [sp], #4
70005160:	4770      	bx	lr
70005162:	bf00      	nop
70005164:	58024400 	.word	0x58024400
70005168:	03d09000 	.word	0x03d09000
7000516c:	016e3600 	.word	0x016e3600
70005170:	003d0900 	.word	0x003d0900
70005174:	46000000 	.word	0x46000000

70005178 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
70005178:	b580      	push	{r7, lr}
7000517a:	b086      	sub	sp, #24
7000517c:	af00      	add	r7, sp, #0
7000517e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
70005180:	2300      	movs	r3, #0
70005182:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
70005184:	2300      	movs	r3, #0
70005186:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
70005188:	687b      	ldr	r3, [r7, #4]
7000518a:	681b      	ldr	r3, [r3, #0]
7000518c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70005190:	2b00      	cmp	r3, #0
70005192:	f000 8081 	beq.w	70005298 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
70005196:	4b8c      	ldr	r3, [pc, #560]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000519a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000519e:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
700051a0:	693b      	ldr	r3, [r7, #16]
700051a2:	2b00      	cmp	r3, #0
700051a4:	d029      	beq.n	700051fa <HAL_RCCEx_PeriphCLKConfig+0x82>
700051a6:	687b      	ldr	r3, [r7, #4]
700051a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700051aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700051ae:	693a      	ldr	r2, [r7, #16]
700051b0:	429a      	cmp	r2, r3
700051b2:	d022      	beq.n	700051fa <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
700051b4:	4b85      	ldr	r3, [pc, #532]	@ (700053cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
700051b6:	681b      	ldr	r3, [r3, #0]
700051b8:	4a84      	ldr	r2, [pc, #528]	@ (700053cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
700051ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700051be:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
700051c0:	4b82      	ldr	r3, [pc, #520]	@ (700053cc <HAL_RCCEx_PeriphCLKConfig+0x254>)
700051c2:	681b      	ldr	r3, [r3, #0]
700051c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700051c8:	2b00      	cmp	r3, #0
700051ca:	d102      	bne.n	700051d2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
700051cc:	2301      	movs	r3, #1
700051ce:	75fb      	strb	r3, [r7, #23]
700051d0:	e013      	b.n	700051fa <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
700051d2:	4b7d      	ldr	r3, [pc, #500]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700051d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700051d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
700051da:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
700051dc:	4b7a      	ldr	r3, [pc, #488]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700051de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700051e0:	4a79      	ldr	r2, [pc, #484]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700051e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700051e6:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
700051e8:	4b77      	ldr	r3, [pc, #476]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700051ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700051ec:	4a76      	ldr	r2, [pc, #472]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700051ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700051f2:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
700051f4:	4a74      	ldr	r2, [pc, #464]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700051f6:	693b      	ldr	r3, [r7, #16]
700051f8:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
700051fa:	7dfb      	ldrb	r3, [r7, #23]
700051fc:	2b00      	cmp	r3, #0
700051fe:	d149      	bne.n	70005294 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
70005200:	687b      	ldr	r3, [r7, #4]
70005202:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70005204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70005208:	d115      	bne.n	70005236 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000520a:	f7fd fc35 	bl	70002a78 <HAL_GetTick>
7000520e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70005210:	e00b      	b.n	7000522a <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70005212:	f7fd fc31 	bl	70002a78 <HAL_GetTick>
70005216:	4602      	mov	r2, r0
70005218:	68fb      	ldr	r3, [r7, #12]
7000521a:	1ad3      	subs	r3, r2, r3
7000521c:	f241 3288 	movw	r2, #5000	@ 0x1388
70005220:	4293      	cmp	r3, r2
70005222:	d902      	bls.n	7000522a <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
70005224:	2303      	movs	r3, #3
70005226:	75fb      	strb	r3, [r7, #23]
            break;
70005228:	e005      	b.n	70005236 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
7000522a:	4b67      	ldr	r3, [pc, #412]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000522c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000522e:	f003 0302 	and.w	r3, r3, #2
70005232:	2b00      	cmp	r3, #0
70005234:	d0ed      	beq.n	70005212 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
70005236:	7dfb      	ldrb	r3, [r7, #23]
70005238:	2b00      	cmp	r3, #0
7000523a:	d128      	bne.n	7000528e <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
7000523c:	687b      	ldr	r3, [r7, #4]
7000523e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70005240:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
70005244:	2b00      	cmp	r3, #0
70005246:	d00c      	beq.n	70005262 <HAL_RCCEx_PeriphCLKConfig+0xea>
70005248:	4b5f      	ldr	r3, [pc, #380]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000524a:	691b      	ldr	r3, [r3, #16]
7000524c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
70005250:	687b      	ldr	r3, [r7, #4]
70005252:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70005254:	0919      	lsrs	r1, r3, #4
70005256:	4b5e      	ldr	r3, [pc, #376]	@ (700053d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
70005258:	400b      	ands	r3, r1
7000525a:	495b      	ldr	r1, [pc, #364]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000525c:	4313      	orrs	r3, r2
7000525e:	610b      	str	r3, [r1, #16]
70005260:	e005      	b.n	7000526e <HAL_RCCEx_PeriphCLKConfig+0xf6>
70005262:	4b59      	ldr	r3, [pc, #356]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005264:	691b      	ldr	r3, [r3, #16]
70005266:	4a58      	ldr	r2, [pc, #352]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005268:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
7000526c:	6113      	str	r3, [r2, #16]
7000526e:	4b56      	ldr	r3, [pc, #344]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005270:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
70005272:	687b      	ldr	r3, [r7, #4]
70005274:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70005276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000527a:	4953      	ldr	r1, [pc, #332]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000527c:	4313      	orrs	r3, r2
7000527e:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
70005280:	4b51      	ldr	r3, [pc, #324]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005284:	4a50      	ldr	r2, [pc, #320]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
7000528a:	6713      	str	r3, [r2, #112]	@ 0x70
7000528c:	e004      	b.n	70005298 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
7000528e:	7dfb      	ldrb	r3, [r7, #23]
70005290:	75bb      	strb	r3, [r7, #22]
70005292:	e001      	b.n	70005298 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
70005294:	7dfb      	ldrb	r3, [r7, #23]
70005296:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
70005298:	687b      	ldr	r3, [r7, #4]
7000529a:	681b      	ldr	r3, [r3, #0]
7000529c:	f003 0301 	and.w	r3, r3, #1
700052a0:	2b00      	cmp	r3, #0
700052a2:	d030      	beq.n	70005306 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
700052a4:	687b      	ldr	r3, [r7, #4]
700052a6:	685b      	ldr	r3, [r3, #4]
700052a8:	2b03      	cmp	r3, #3
700052aa:	d819      	bhi.n	700052e0 <HAL_RCCEx_PeriphCLKConfig+0x168>
700052ac:	a201      	add	r2, pc, #4	@ (adr r2, 700052b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
700052ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700052b2:	bf00      	nop
700052b4:	700052e7 	.word	0x700052e7
700052b8:	700052c5 	.word	0x700052c5
700052bc:	700052d3 	.word	0x700052d3
700052c0:	700052e7 	.word	0x700052e7
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700052c4:	4b40      	ldr	r3, [pc, #256]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700052c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052c8:	4a3f      	ldr	r2, [pc, #252]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700052ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700052ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
700052d0:	e00a      	b.n	700052e8 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
700052d2:	4b3d      	ldr	r3, [pc, #244]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052d6:	4a3c      	ldr	r2, [pc, #240]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700052d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700052dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
700052de:	e003      	b.n	700052e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700052e0:	2301      	movs	r3, #1
700052e2:	75fb      	strb	r3, [r7, #23]
        break;
700052e4:	e000      	b.n	700052e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
700052e6:	bf00      	nop
    }

    if (ret == HAL_OK)
700052e8:	7dfb      	ldrb	r3, [r7, #23]
700052ea:	2b00      	cmp	r3, #0
700052ec:	d109      	bne.n	70005302 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
700052ee:	4b36      	ldr	r3, [pc, #216]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700052f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700052f2:	f023 0203 	bic.w	r2, r3, #3
700052f6:	687b      	ldr	r3, [r7, #4]
700052f8:	685b      	ldr	r3, [r3, #4]
700052fa:	4933      	ldr	r1, [pc, #204]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700052fc:	4313      	orrs	r3, r2
700052fe:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005300:	e001      	b.n	70005306 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005302:	7dfb      	ldrb	r3, [r7, #23]
70005304:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
70005306:	687b      	ldr	r3, [r7, #4]
70005308:	681b      	ldr	r3, [r3, #0]
7000530a:	f003 0302 	and.w	r3, r3, #2
7000530e:	2b00      	cmp	r3, #0
70005310:	d02a      	beq.n	70005368 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
70005312:	687b      	ldr	r3, [r7, #4]
70005314:	689b      	ldr	r3, [r3, #8]
70005316:	2b20      	cmp	r3, #32
70005318:	d00c      	beq.n	70005334 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
7000531a:	2b20      	cmp	r3, #32
7000531c:	d811      	bhi.n	70005342 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
7000531e:	2b00      	cmp	r3, #0
70005320:	d012      	beq.n	70005348 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
70005322:	2b10      	cmp	r3, #16
70005324:	d10d      	bne.n	70005342 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70005326:	4b28      	ldr	r3, [pc, #160]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000532a:	4a27      	ldr	r2, [pc, #156]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000532c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005330:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70005332:	e00a      	b.n	7000534a <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70005334:	4b24      	ldr	r3, [pc, #144]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005338:	4a23      	ldr	r2, [pc, #140]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000533a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000533e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70005340:	e003      	b.n	7000534a <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
70005342:	2301      	movs	r3, #1
70005344:	75fb      	strb	r3, [r7, #23]
        break;
70005346:	e000      	b.n	7000534a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
70005348:	bf00      	nop
    }

    if (ret == HAL_OK)
7000534a:	7dfb      	ldrb	r3, [r7, #23]
7000534c:	2b00      	cmp	r3, #0
7000534e:	d109      	bne.n	70005364 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
70005350:	4b1d      	ldr	r3, [pc, #116]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005354:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
70005358:	687b      	ldr	r3, [r7, #4]
7000535a:	689b      	ldr	r3, [r3, #8]
7000535c:	491a      	ldr	r1, [pc, #104]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000535e:	4313      	orrs	r3, r2
70005360:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005362:	e001      	b.n	70005368 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005364:	7dfb      	ldrb	r3, [r7, #23]
70005366:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
70005368:	687b      	ldr	r3, [r7, #4]
7000536a:	681b      	ldr	r3, [r3, #0]
7000536c:	f003 0304 	and.w	r3, r3, #4
70005370:	2b00      	cmp	r3, #0
70005372:	d031      	beq.n	700053d8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
70005374:	687b      	ldr	r3, [r7, #4]
70005376:	68db      	ldr	r3, [r3, #12]
70005378:	2b80      	cmp	r3, #128	@ 0x80
7000537a:	d00c      	beq.n	70005396 <HAL_RCCEx_PeriphCLKConfig+0x21e>
7000537c:	2b80      	cmp	r3, #128	@ 0x80
7000537e:	d811      	bhi.n	700053a4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
70005380:	2b00      	cmp	r3, #0
70005382:	d012      	beq.n	700053aa <HAL_RCCEx_PeriphCLKConfig+0x232>
70005384:	2b40      	cmp	r3, #64	@ 0x40
70005386:	d10d      	bne.n	700053a4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70005388:	4b0f      	ldr	r3, [pc, #60]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000538a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000538c:	4a0e      	ldr	r2, [pc, #56]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000538e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005392:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
70005394:	e00a      	b.n	700053ac <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70005396:	4b0c      	ldr	r3, [pc, #48]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70005398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000539a:	4a0b      	ldr	r2, [pc, #44]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000539c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
700053a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700053a2:	e003      	b.n	700053ac <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
700053a4:	2301      	movs	r3, #1
700053a6:	75fb      	strb	r3, [r7, #23]
        break;
700053a8:	e000      	b.n	700053ac <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
700053aa:	bf00      	nop
    }

    if (ret == HAL_OK)
700053ac:	7dfb      	ldrb	r3, [r7, #23]
700053ae:	2b00      	cmp	r3, #0
700053b0:	d110      	bne.n	700053d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
700053b2:	4b05      	ldr	r3, [pc, #20]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700053b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700053b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
700053ba:	687b      	ldr	r3, [r7, #4]
700053bc:	68db      	ldr	r3, [r3, #12]
700053be:	4902      	ldr	r1, [pc, #8]	@ (700053c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700053c0:	4313      	orrs	r3, r2
700053c2:	64cb      	str	r3, [r1, #76]	@ 0x4c
700053c4:	e008      	b.n	700053d8 <HAL_RCCEx_PeriphCLKConfig+0x260>
700053c6:	bf00      	nop
700053c8:	58024400 	.word	0x58024400
700053cc:	58024800 	.word	0x58024800
700053d0:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
700053d4:	7dfb      	ldrb	r3, [r7, #23]
700053d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
700053d8:	687b      	ldr	r3, [r7, #4]
700053da:	681b      	ldr	r3, [r3, #0]
700053dc:	f003 0308 	and.w	r3, r3, #8
700053e0:	2b00      	cmp	r3, #0
700053e2:	d008      	beq.n	700053f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
700053e4:	4b93      	ldr	r3, [pc, #588]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700053e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700053e8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
700053ec:	687b      	ldr	r3, [r7, #4]
700053ee:	691b      	ldr	r3, [r3, #16]
700053f0:	4990      	ldr	r1, [pc, #576]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700053f2:	4313      	orrs	r3, r2
700053f4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
700053f6:	687b      	ldr	r3, [r7, #4]
700053f8:	681b      	ldr	r3, [r3, #0]
700053fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
700053fe:	2b00      	cmp	r3, #0
70005400:	d026      	beq.n	70005450 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
70005402:	687b      	ldr	r3, [r7, #4]
70005404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005406:	2b00      	cmp	r3, #0
70005408:	d002      	beq.n	70005410 <HAL_RCCEx_PeriphCLKConfig+0x298>
7000540a:	2b04      	cmp	r3, #4
7000540c:	d007      	beq.n	7000541e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
7000540e:	e00d      	b.n	7000542c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70005410:	4b88      	ldr	r3, [pc, #544]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005414:	4a87      	ldr	r2, [pc, #540]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005416:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000541a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
7000541c:	e009      	b.n	70005432 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
7000541e:	4b85      	ldr	r3, [pc, #532]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005422:	4a84      	ldr	r2, [pc, #528]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005424:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70005428:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
7000542a:	e002      	b.n	70005432 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
7000542c:	2301      	movs	r3, #1
7000542e:	75fb      	strb	r3, [r7, #23]
        break;
70005430:	bf00      	nop
    }

    if (ret == HAL_OK)
70005432:	7dfb      	ldrb	r3, [r7, #23]
70005434:	2b00      	cmp	r3, #0
70005436:	d109      	bne.n	7000544c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
70005438:	4b7e      	ldr	r3, [pc, #504]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000543a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000543c:	f023 0204 	bic.w	r2, r3, #4
70005440:	687b      	ldr	r3, [r7, #4]
70005442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005444:	497b      	ldr	r1, [pc, #492]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005446:	4313      	orrs	r3, r2
70005448:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000544a:	e001      	b.n	70005450 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000544c:	7dfb      	ldrb	r3, [r7, #23]
7000544e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
70005450:	687b      	ldr	r3, [r7, #4]
70005452:	681b      	ldr	r3, [r3, #0]
70005454:	f003 0310 	and.w	r3, r3, #16
70005458:	2b00      	cmp	r3, #0
7000545a:	d02e      	beq.n	700054ba <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
7000545c:	687b      	ldr	r3, [r7, #4]
7000545e:	695b      	ldr	r3, [r3, #20]
70005460:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005464:	d019      	beq.n	7000549a <HAL_RCCEx_PeriphCLKConfig+0x322>
70005466:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000546a:	d813      	bhi.n	70005494 <HAL_RCCEx_PeriphCLKConfig+0x31c>
7000546c:	2b00      	cmp	r3, #0
7000546e:	d003      	beq.n	70005478 <HAL_RCCEx_PeriphCLKConfig+0x300>
70005470:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70005474:	d007      	beq.n	70005486 <HAL_RCCEx_PeriphCLKConfig+0x30e>
70005476:	e00d      	b.n	70005494 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005478:	4b6e      	ldr	r3, [pc, #440]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000547c:	4a6d      	ldr	r2, [pc, #436]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000547e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005482:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70005484:	e00a      	b.n	7000549c <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005486:	4b6b      	ldr	r3, [pc, #428]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000548a:	4a6a      	ldr	r2, [pc, #424]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000548c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005490:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70005492:	e003      	b.n	7000549c <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005494:	2301      	movs	r3, #1
70005496:	75fb      	strb	r3, [r7, #23]
        break;
70005498:	e000      	b.n	7000549c <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
7000549a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000549c:	7dfb      	ldrb	r3, [r7, #23]
7000549e:	2b00      	cmp	r3, #0
700054a0:	d109      	bne.n	700054b6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
700054a2:	4b64      	ldr	r3, [pc, #400]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700054a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700054a6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
700054aa:	687b      	ldr	r3, [r7, #4]
700054ac:	695b      	ldr	r3, [r3, #20]
700054ae:	4961      	ldr	r1, [pc, #388]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700054b0:	4313      	orrs	r3, r2
700054b2:	64cb      	str	r3, [r1, #76]	@ 0x4c
700054b4:	e001      	b.n	700054ba <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
700054b6:	7dfb      	ldrb	r3, [r7, #23]
700054b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
700054ba:	687b      	ldr	r3, [r7, #4]
700054bc:	681b      	ldr	r3, [r3, #0]
700054be:	f003 0320 	and.w	r3, r3, #32
700054c2:	2b00      	cmp	r3, #0
700054c4:	d03f      	beq.n	70005546 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
700054c6:	687b      	ldr	r3, [r7, #4]
700054c8:	699b      	ldr	r3, [r3, #24]
700054ca:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700054ce:	d02a      	beq.n	70005526 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700054d0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700054d4:	d824      	bhi.n	70005520 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700054d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700054da:	d024      	beq.n	70005526 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700054dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700054e0:	d81e      	bhi.n	70005520 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700054e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
700054e6:	d01e      	beq.n	70005526 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700054e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
700054ec:	d818      	bhi.n	70005520 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700054ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700054f2:	d00e      	beq.n	70005512 <HAL_RCCEx_PeriphCLKConfig+0x39a>
700054f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700054f8:	d812      	bhi.n	70005520 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700054fa:	2b00      	cmp	r3, #0
700054fc:	d013      	beq.n	70005526 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700054fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70005502:	d10d      	bne.n	70005520 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005504:	4b4b      	ldr	r3, [pc, #300]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005508:	4a4a      	ldr	r2, [pc, #296]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000550a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000550e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70005510:	e00a      	b.n	70005528 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005512:	4b48      	ldr	r3, [pc, #288]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005516:	4a47      	ldr	r2, [pc, #284]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005518:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000551c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
7000551e:	e003      	b.n	70005528 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005520:	2301      	movs	r3, #1
70005522:	75fb      	strb	r3, [r7, #23]
        break;
70005524:	e000      	b.n	70005528 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
70005526:	bf00      	nop
    }

    if (ret == HAL_OK)
70005528:	7dfb      	ldrb	r3, [r7, #23]
7000552a:	2b00      	cmp	r3, #0
7000552c:	d109      	bne.n	70005542 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
7000552e:	4b41      	ldr	r3, [pc, #260]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005532:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70005536:	687b      	ldr	r3, [r7, #4]
70005538:	699b      	ldr	r3, [r3, #24]
7000553a:	493e      	ldr	r1, [pc, #248]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000553c:	4313      	orrs	r3, r2
7000553e:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005540:	e001      	b.n	70005546 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005542:	7dfb      	ldrb	r3, [r7, #23]
70005544:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
70005546:	687b      	ldr	r3, [r7, #4]
70005548:	681b      	ldr	r3, [r3, #0]
7000554a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000554e:	2b00      	cmp	r3, #0
70005550:	d008      	beq.n	70005564 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
70005552:	4b38      	ldr	r3, [pc, #224]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005556:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
7000555a:	687b      	ldr	r3, [r7, #4]
7000555c:	69db      	ldr	r3, [r3, #28]
7000555e:	4935      	ldr	r1, [pc, #212]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005560:	4313      	orrs	r3, r2
70005562:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
70005564:	687b      	ldr	r3, [r7, #4]
70005566:	681b      	ldr	r3, [r3, #0]
70005568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000556c:	2b00      	cmp	r3, #0
7000556e:	d008      	beq.n	70005582 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
70005570:	4b30      	ldr	r3, [pc, #192]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005574:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
70005578:	687b      	ldr	r3, [r7, #4]
7000557a:	6a1b      	ldr	r3, [r3, #32]
7000557c:	492d      	ldr	r1, [pc, #180]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000557e:	4313      	orrs	r3, r2
70005580:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
70005582:	687b      	ldr	r3, [r7, #4]
70005584:	681b      	ldr	r3, [r3, #0]
70005586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000558a:	2b00      	cmp	r3, #0
7000558c:	d020      	beq.n	700055d0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
7000558e:	687b      	ldr	r3, [r7, #4]
70005590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70005592:	2b00      	cmp	r3, #0
70005594:	d00c      	beq.n	700055b0 <HAL_RCCEx_PeriphCLKConfig+0x438>
70005596:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000559a:	d106      	bne.n	700055aa <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
7000559c:	4b25      	ldr	r3, [pc, #148]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000559e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055a0:	4a24      	ldr	r2, [pc, #144]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700055a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700055a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
700055a8:	e003      	b.n	700055b2 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
700055aa:	2301      	movs	r3, #1
700055ac:	75fb      	strb	r3, [r7, #23]
        break;
700055ae:	e000      	b.n	700055b2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
700055b0:	bf00      	nop
    }

    if (ret == HAL_OK)
700055b2:	7dfb      	ldrb	r3, [r7, #23]
700055b4:	2b00      	cmp	r3, #0
700055b6:	d109      	bne.n	700055cc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
700055b8:	4b1e      	ldr	r3, [pc, #120]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700055ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700055bc:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
700055c0:	687b      	ldr	r3, [r7, #4]
700055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700055c4:	491b      	ldr	r1, [pc, #108]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700055c6:	4313      	orrs	r3, r2
700055c8:	64cb      	str	r3, [r1, #76]	@ 0x4c
700055ca:	e001      	b.n	700055d0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
700055cc:	7dfb      	ldrb	r3, [r7, #23]
700055ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
700055d0:	687b      	ldr	r3, [r7, #4]
700055d2:	681b      	ldr	r3, [r3, #0]
700055d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
700055d8:	2b00      	cmp	r3, #0
700055da:	d02f      	beq.n	7000563c <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
700055dc:	687b      	ldr	r3, [r7, #4]
700055de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700055e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
700055e4:	d00e      	beq.n	70005604 <HAL_RCCEx_PeriphCLKConfig+0x48c>
700055e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
700055ea:	d812      	bhi.n	70005612 <HAL_RCCEx_PeriphCLKConfig+0x49a>
700055ec:	2b00      	cmp	r3, #0
700055ee:	d013      	beq.n	70005618 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
700055f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700055f4:	d10d      	bne.n	70005612 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700055f6:	4b0f      	ldr	r3, [pc, #60]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700055f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055fa:	4a0e      	ldr	r2, [pc, #56]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700055fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005600:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70005602:	e00a      	b.n	7000561a <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005604:	4b0b      	ldr	r3, [pc, #44]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005608:	4a0a      	ldr	r2, [pc, #40]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000560a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000560e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70005610:	e003      	b.n	7000561a <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005612:	2301      	movs	r3, #1
70005614:	75fb      	strb	r3, [r7, #23]
        break;
70005616:	e000      	b.n	7000561a <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
70005618:	bf00      	nop
    }

    if (ret == HAL_OK)
7000561a:	7dfb      	ldrb	r3, [r7, #23]
7000561c:	2b00      	cmp	r3, #0
7000561e:	d10b      	bne.n	70005638 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
70005620:	4b04      	ldr	r3, [pc, #16]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70005622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005624:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
70005628:	687b      	ldr	r3, [r7, #4]
7000562a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000562c:	4901      	ldr	r1, [pc, #4]	@ (70005634 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000562e:	4313      	orrs	r3, r2
70005630:	650b      	str	r3, [r1, #80]	@ 0x50
70005632:	e003      	b.n	7000563c <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70005634:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70005638:	7dfb      	ldrb	r3, [r7, #23]
7000563a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
7000563c:	687b      	ldr	r3, [r7, #4]
7000563e:	681b      	ldr	r3, [r3, #0]
70005640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70005644:	2b00      	cmp	r3, #0
70005646:	d02c      	beq.n	700056a2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
70005648:	687b      	ldr	r3, [r7, #4]
7000564a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000564c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70005650:	d017      	beq.n	70005682 <HAL_RCCEx_PeriphCLKConfig+0x50a>
70005652:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70005656:	d811      	bhi.n	7000567c <HAL_RCCEx_PeriphCLKConfig+0x504>
70005658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000565c:	d011      	beq.n	70005682 <HAL_RCCEx_PeriphCLKConfig+0x50a>
7000565e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005662:	d80b      	bhi.n	7000567c <HAL_RCCEx_PeriphCLKConfig+0x504>
70005664:	2b00      	cmp	r3, #0
70005666:	d00c      	beq.n	70005682 <HAL_RCCEx_PeriphCLKConfig+0x50a>
70005668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
7000566c:	d106      	bne.n	7000567c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000566e:	4b97      	ldr	r3, [pc, #604]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005672:	4a96      	ldr	r2, [pc, #600]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005674:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005678:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
7000567a:	e003      	b.n	70005684 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000567c:	2301      	movs	r3, #1
7000567e:	75fb      	strb	r3, [r7, #23]
        break;
70005680:	e000      	b.n	70005684 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
70005682:	bf00      	nop
    }

    if (ret == HAL_OK)
70005684:	7dfb      	ldrb	r3, [r7, #23]
70005686:	2b00      	cmp	r3, #0
70005688:	d109      	bne.n	7000569e <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
7000568a:	4b90      	ldr	r3, [pc, #576]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000568c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000568e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70005692:	687b      	ldr	r3, [r7, #4]
70005694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005696:	498d      	ldr	r1, [pc, #564]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005698:	4313      	orrs	r3, r2
7000569a:	650b      	str	r3, [r1, #80]	@ 0x50
7000569c:	e001      	b.n	700056a2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000569e:	7dfb      	ldrb	r3, [r7, #23]
700056a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
700056a2:	687b      	ldr	r3, [r7, #4]
700056a4:	681b      	ldr	r3, [r3, #0]
700056a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
700056aa:	2b00      	cmp	r3, #0
700056ac:	d02c      	beq.n	70005708 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
700056ae:	687b      	ldr	r3, [r7, #4]
700056b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700056b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700056b6:	d017      	beq.n	700056e8 <HAL_RCCEx_PeriphCLKConfig+0x570>
700056b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700056bc:	d811      	bhi.n	700056e2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
700056be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700056c2:	d011      	beq.n	700056e8 <HAL_RCCEx_PeriphCLKConfig+0x570>
700056c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700056c8:	d80b      	bhi.n	700056e2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
700056ca:	2b00      	cmp	r3, #0
700056cc:	d00c      	beq.n	700056e8 <HAL_RCCEx_PeriphCLKConfig+0x570>
700056ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700056d2:	d106      	bne.n	700056e2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700056d4:	4b7d      	ldr	r3, [pc, #500]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700056d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700056d8:	4a7c      	ldr	r2, [pc, #496]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700056da:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700056de:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
700056e0:	e003      	b.n	700056ea <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700056e2:	2301      	movs	r3, #1
700056e4:	75fb      	strb	r3, [r7, #23]
        break;
700056e6:	e000      	b.n	700056ea <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
700056e8:	bf00      	nop
    }

    if (ret == HAL_OK)
700056ea:	7dfb      	ldrb	r3, [r7, #23]
700056ec:	2b00      	cmp	r3, #0
700056ee:	d109      	bne.n	70005704 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
700056f0:	4b76      	ldr	r3, [pc, #472]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700056f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700056f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
700056f8:	687b      	ldr	r3, [r7, #4]
700056fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700056fc:	4973      	ldr	r1, [pc, #460]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700056fe:	4313      	orrs	r3, r2
70005700:	650b      	str	r3, [r1, #80]	@ 0x50
70005702:	e001      	b.n	70005708 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005704:	7dfb      	ldrb	r3, [r7, #23]
70005706:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
70005708:	687b      	ldr	r3, [r7, #4]
7000570a:	681b      	ldr	r3, [r3, #0]
7000570c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70005710:	2b00      	cmp	r3, #0
70005712:	d045      	beq.n	700057a0 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
70005714:	687b      	ldr	r3, [r7, #4]
70005716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70005718:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
7000571c:	d02a      	beq.n	70005774 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
7000571e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70005722:	d824      	bhi.n	7000576e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70005724:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70005728:	d026      	beq.n	70005778 <HAL_RCCEx_PeriphCLKConfig+0x600>
7000572a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000572e:	d81e      	bhi.n	7000576e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70005730:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70005734:	d022      	beq.n	7000577c <HAL_RCCEx_PeriphCLKConfig+0x604>
70005736:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
7000573a:	d818      	bhi.n	7000576e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
7000573c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005740:	d00e      	beq.n	70005760 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
70005742:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005746:	d812      	bhi.n	7000576e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70005748:	2b00      	cmp	r3, #0
7000574a:	d019      	beq.n	70005780 <HAL_RCCEx_PeriphCLKConfig+0x608>
7000574c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70005750:	d10d      	bne.n	7000576e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005752:	4b5e      	ldr	r3, [pc, #376]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005756:	4a5d      	ldr	r2, [pc, #372]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000575c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
7000575e:	e010      	b.n	70005782 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005760:	4b5a      	ldr	r3, [pc, #360]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005764:	4a59      	ldr	r2, [pc, #356]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005766:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000576a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
7000576c:	e009      	b.n	70005782 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000576e:	2301      	movs	r3, #1
70005770:	75fb      	strb	r3, [r7, #23]
        break;
70005772:	e006      	b.n	70005782 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70005774:	bf00      	nop
70005776:	e004      	b.n	70005782 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70005778:	bf00      	nop
7000577a:	e002      	b.n	70005782 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
7000577c:	bf00      	nop
7000577e:	e000      	b.n	70005782 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70005780:	bf00      	nop
    }

    if (ret == HAL_OK)
70005782:	7dfb      	ldrb	r3, [r7, #23]
70005784:	2b00      	cmp	r3, #0
70005786:	d109      	bne.n	7000579c <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
70005788:	4b50      	ldr	r3, [pc, #320]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000578a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000578c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70005790:	687b      	ldr	r3, [r7, #4]
70005792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70005794:	494d      	ldr	r1, [pc, #308]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005796:	4313      	orrs	r3, r2
70005798:	650b      	str	r3, [r1, #80]	@ 0x50
7000579a:	e001      	b.n	700057a0 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000579c:	7dfb      	ldrb	r3, [r7, #23]
7000579e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
700057a0:	687b      	ldr	r3, [r7, #4]
700057a2:	681b      	ldr	r3, [r3, #0]
700057a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700057a8:	2b00      	cmp	r3, #0
700057aa:	d045      	beq.n	70005838 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
700057ac:	687b      	ldr	r3, [r7, #4]
700057ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700057b0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700057b4:	d02a      	beq.n	7000580c <HAL_RCCEx_PeriphCLKConfig+0x694>
700057b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700057ba:	d824      	bhi.n	70005806 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700057bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700057c0:	d026      	beq.n	70005810 <HAL_RCCEx_PeriphCLKConfig+0x698>
700057c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700057c6:	d81e      	bhi.n	70005806 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700057c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700057cc:	d022      	beq.n	70005814 <HAL_RCCEx_PeriphCLKConfig+0x69c>
700057ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700057d2:	d818      	bhi.n	70005806 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700057d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700057d8:	d00e      	beq.n	700057f8 <HAL_RCCEx_PeriphCLKConfig+0x680>
700057da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700057de:	d812      	bhi.n	70005806 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700057e0:	2b00      	cmp	r3, #0
700057e2:	d019      	beq.n	70005818 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
700057e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700057e8:	d10d      	bne.n	70005806 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700057ea:	4b38      	ldr	r3, [pc, #224]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700057ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700057ee:	4a37      	ldr	r2, [pc, #220]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700057f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700057f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
700057f6:	e010      	b.n	7000581a <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700057f8:	4b34      	ldr	r3, [pc, #208]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700057fc:	4a33      	ldr	r2, [pc, #204]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700057fe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005802:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70005804:	e009      	b.n	7000581a <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005806:	2301      	movs	r3, #1
70005808:	75fb      	strb	r3, [r7, #23]
        break;
7000580a:	e006      	b.n	7000581a <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
7000580c:	bf00      	nop
7000580e:	e004      	b.n	7000581a <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70005810:	bf00      	nop
70005812:	e002      	b.n	7000581a <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70005814:	bf00      	nop
70005816:	e000      	b.n	7000581a <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70005818:	bf00      	nop
    }

    if (ret == HAL_OK)
7000581a:	7dfb      	ldrb	r3, [r7, #23]
7000581c:	2b00      	cmp	r3, #0
7000581e:	d109      	bne.n	70005834 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70005820:	4b2a      	ldr	r3, [pc, #168]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005824:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70005828:	687b      	ldr	r3, [r7, #4]
7000582a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000582c:	4927      	ldr	r1, [pc, #156]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000582e:	4313      	orrs	r3, r2
70005830:	658b      	str	r3, [r1, #88]	@ 0x58
70005832:	e001      	b.n	70005838 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005834:	7dfb      	ldrb	r3, [r7, #23]
70005836:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
70005838:	687b      	ldr	r3, [r7, #4]
7000583a:	681b      	ldr	r3, [r3, #0]
7000583c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70005840:	2b00      	cmp	r3, #0
70005842:	d047      	beq.n	700058d4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70005844:	687b      	ldr	r3, [r7, #4]
70005846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70005848:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
7000584c:	d02a      	beq.n	700058a4 <HAL_RCCEx_PeriphCLKConfig+0x72c>
7000584e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70005852:	d824      	bhi.n	7000589e <HAL_RCCEx_PeriphCLKConfig+0x726>
70005854:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005858:	d026      	beq.n	700058a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
7000585a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
7000585e:	d81e      	bhi.n	7000589e <HAL_RCCEx_PeriphCLKConfig+0x726>
70005860:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70005864:	d022      	beq.n	700058ac <HAL_RCCEx_PeriphCLKConfig+0x734>
70005866:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
7000586a:	d818      	bhi.n	7000589e <HAL_RCCEx_PeriphCLKConfig+0x726>
7000586c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005870:	d00e      	beq.n	70005890 <HAL_RCCEx_PeriphCLKConfig+0x718>
70005872:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005876:	d812      	bhi.n	7000589e <HAL_RCCEx_PeriphCLKConfig+0x726>
70005878:	2b00      	cmp	r3, #0
7000587a:	d019      	beq.n	700058b0 <HAL_RCCEx_PeriphCLKConfig+0x738>
7000587c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005880:	d10d      	bne.n	7000589e <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005882:	4b12      	ldr	r3, [pc, #72]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005886:	4a11      	ldr	r2, [pc, #68]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000588c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
7000588e:	e010      	b.n	700058b2 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005890:	4b0e      	ldr	r3, [pc, #56]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005894:	4a0d      	ldr	r2, [pc, #52]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005896:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000589a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
7000589c:	e009      	b.n	700058b2 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000589e:	2301      	movs	r3, #1
700058a0:	75fb      	strb	r3, [r7, #23]
        break;
700058a2:	e006      	b.n	700058b2 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700058a4:	bf00      	nop
700058a6:	e004      	b.n	700058b2 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700058a8:	bf00      	nop
700058aa:	e002      	b.n	700058b2 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700058ac:	bf00      	nop
700058ae:	e000      	b.n	700058b2 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700058b0:	bf00      	nop
    }

    if (ret == HAL_OK)
700058b2:	7dfb      	ldrb	r3, [r7, #23]
700058b4:	2b00      	cmp	r3, #0
700058b6:	d10b      	bne.n	700058d0 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
700058b8:	4b04      	ldr	r3, [pc, #16]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700058ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700058bc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
700058c0:	687b      	ldr	r3, [r7, #4]
700058c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700058c4:	4901      	ldr	r1, [pc, #4]	@ (700058cc <HAL_RCCEx_PeriphCLKConfig+0x754>)
700058c6:	4313      	orrs	r3, r2
700058c8:	658b      	str	r3, [r1, #88]	@ 0x58
700058ca:	e003      	b.n	700058d4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
700058cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
700058d0:	7dfb      	ldrb	r3, [r7, #23]
700058d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
700058d4:	687b      	ldr	r3, [r7, #4]
700058d6:	681b      	ldr	r3, [r3, #0]
700058d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
700058dc:	2b00      	cmp	r3, #0
700058de:	d034      	beq.n	7000594a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
700058e0:	687b      	ldr	r3, [r7, #4]
700058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700058e4:	2b05      	cmp	r3, #5
700058e6:	d81d      	bhi.n	70005924 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
700058e8:	a201      	add	r2, pc, #4	@ (adr r2, 700058f0 <HAL_RCCEx_PeriphCLKConfig+0x778>)
700058ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700058ee:	bf00      	nop
700058f0:	7000592b 	.word	0x7000592b
700058f4:	70005909 	.word	0x70005909
700058f8:	70005917 	.word	0x70005917
700058fc:	7000592b 	.word	0x7000592b
70005900:	7000592b 	.word	0x7000592b
70005904:	7000592b 	.word	0x7000592b
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005908:	4b91      	ldr	r3, [pc, #580]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000590a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000590c:	4a90      	ldr	r2, [pc, #576]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000590e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005912:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70005914:	e00a      	b.n	7000592c <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005916:	4b8e      	ldr	r3, [pc, #568]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000591a:	4a8d      	ldr	r2, [pc, #564]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000591c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005920:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70005922:	e003      	b.n	7000592c <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005924:	2301      	movs	r3, #1
70005926:	75fb      	strb	r3, [r7, #23]
        break;
70005928:	e000      	b.n	7000592c <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
7000592a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000592c:	7dfb      	ldrb	r3, [r7, #23]
7000592e:	2b00      	cmp	r3, #0
70005930:	d109      	bne.n	70005946 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
70005932:	4b87      	ldr	r3, [pc, #540]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005936:	f023 0207 	bic.w	r2, r3, #7
7000593a:	687b      	ldr	r3, [r7, #4]
7000593c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
7000593e:	4984      	ldr	r1, [pc, #528]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005940:	4313      	orrs	r3, r2
70005942:	658b      	str	r3, [r1, #88]	@ 0x58
70005944:	e001      	b.n	7000594a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005946:	7dfb      	ldrb	r3, [r7, #23]
70005948:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
7000594a:	687b      	ldr	r3, [r7, #4]
7000594c:	681b      	ldr	r3, [r3, #0]
7000594e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70005952:	2b00      	cmp	r3, #0
70005954:	d005      	beq.n	70005962 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005956:	4b7e      	ldr	r3, [pc, #504]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000595a:	4a7d      	ldr	r2, [pc, #500]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000595c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005960:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70005962:	687b      	ldr	r3, [r7, #4]
70005964:	681b      	ldr	r3, [r3, #0]
70005966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000596a:	2b00      	cmp	r3, #0
7000596c:	d021      	beq.n	700059b2 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
7000596e:	687b      	ldr	r3, [r7, #4]
70005970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70005972:	2b00      	cmp	r3, #0
70005974:	d003      	beq.n	7000597e <HAL_RCCEx_PeriphCLKConfig+0x806>
70005976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
7000597a:	d00a      	beq.n	70005992 <HAL_RCCEx_PeriphCLKConfig+0x81a>
7000597c:	e006      	b.n	7000598c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000597e:	4b74      	ldr	r3, [pc, #464]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005982:	4a73      	ldr	r2, [pc, #460]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005984:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005988:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
7000598a:	e003      	b.n	70005994 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000598c:	2301      	movs	r3, #1
7000598e:	75fb      	strb	r3, [r7, #23]
        break;
70005990:	e000      	b.n	70005994 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70005992:	bf00      	nop
    }

    if (ret == HAL_OK)
70005994:	7dfb      	ldrb	r3, [r7, #23]
70005996:	2b00      	cmp	r3, #0
70005998:	d109      	bne.n	700059ae <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
7000599a:	4b6d      	ldr	r3, [pc, #436]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000599c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000599e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
700059a2:	687b      	ldr	r3, [r7, #4]
700059a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
700059a6:	496a      	ldr	r1, [pc, #424]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700059a8:	4313      	orrs	r3, r2
700059aa:	64cb      	str	r3, [r1, #76]	@ 0x4c
700059ac:	e001      	b.n	700059b2 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
700059ae:	7dfb      	ldrb	r3, [r7, #23]
700059b0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
700059b2:	687b      	ldr	r3, [r7, #4]
700059b4:	681b      	ldr	r3, [r3, #0]
700059b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
700059ba:	2b00      	cmp	r3, #0
700059bc:	d043      	beq.n	70005a46 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
700059be:	687b      	ldr	r3, [r7, #4]
700059c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700059c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700059c6:	d02c      	beq.n	70005a22 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
700059c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700059cc:	d826      	bhi.n	70005a1c <HAL_RCCEx_PeriphCLKConfig+0x8a4>
700059ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
700059d2:	d028      	beq.n	70005a26 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
700059d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
700059d8:	d820      	bhi.n	70005a1c <HAL_RCCEx_PeriphCLKConfig+0x8a4>
700059da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700059de:	d016      	beq.n	70005a0e <HAL_RCCEx_PeriphCLKConfig+0x896>
700059e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700059e4:	d81a      	bhi.n	70005a1c <HAL_RCCEx_PeriphCLKConfig+0x8a4>
700059e6:	2b00      	cmp	r3, #0
700059e8:	d003      	beq.n	700059f2 <HAL_RCCEx_PeriphCLKConfig+0x87a>
700059ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700059ee:	d007      	beq.n	70005a00 <HAL_RCCEx_PeriphCLKConfig+0x888>
700059f0:	e014      	b.n	70005a1c <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700059f2:	4b57      	ldr	r3, [pc, #348]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700059f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700059f6:	4a56      	ldr	r2, [pc, #344]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700059f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700059fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
700059fe:	e013      	b.n	70005a28 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005a00:	4b53      	ldr	r3, [pc, #332]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005a04:	4a52      	ldr	r2, [pc, #328]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70005a0c:	e00c      	b.n	70005a28 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005a0e:	4b50      	ldr	r3, [pc, #320]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005a12:	4a4f      	ldr	r2, [pc, #316]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005a18:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70005a1a:	e005      	b.n	70005a28 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005a1c:	2301      	movs	r3, #1
70005a1e:	75fb      	strb	r3, [r7, #23]
        break;
70005a20:	e002      	b.n	70005a28 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70005a22:	bf00      	nop
70005a24:	e000      	b.n	70005a28 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70005a26:	bf00      	nop
    }

    if (ret == HAL_OK)
70005a28:	7dfb      	ldrb	r3, [r7, #23]
70005a2a:	2b00      	cmp	r3, #0
70005a2c:	d109      	bne.n	70005a42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
70005a2e:	4b48      	ldr	r3, [pc, #288]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005a32:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70005a36:	687b      	ldr	r3, [r7, #4]
70005a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005a3a:	4945      	ldr	r1, [pc, #276]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a3c:	4313      	orrs	r3, r2
70005a3e:	654b      	str	r3, [r1, #84]	@ 0x54
70005a40:	e001      	b.n	70005a46 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005a42:	7dfb      	ldrb	r3, [r7, #23]
70005a44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
70005a46:	687b      	ldr	r3, [r7, #4]
70005a48:	681b      	ldr	r3, [r3, #0]
70005a4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70005a4e:	2b00      	cmp	r3, #0
70005a50:	d04b      	beq.n	70005aea <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
70005a52:	687b      	ldr	r3, [r7, #4]
70005a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005a56:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70005a5a:	d032      	beq.n	70005ac2 <HAL_RCCEx_PeriphCLKConfig+0x94a>
70005a5c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70005a60:	d82c      	bhi.n	70005abc <HAL_RCCEx_PeriphCLKConfig+0x944>
70005a62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70005a66:	d02e      	beq.n	70005ac6 <HAL_RCCEx_PeriphCLKConfig+0x94e>
70005a68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70005a6c:	d826      	bhi.n	70005abc <HAL_RCCEx_PeriphCLKConfig+0x944>
70005a6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70005a72:	d02a      	beq.n	70005aca <HAL_RCCEx_PeriphCLKConfig+0x952>
70005a74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70005a78:	d820      	bhi.n	70005abc <HAL_RCCEx_PeriphCLKConfig+0x944>
70005a7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005a7e:	d016      	beq.n	70005aae <HAL_RCCEx_PeriphCLKConfig+0x936>
70005a80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005a84:	d81a      	bhi.n	70005abc <HAL_RCCEx_PeriphCLKConfig+0x944>
70005a86:	2b00      	cmp	r3, #0
70005a88:	d003      	beq.n	70005a92 <HAL_RCCEx_PeriphCLKConfig+0x91a>
70005a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70005a8e:	d007      	beq.n	70005aa0 <HAL_RCCEx_PeriphCLKConfig+0x928>
70005a90:	e014      	b.n	70005abc <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005a92:	4b2f      	ldr	r3, [pc, #188]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005a96:	4a2e      	ldr	r2, [pc, #184]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005a98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005a9e:	e015      	b.n	70005acc <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005aa0:	4b2b      	ldr	r3, [pc, #172]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005aa4:	4a2a      	ldr	r2, [pc, #168]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005aa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005aaa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005aac:	e00e      	b.n	70005acc <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005aae:	4b28      	ldr	r3, [pc, #160]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005ab2:	4a27      	ldr	r2, [pc, #156]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005ab4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005aba:	e007      	b.n	70005acc <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005abc:	2301      	movs	r3, #1
70005abe:	75fb      	strb	r3, [r7, #23]
        break;
70005ac0:	e004      	b.n	70005acc <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005ac2:	bf00      	nop
70005ac4:	e002      	b.n	70005acc <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005ac6:	bf00      	nop
70005ac8:	e000      	b.n	70005acc <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005aca:	bf00      	nop
    }

    if (ret == HAL_OK)
70005acc:	7dfb      	ldrb	r3, [r7, #23]
70005ace:	2b00      	cmp	r3, #0
70005ad0:	d109      	bne.n	70005ae6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
70005ad2:	4b1f      	ldr	r3, [pc, #124]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005ad6:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70005ada:	687b      	ldr	r3, [r7, #4]
70005adc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005ade:	491c      	ldr	r1, [pc, #112]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005ae0:	4313      	orrs	r3, r2
70005ae2:	654b      	str	r3, [r1, #84]	@ 0x54
70005ae4:	e001      	b.n	70005aea <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005ae6:	7dfb      	ldrb	r3, [r7, #23]
70005ae8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70005aea:	687b      	ldr	r3, [r7, #4]
70005aec:	681b      	ldr	r3, [r3, #0]
70005aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70005af2:	2b00      	cmp	r3, #0
70005af4:	d03e      	beq.n	70005b74 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
70005af6:	687b      	ldr	r3, [r7, #4]
70005af8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70005afa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70005afe:	d029      	beq.n	70005b54 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
70005b00:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70005b04:	d820      	bhi.n	70005b48 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70005b06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005b0a:	d016      	beq.n	70005b3a <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70005b0c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005b10:	d81a      	bhi.n	70005b48 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70005b12:	2b00      	cmp	r3, #0
70005b14:	d003      	beq.n	70005b1e <HAL_RCCEx_PeriphCLKConfig+0x9a6>
70005b16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70005b1a:	d007      	beq.n	70005b2c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
70005b1c:	e014      	b.n	70005b48 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005b1e:	4b0c      	ldr	r3, [pc, #48]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005b22:	4a0b      	ldr	r2, [pc, #44]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005b24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005b28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70005b2a:	e014      	b.n	70005b56 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70005b2c:	4b08      	ldr	r3, [pc, #32]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005b30:	4a07      	ldr	r2, [pc, #28]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005b32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70005b36:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70005b38:	e00d      	b.n	70005b56 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005b3a:	4b05      	ldr	r3, [pc, #20]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005b3e:	4a04      	ldr	r2, [pc, #16]	@ (70005b50 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005b40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005b44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70005b46:	e006      	b.n	70005b56 <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005b48:	2301      	movs	r3, #1
70005b4a:	75fb      	strb	r3, [r7, #23]
        break;
70005b4c:	e003      	b.n	70005b56 <HAL_RCCEx_PeriphCLKConfig+0x9de>
70005b4e:	bf00      	nop
70005b50:	58024400 	.word	0x58024400
        break;
70005b54:	bf00      	nop
    }

    if (ret == HAL_OK)
70005b56:	7dfb      	ldrb	r3, [r7, #23]
70005b58:	2b00      	cmp	r3, #0
70005b5a:	d109      	bne.n	70005b70 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70005b5c:	4b8e      	ldr	r3, [pc, #568]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005b60:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70005b64:	687b      	ldr	r3, [r7, #4]
70005b66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70005b68:	498b      	ldr	r1, [pc, #556]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005b6a:	4313      	orrs	r3, r2
70005b6c:	650b      	str	r3, [r1, #80]	@ 0x50
70005b6e:	e001      	b.n	70005b74 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005b70:	7dfb      	ldrb	r3, [r7, #23]
70005b72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70005b74:	687b      	ldr	r3, [r7, #4]
70005b76:	681b      	ldr	r3, [r3, #0]
70005b78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70005b7c:	2b00      	cmp	r3, #0
70005b7e:	d043      	beq.n	70005c08 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
70005b80:	687b      	ldr	r3, [r7, #4]
70005b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005b88:	d02c      	beq.n	70005be4 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
70005b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005b8e:	d826      	bhi.n	70005bde <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005b90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005b94:	d028      	beq.n	70005be8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
70005b96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005b9a:	d820      	bhi.n	70005bde <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005b9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005ba0:	d016      	beq.n	70005bd0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
70005ba2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005ba6:	d81a      	bhi.n	70005bde <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005ba8:	2b00      	cmp	r3, #0
70005baa:	d003      	beq.n	70005bb4 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70005bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70005bb0:	d007      	beq.n	70005bc2 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
70005bb2:	e014      	b.n	70005bde <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005bb4:	4b78      	ldr	r3, [pc, #480]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005bb8:	4a77      	ldr	r2, [pc, #476]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005bc0:	e013      	b.n	70005bea <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005bc2:	4b75      	ldr	r3, [pc, #468]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005bc6:	4a74      	ldr	r2, [pc, #464]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005bcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005bce:	e00c      	b.n	70005bea <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005bd0:	4b71      	ldr	r3, [pc, #452]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005bd4:	4a70      	ldr	r2, [pc, #448]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005bda:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005bdc:	e005      	b.n	70005bea <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005bde:	2301      	movs	r3, #1
70005be0:	75fb      	strb	r3, [r7, #23]
        break;
70005be2:	e002      	b.n	70005bea <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70005be4:	bf00      	nop
70005be6:	e000      	b.n	70005bea <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70005be8:	bf00      	nop
    }

    if (ret == HAL_OK)
70005bea:	7dfb      	ldrb	r3, [r7, #23]
70005bec:	2b00      	cmp	r3, #0
70005bee:	d109      	bne.n	70005c04 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70005bf0:	4b69      	ldr	r3, [pc, #420]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005bf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70005bf8:	687b      	ldr	r3, [r7, #4]
70005bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005bfc:	4966      	ldr	r1, [pc, #408]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005bfe:	4313      	orrs	r3, r2
70005c00:	654b      	str	r3, [r1, #84]	@ 0x54
70005c02:	e001      	b.n	70005c08 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005c04:	7dfb      	ldrb	r3, [r7, #23]
70005c06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70005c08:	687b      	ldr	r3, [r7, #4]
70005c0a:	681b      	ldr	r3, [r3, #0]
70005c0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70005c10:	2b00      	cmp	r3, #0
70005c12:	d03c      	beq.n	70005c8e <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
70005c14:	687b      	ldr	r3, [r7, #4]
70005c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70005c18:	2b40      	cmp	r3, #64	@ 0x40
70005c1a:	d026      	beq.n	70005c6a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
70005c1c:	2b40      	cmp	r3, #64	@ 0x40
70005c1e:	d821      	bhi.n	70005c64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70005c20:	2b30      	cmp	r3, #48	@ 0x30
70005c22:	d024      	beq.n	70005c6e <HAL_RCCEx_PeriphCLKConfig+0xaf6>
70005c24:	2b30      	cmp	r3, #48	@ 0x30
70005c26:	d81d      	bhi.n	70005c64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70005c28:	2b20      	cmp	r3, #32
70005c2a:	d014      	beq.n	70005c56 <HAL_RCCEx_PeriphCLKConfig+0xade>
70005c2c:	2b20      	cmp	r3, #32
70005c2e:	d819      	bhi.n	70005c64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70005c30:	2b00      	cmp	r3, #0
70005c32:	d002      	beq.n	70005c3a <HAL_RCCEx_PeriphCLKConfig+0xac2>
70005c34:	2b10      	cmp	r3, #16
70005c36:	d007      	beq.n	70005c48 <HAL_RCCEx_PeriphCLKConfig+0xad0>
70005c38:	e014      	b.n	70005c64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005c3a:	4b57      	ldr	r3, [pc, #348]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005c3e:	4a56      	ldr	r2, [pc, #344]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005c44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70005c46:	e013      	b.n	70005c70 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005c48:	4b53      	ldr	r3, [pc, #332]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005c4c:	4a52      	ldr	r2, [pc, #328]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005c52:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70005c54:	e00c      	b.n	70005c70 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005c56:	4b50      	ldr	r3, [pc, #320]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005c5a:	4a4f      	ldr	r2, [pc, #316]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005c60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70005c62:	e005      	b.n	70005c70 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005c64:	2301      	movs	r3, #1
70005c66:	75fb      	strb	r3, [r7, #23]
        break;
70005c68:	e002      	b.n	70005c70 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70005c6a:	bf00      	nop
70005c6c:	e000      	b.n	70005c70 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70005c6e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005c70:	7dfb      	ldrb	r3, [r7, #23]
70005c72:	2b00      	cmp	r3, #0
70005c74:	d109      	bne.n	70005c8a <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
70005c76:	4b48      	ldr	r3, [pc, #288]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005c7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005c7e:	687b      	ldr	r3, [r7, #4]
70005c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70005c82:	4945      	ldr	r1, [pc, #276]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005c84:	4313      	orrs	r3, r2
70005c86:	650b      	str	r3, [r1, #80]	@ 0x50
70005c88:	e001      	b.n	70005c8e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005c8a:	7dfb      	ldrb	r3, [r7, #23]
70005c8c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
70005c8e:	687b      	ldr	r3, [r7, #4]
70005c90:	681b      	ldr	r3, [r3, #0]
70005c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70005c96:	2b00      	cmp	r3, #0
70005c98:	d03c      	beq.n	70005d14 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
70005c9a:	687b      	ldr	r3, [r7, #4]
70005c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70005c9e:	2b50      	cmp	r3, #80	@ 0x50
70005ca0:	d022      	beq.n	70005ce8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
70005ca2:	2b50      	cmp	r3, #80	@ 0x50
70005ca4:	d81d      	bhi.n	70005ce2 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005ca6:	2b40      	cmp	r3, #64	@ 0x40
70005ca8:	d020      	beq.n	70005cec <HAL_RCCEx_PeriphCLKConfig+0xb74>
70005caa:	2b40      	cmp	r3, #64	@ 0x40
70005cac:	d819      	bhi.n	70005ce2 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005cae:	2b30      	cmp	r3, #48	@ 0x30
70005cb0:	d01e      	beq.n	70005cf0 <HAL_RCCEx_PeriphCLKConfig+0xb78>
70005cb2:	2b30      	cmp	r3, #48	@ 0x30
70005cb4:	d815      	bhi.n	70005ce2 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005cb6:	2b20      	cmp	r3, #32
70005cb8:	d00c      	beq.n	70005cd4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
70005cba:	2b20      	cmp	r3, #32
70005cbc:	d811      	bhi.n	70005ce2 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005cbe:	2b00      	cmp	r3, #0
70005cc0:	d018      	beq.n	70005cf4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
70005cc2:	2b10      	cmp	r3, #16
70005cc4:	d10d      	bne.n	70005ce2 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005cc6:	4b34      	ldr	r3, [pc, #208]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005cca:	4a33      	ldr	r2, [pc, #204]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70005cd2:	e010      	b.n	70005cf6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005cd4:	4b30      	ldr	r3, [pc, #192]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005cd8:	4a2f      	ldr	r2, [pc, #188]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005cda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005cde:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70005ce0:	e009      	b.n	70005cf6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005ce2:	2301      	movs	r3, #1
70005ce4:	75fb      	strb	r3, [r7, #23]
        break;
70005ce6:	e006      	b.n	70005cf6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005ce8:	bf00      	nop
70005cea:	e004      	b.n	70005cf6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005cec:	bf00      	nop
70005cee:	e002      	b.n	70005cf6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005cf0:	bf00      	nop
70005cf2:	e000      	b.n	70005cf6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005cf4:	bf00      	nop
    }

    if (ret == HAL_OK)
70005cf6:	7dfb      	ldrb	r3, [r7, #23]
70005cf8:	2b00      	cmp	r3, #0
70005cfa:	d109      	bne.n	70005d10 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70005cfc:	4b26      	ldr	r3, [pc, #152]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005d00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005d04:	687b      	ldr	r3, [r7, #4]
70005d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70005d08:	4923      	ldr	r1, [pc, #140]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d0a:	4313      	orrs	r3, r2
70005d0c:	654b      	str	r3, [r1, #84]	@ 0x54
70005d0e:	e001      	b.n	70005d14 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005d10:	7dfb      	ldrb	r3, [r7, #23]
70005d12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
70005d14:	687b      	ldr	r3, [r7, #4]
70005d16:	681b      	ldr	r3, [r3, #0]
70005d18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70005d1c:	2b00      	cmp	r3, #0
70005d1e:	d03f      	beq.n	70005da0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
70005d20:	687b      	ldr	r3, [r7, #4]
70005d22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70005d24:	2b50      	cmp	r3, #80	@ 0x50
70005d26:	d022      	beq.n	70005d6e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
70005d28:	2b50      	cmp	r3, #80	@ 0x50
70005d2a:	d81d      	bhi.n	70005d68 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70005d2c:	2b40      	cmp	r3, #64	@ 0x40
70005d2e:	d020      	beq.n	70005d72 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
70005d30:	2b40      	cmp	r3, #64	@ 0x40
70005d32:	d819      	bhi.n	70005d68 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70005d34:	2b30      	cmp	r3, #48	@ 0x30
70005d36:	d01e      	beq.n	70005d76 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
70005d38:	2b30      	cmp	r3, #48	@ 0x30
70005d3a:	d815      	bhi.n	70005d68 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70005d3c:	2b20      	cmp	r3, #32
70005d3e:	d00c      	beq.n	70005d5a <HAL_RCCEx_PeriphCLKConfig+0xbe2>
70005d40:	2b20      	cmp	r3, #32
70005d42:	d811      	bhi.n	70005d68 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70005d44:	2b00      	cmp	r3, #0
70005d46:	d018      	beq.n	70005d7a <HAL_RCCEx_PeriphCLKConfig+0xc02>
70005d48:	2b10      	cmp	r3, #16
70005d4a:	d10d      	bne.n	70005d68 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005d4c:	4b12      	ldr	r3, [pc, #72]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005d50:	4a11      	ldr	r2, [pc, #68]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005d56:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70005d58:	e010      	b.n	70005d7c <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005d5a:	4b0f      	ldr	r3, [pc, #60]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005d5e:	4a0e      	ldr	r2, [pc, #56]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005d64:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70005d66:	e009      	b.n	70005d7c <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005d68:	2301      	movs	r3, #1
70005d6a:	75fb      	strb	r3, [r7, #23]
        break;
70005d6c:	e006      	b.n	70005d7c <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005d6e:	bf00      	nop
70005d70:	e004      	b.n	70005d7c <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005d72:	bf00      	nop
70005d74:	e002      	b.n	70005d7c <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005d76:	bf00      	nop
70005d78:	e000      	b.n	70005d7c <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005d7a:	bf00      	nop
    }

    if (ret == HAL_OK)
70005d7c:	7dfb      	ldrb	r3, [r7, #23]
70005d7e:	2b00      	cmp	r3, #0
70005d80:	d10c      	bne.n	70005d9c <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
70005d82:	4b05      	ldr	r3, [pc, #20]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005d86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005d8a:	687b      	ldr	r3, [r7, #4]
70005d8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70005d8e:	4902      	ldr	r1, [pc, #8]	@ (70005d98 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005d90:	4313      	orrs	r3, r2
70005d92:	658b      	str	r3, [r1, #88]	@ 0x58
70005d94:	e004      	b.n	70005da0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
70005d96:	bf00      	nop
70005d98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70005d9c:	7dfb      	ldrb	r3, [r7, #23]
70005d9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
70005da0:	687b      	ldr	r3, [r7, #4]
70005da2:	681b      	ldr	r3, [r3, #0]
70005da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70005da8:	2b00      	cmp	r3, #0
70005daa:	d034      	beq.n	70005e16 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70005dac:	687b      	ldr	r3, [r7, #4]
70005dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005db0:	2b05      	cmp	r3, #5
70005db2:	d81d      	bhi.n	70005df0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
70005db4:	a201      	add	r2, pc, #4	@ (adr r2, 70005dbc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
70005db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005dba:	bf00      	nop
70005dbc:	70005df7 	.word	0x70005df7
70005dc0:	70005dd5 	.word	0x70005dd5
70005dc4:	70005de3 	.word	0x70005de3
70005dc8:	70005df7 	.word	0x70005df7
70005dcc:	70005df7 	.word	0x70005df7
70005dd0:	70005df7 	.word	0x70005df7
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005dd4:	4b69      	ldr	r3, [pc, #420]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005dd8:	4a68      	ldr	r2, [pc, #416]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005dde:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005de0:	e00a      	b.n	70005df8 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005de2:	4b66      	ldr	r3, [pc, #408]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005de6:	4a65      	ldr	r2, [pc, #404]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005dec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005dee:	e003      	b.n	70005df8 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005df0:	2301      	movs	r3, #1
70005df2:	75fb      	strb	r3, [r7, #23]
        break;
70005df4:	e000      	b.n	70005df8 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
70005df6:	bf00      	nop
    }

    if (ret == HAL_OK)
70005df8:	7dfb      	ldrb	r3, [r7, #23]
70005dfa:	2b00      	cmp	r3, #0
70005dfc:	d109      	bne.n	70005e12 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
70005dfe:	4b5f      	ldr	r3, [pc, #380]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005e02:	f023 0207 	bic.w	r2, r3, #7
70005e06:	687b      	ldr	r3, [r7, #4]
70005e08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005e0a:	495c      	ldr	r1, [pc, #368]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e0c:	4313      	orrs	r3, r2
70005e0e:	654b      	str	r3, [r1, #84]	@ 0x54
70005e10:	e001      	b.n	70005e16 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005e12:	7dfb      	ldrb	r3, [r7, #23]
70005e14:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
70005e16:	687b      	ldr	r3, [r7, #4]
70005e18:	681b      	ldr	r3, [r3, #0]
70005e1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70005e1e:	2b00      	cmp	r3, #0
70005e20:	d033      	beq.n	70005e8a <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
70005e22:	687b      	ldr	r3, [r7, #4]
70005e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005e26:	2b05      	cmp	r3, #5
70005e28:	d81c      	bhi.n	70005e64 <HAL_RCCEx_PeriphCLKConfig+0xcec>
70005e2a:	a201      	add	r2, pc, #4	@ (adr r2, 70005e30 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
70005e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005e30:	70005e6b 	.word	0x70005e6b
70005e34:	70005e49 	.word	0x70005e49
70005e38:	70005e57 	.word	0x70005e57
70005e3c:	70005e6b 	.word	0x70005e6b
70005e40:	70005e6b 	.word	0x70005e6b
70005e44:	70005e6b 	.word	0x70005e6b
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005e48:	4b4c      	ldr	r3, [pc, #304]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005e4c:	4a4b      	ldr	r2, [pc, #300]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005e52:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
70005e54:	e00a      	b.n	70005e6c <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005e56:	4b49      	ldr	r3, [pc, #292]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005e5a:	4a48      	ldr	r2, [pc, #288]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005e60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
70005e62:	e003      	b.n	70005e6c <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005e64:	2301      	movs	r3, #1
70005e66:	75fb      	strb	r3, [r7, #23]
        break;
70005e68:	e000      	b.n	70005e6c <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
70005e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
70005e6c:	7dfb      	ldrb	r3, [r7, #23]
70005e6e:	2b00      	cmp	r3, #0
70005e70:	d109      	bne.n	70005e86 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
70005e72:	4b42      	ldr	r3, [pc, #264]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005e76:	f023 0207 	bic.w	r2, r3, #7
70005e7a:	687b      	ldr	r3, [r7, #4]
70005e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005e7e:	493f      	ldr	r1, [pc, #252]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005e80:	4313      	orrs	r3, r2
70005e82:	650b      	str	r3, [r1, #80]	@ 0x50
70005e84:	e001      	b.n	70005e8a <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005e86:	7dfb      	ldrb	r3, [r7, #23]
70005e88:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
70005e8a:	687b      	ldr	r3, [r7, #4]
70005e8c:	681b      	ldr	r3, [r3, #0]
70005e8e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70005e92:	2b00      	cmp	r3, #0
70005e94:	d027      	beq.n	70005ee6 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
70005e96:	687b      	ldr	r3, [r7, #4]
70005e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005e9e:	d008      	beq.n	70005eb2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
70005ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005ea4:	d80c      	bhi.n	70005ec0 <HAL_RCCEx_PeriphCLKConfig+0xd48>
70005ea6:	2b00      	cmp	r3, #0
70005ea8:	d00d      	beq.n	70005ec6 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005eae:	d00a      	beq.n	70005ec6 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005eb0:	e006      	b.n	70005ec0 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005eb2:	4b32      	ldr	r3, [pc, #200]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005eb6:	4a31      	ldr	r2, [pc, #196]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005ebc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
70005ebe:	e003      	b.n	70005ec8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005ec0:	2301      	movs	r3, #1
70005ec2:	75fb      	strb	r3, [r7, #23]
        break;
70005ec4:	e000      	b.n	70005ec8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
70005ec6:	bf00      	nop
    }

    if (ret == HAL_OK)
70005ec8:	7dfb      	ldrb	r3, [r7, #23]
70005eca:	2b00      	cmp	r3, #0
70005ecc:	d109      	bne.n	70005ee2 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
70005ece:	4b2b      	ldr	r3, [pc, #172]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005ed2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70005ed6:	687b      	ldr	r3, [r7, #4]
70005ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005eda:	4928      	ldr	r1, [pc, #160]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005edc:	4313      	orrs	r3, r2
70005ede:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005ee0:	e001      	b.n	70005ee6 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005ee2:	7dfb      	ldrb	r3, [r7, #23]
70005ee4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
70005ee6:	687b      	ldr	r3, [r7, #4]
70005ee8:	681b      	ldr	r3, [r3, #0]
70005eea:	2b00      	cmp	r3, #0
70005eec:	da2c      	bge.n	70005f48 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
70005eee:	687b      	ldr	r3, [r7, #4]
70005ef0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005ef2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005ef6:	d017      	beq.n	70005f28 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005ef8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005efc:	d811      	bhi.n	70005f22 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005efe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005f02:	d011      	beq.n	70005f28 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005f04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005f08:	d80b      	bhi.n	70005f22 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005f0a:	2b00      	cmp	r3, #0
70005f0c:	d00c      	beq.n	70005f28 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005f0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005f12:	d106      	bne.n	70005f22 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005f14:	4b19      	ldr	r3, [pc, #100]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005f18:	4a18      	ldr	r2, [pc, #96]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
70005f20:	e003      	b.n	70005f2a <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005f22:	2301      	movs	r3, #1
70005f24:	75fb      	strb	r3, [r7, #23]
        break;
70005f26:	e000      	b.n	70005f2a <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
70005f28:	bf00      	nop
    }

    if (ret == HAL_OK)
70005f2a:	7dfb      	ldrb	r3, [r7, #23]
70005f2c:	2b00      	cmp	r3, #0
70005f2e:	d109      	bne.n	70005f44 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
70005f30:	4b12      	ldr	r3, [pc, #72]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005f34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
70005f38:	687b      	ldr	r3, [r7, #4]
70005f3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005f3c:	490f      	ldr	r1, [pc, #60]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005f3e:	4313      	orrs	r3, r2
70005f40:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005f42:	e001      	b.n	70005f48 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005f44:	7dfb      	ldrb	r3, [r7, #23]
70005f46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
70005f48:	687b      	ldr	r3, [r7, #4]
70005f4a:	681b      	ldr	r3, [r3, #0]
70005f4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70005f50:	2b00      	cmp	r3, #0
70005f52:	d009      	beq.n	70005f68 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
70005f54:	4b09      	ldr	r3, [pc, #36]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005f56:	691b      	ldr	r3, [r3, #16]
70005f58:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
70005f5c:	687b      	ldr	r3, [r7, #4]
70005f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70005f62:	4906      	ldr	r1, [pc, #24]	@ (70005f7c <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005f64:	4313      	orrs	r3, r2
70005f66:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
70005f68:	7dbb      	ldrb	r3, [r7, #22]
70005f6a:	2b00      	cmp	r3, #0
70005f6c:	d101      	bne.n	70005f72 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
70005f6e:	2300      	movs	r3, #0
70005f70:	e000      	b.n	70005f74 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
70005f72:	2301      	movs	r3, #1
}
70005f74:	4618      	mov	r0, r3
70005f76:	3718      	adds	r7, #24
70005f78:	46bd      	mov	sp, r7
70005f7a:	bd80      	pop	{r7, pc}
70005f7c:	58024400 	.word	0x58024400

70005f80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
70005f80:	b580      	push	{r7, lr}
70005f82:	b086      	sub	sp, #24
70005f84:	af00      	add	r7, sp, #0
70005f86:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
70005f88:	2300      	movs	r3, #0
70005f8a:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
70005f8c:	687b      	ldr	r3, [r7, #4]
70005f8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005f92:	f001 82db 	beq.w	7000754c <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
70005f96:	687b      	ldr	r3, [r7, #4]
70005f98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005f9c:	f201 8326 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005fa0:	687b      	ldr	r3, [r7, #4]
70005fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70005fa6:	f001 8298 	beq.w	700074da <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
70005faa:	687b      	ldr	r3, [r7, #4]
70005fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70005fb0:	f201 831c 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005fb4:	687b      	ldr	r3, [r7, #4]
70005fb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005fba:	f001 822a 	beq.w	70007412 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
70005fbe:	687b      	ldr	r3, [r7, #4]
70005fc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005fc4:	f201 8312 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005fc8:	687b      	ldr	r3, [r7, #4]
70005fca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70005fce:	f001 81bb 	beq.w	70007348 <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
70005fd2:	687b      	ldr	r3, [r7, #4]
70005fd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70005fd8:	f201 8308 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005fdc:	687b      	ldr	r3, [r7, #4]
70005fde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70005fe2:	f001 8139 	beq.w	70007258 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
70005fe6:	687b      	ldr	r3, [r7, #4]
70005fe8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70005fec:	f201 82fe 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005ff0:	687b      	ldr	r3, [r7, #4]
70005ff2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005ff6:	f001 80bf 	beq.w	70007178 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
70005ffa:	687b      	ldr	r3, [r7, #4]
70005ffc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70006000:	f201 82f4 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006004:	687b      	ldr	r3, [r7, #4]
70006006:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000600a:	f001 8069 	beq.w	700070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
7000600e:	687b      	ldr	r3, [r7, #4]
70006010:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70006014:	f201 82ea 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006018:	687b      	ldr	r3, [r7, #4]
7000601a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
7000601e:	f001 8007 	beq.w	70007030 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
70006022:	687b      	ldr	r3, [r7, #4]
70006024:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70006028:	f201 82e0 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
7000602c:	687b      	ldr	r3, [r7, #4]
7000602e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006032:	f000 87a2 	beq.w	70006f7a <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
70006036:	687b      	ldr	r3, [r7, #4]
70006038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000603c:	f201 82d6 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006040:	687b      	ldr	r3, [r7, #4]
70006042:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006046:	f000 877a 	beq.w	70006f3e <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
7000604a:	687b      	ldr	r3, [r7, #4]
7000604c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006050:	f201 82cc 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006054:	687b      	ldr	r3, [r7, #4]
70006056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
7000605a:	f000 8713 	beq.w	70006e84 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
7000605e:	687b      	ldr	r3, [r7, #4]
70006060:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70006064:	f201 82c2 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006068:	687b      	ldr	r3, [r7, #4]
7000606a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
7000606e:	f000 86ad 	beq.w	70006dcc <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
70006072:	687b      	ldr	r3, [r7, #4]
70006074:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
70006078:	f201 82b8 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
7000607c:	687b      	ldr	r3, [r7, #4]
7000607e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006082:	f000 8644 	beq.w	70006d0e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
70006086:	687b      	ldr	r3, [r7, #4]
70006088:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000608c:	f201 82ae 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006090:	687b      	ldr	r3, [r7, #4]
70006092:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006096:	f000 861c 	beq.w	70006cd2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
7000609a:	687b      	ldr	r3, [r7, #4]
7000609c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700060a0:	f201 82a4 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700060a4:	687b      	ldr	r3, [r7, #4]
700060a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700060aa:	f000 8606 	beq.w	70006cba <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
700060ae:	687b      	ldr	r3, [r7, #4]
700060b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700060b4:	f201 829a 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700060b8:	687b      	ldr	r3, [r7, #4]
700060ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700060be:	f000 8592 	beq.w	70006be6 <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
700060c2:	687b      	ldr	r3, [r7, #4]
700060c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700060c8:	f201 8290 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700060cc:	687b      	ldr	r3, [r7, #4]
700060ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700060d2:	f000 8519 	beq.w	70006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
700060d6:	687b      	ldr	r3, [r7, #4]
700060d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700060dc:	f201 8286 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700060e0:	687b      	ldr	r3, [r7, #4]
700060e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700060e6:	f000 84a3 	beq.w	70006a30 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
700060ea:	687b      	ldr	r3, [r7, #4]
700060ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700060f0:	f201 827c 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700060f4:	687b      	ldr	r3, [r7, #4]
700060f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700060fa:	f000 842d 	beq.w	70006958 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
700060fe:	687b      	ldr	r3, [r7, #4]
70006100:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70006104:	f201 8272 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006108:	687b      	ldr	r3, [r7, #4]
7000610a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
7000610e:	f000 83c5 	beq.w	7000689c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
70006112:	687b      	ldr	r3, [r7, #4]
70006114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70006118:	f201 8268 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
7000611c:	687b      	ldr	r3, [r7, #4]
7000611e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70006122:	f000 8365 	beq.w	700067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
70006126:	687b      	ldr	r3, [r7, #4]
70006128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
7000612c:	f201 825e 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006130:	687b      	ldr	r3, [r7, #4]
70006132:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006136:	f000 831d 	beq.w	70006774 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
7000613a:	687b      	ldr	r3, [r7, #4]
7000613c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006140:	f201 8254 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006144:	687b      	ldr	r3, [r7, #4]
70006146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000614a:	f000 82ed 	beq.w	70006728 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
7000614e:	687b      	ldr	r3, [r7, #4]
70006150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70006154:	f201 824a 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006158:	687b      	ldr	r3, [r7, #4]
7000615a:	2b80      	cmp	r3, #128	@ 0x80
7000615c:	f000 8291 	beq.w	70006682 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
70006160:	687b      	ldr	r3, [r7, #4]
70006162:	2b80      	cmp	r3, #128	@ 0x80
70006164:	f201 8242 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006168:	687b      	ldr	r3, [r7, #4]
7000616a:	2b20      	cmp	r3, #32
7000616c:	d84c      	bhi.n	70006208 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
7000616e:	687b      	ldr	r3, [r7, #4]
70006170:	2b00      	cmp	r3, #0
70006172:	f001 823b 	beq.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006176:	687b      	ldr	r3, [r7, #4]
70006178:	3b01      	subs	r3, #1
7000617a:	2b1f      	cmp	r3, #31
7000617c:	f201 8236 	bhi.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70006180:	a201      	add	r2, pc, #4	@ (adr r2, 70006188 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
70006182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006186:	bf00      	nop
70006188:	70006215 	.word	0x70006215
7000618c:	700062e3 	.word	0x700062e3
70006190:	700075ed 	.word	0x700075ed
70006194:	70006373 	.word	0x70006373
70006198:	700075ed 	.word	0x700075ed
7000619c:	700075ed 	.word	0x700075ed
700061a0:	700075ed 	.word	0x700075ed
700061a4:	7000640b 	.word	0x7000640b
700061a8:	700075ed 	.word	0x700075ed
700061ac:	700075ed 	.word	0x700075ed
700061b0:	700075ed 	.word	0x700075ed
700061b4:	700075ed 	.word	0x700075ed
700061b8:	700075ed 	.word	0x700075ed
700061bc:	700075ed 	.word	0x700075ed
700061c0:	700075ed 	.word	0x700075ed
700061c4:	700064ad 	.word	0x700064ad
700061c8:	700075ed 	.word	0x700075ed
700061cc:	700075ed 	.word	0x700075ed
700061d0:	700075ed 	.word	0x700075ed
700061d4:	700075ed 	.word	0x700075ed
700061d8:	700075ed 	.word	0x700075ed
700061dc:	700075ed 	.word	0x700075ed
700061e0:	700075ed 	.word	0x700075ed
700061e4:	700075ed 	.word	0x700075ed
700061e8:	700075ed 	.word	0x700075ed
700061ec:	700075ed 	.word	0x700075ed
700061f0:	700075ed 	.word	0x700075ed
700061f4:	700075ed 	.word	0x700075ed
700061f8:	700075ed 	.word	0x700075ed
700061fc:	700075ed 	.word	0x700075ed
70006200:	700075ed 	.word	0x700075ed
70006204:	70006519 	.word	0x70006519
70006208:	687b      	ldr	r3, [r7, #4]
7000620a:	2b40      	cmp	r3, #64	@ 0x40
7000620c:	f000 81fb 	beq.w	70006606 <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
70006210:	f001 b9ec 	b.w	700075ec <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
70006214:	4ba1      	ldr	r3, [pc, #644]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006216:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
7000621a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
7000621e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70006222:	d004      	beq.n	7000622e <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
70006224:	4b9d      	ldr	r3, [pc, #628]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006228:	f003 0303 	and.w	r3, r3, #3
7000622c:	e001      	b.n	70006232 <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
7000622e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
70006232:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006234:	693b      	ldr	r3, [r7, #16]
70006236:	2b03      	cmp	r3, #3
70006238:	d80e      	bhi.n	70006258 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
7000623a:	693b      	ldr	r3, [r7, #16]
7000623c:	2b03      	cmp	r3, #3
7000623e:	d844      	bhi.n	700062ca <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
70006240:	a201      	add	r2, pc, #4	@ (adr r2, 70006248 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
70006242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006246:	bf00      	nop
70006248:	70006263 	.word	0x70006263
7000624c:	7000626b 	.word	0x7000626b
70006250:	7000627f 	.word	0x7000627f
70006254:	70006293 	.word	0x70006293
70006258:	693b      	ldr	r3, [r7, #16]
7000625a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
7000625e:	d02e      	beq.n	700062be <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
70006260:	e033      	b.n	700062ca <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
70006262:	f7fe fb47 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
70006266:	6178      	str	r0, [r7, #20]
          break;
70006268:	e039      	b.n	700062de <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
7000626a:	4b8c      	ldr	r3, [pc, #560]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
7000626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000626e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006272:	2b00      	cmp	r3, #0
70006274:	d02c      	beq.n	700062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
70006276:	f7fe fbb9 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
7000627a:	6178      	str	r0, [r7, #20]
          break;
7000627c:	e028      	b.n	700062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
7000627e:	4b87      	ldr	r3, [pc, #540]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006282:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70006286:	2b00      	cmp	r3, #0
70006288:	d025      	beq.n	700062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
7000628a:	f7fe fbf1 	bl	70004a70 <HAL_RCC_GetPLL2RFreq>
7000628e:	6178      	str	r0, [r7, #20]
          break;
70006290:	e021      	b.n	700062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006292:	4b82      	ldr	r3, [pc, #520]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006294:	681b      	ldr	r3, [r3, #0]
70006296:	f003 0304 	and.w	r3, r3, #4
7000629a:	2b00      	cmp	r3, #0
7000629c:	d01e      	beq.n	700062dc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000629e:	4b7f      	ldr	r3, [pc, #508]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
700062a0:	681b      	ldr	r3, [r3, #0]
700062a2:	f003 0320 	and.w	r3, r3, #32
700062a6:	2b00      	cmp	r3, #0
700062a8:	d018      	beq.n	700062dc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700062aa:	4b7c      	ldr	r3, [pc, #496]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
700062ac:	681b      	ldr	r3, [r3, #0]
700062ae:	08db      	lsrs	r3, r3, #3
700062b0:	f003 0303 	and.w	r3, r3, #3
700062b4:	4a7a      	ldr	r2, [pc, #488]	@ (700064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
700062b6:	fa22 f303 	lsr.w	r3, r2, r3
700062ba:	617b      	str	r3, [r7, #20]
          break;
700062bc:	e00e      	b.n	700062dc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
700062be:	f7fe fb19 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
700062c2:	4603      	mov	r3, r0
700062c4:	089b      	lsrs	r3, r3, #2
700062c6:	617b      	str	r3, [r7, #20]
          break;
700062c8:	e009      	b.n	700062de <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
700062ca:	bf00      	nop
700062cc:	f001 b993 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700062d0:	bf00      	nop
700062d2:	f001 b990 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700062d6:	bf00      	nop
700062d8:	f001 b98d 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700062dc:	bf00      	nop
      break;
700062de:	f001 b98a 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
700062e2:	4b6e      	ldr	r3, [pc, #440]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
700062e4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
700062e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
700062ec:	2b40      	cmp	r3, #64	@ 0x40
700062ee:	d004      	beq.n	700062fa <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
700062f0:	4b6a      	ldr	r3, [pc, #424]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
700062f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700062f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
700062f8:	e000      	b.n	700062fc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
700062fa:	2340      	movs	r3, #64	@ 0x40
700062fc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700062fe:	693b      	ldr	r3, [r7, #16]
70006300:	2b40      	cmp	r3, #64	@ 0x40
70006302:	d027      	beq.n	70006354 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
70006304:	693b      	ldr	r3, [r7, #16]
70006306:	2b40      	cmp	r3, #64	@ 0x40
70006308:	d82a      	bhi.n	70006360 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
7000630a:	693b      	ldr	r3, [r7, #16]
7000630c:	2b20      	cmp	r3, #32
7000630e:	d017      	beq.n	70006340 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
70006310:	693b      	ldr	r3, [r7, #16]
70006312:	2b20      	cmp	r3, #32
70006314:	d824      	bhi.n	70006360 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
70006316:	693b      	ldr	r3, [r7, #16]
70006318:	2b00      	cmp	r3, #0
7000631a:	d003      	beq.n	70006324 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
7000631c:	693b      	ldr	r3, [r7, #16]
7000631e:	2b10      	cmp	r3, #16
70006320:	d004      	beq.n	7000632c <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
70006322:	e01d      	b.n	70006360 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
70006324:	f7fe fae6 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
70006328:	6178      	str	r0, [r7, #20]
          break;
7000632a:	e020      	b.n	7000636e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
7000632c:	4b5b      	ldr	r3, [pc, #364]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
7000632e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006330:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70006334:	2b00      	cmp	r3, #0
70006336:	d016      	beq.n	70006366 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
70006338:	f7fe fbb0 	bl	70004a9c <HAL_RCC_GetPLL2SFreq>
7000633c:	6178      	str	r0, [r7, #20]
          break;
7000633e:	e012      	b.n	70006366 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
70006340:	4b56      	ldr	r3, [pc, #344]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006344:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70006348:	2b00      	cmp	r3, #0
7000634a:	d00f      	beq.n	7000636c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
7000634c:	f7fe fbbc 	bl	70004ac8 <HAL_RCC_GetPLL2TFreq>
70006350:	6178      	str	r0, [r7, #20]
          break;
70006352:	e00b      	b.n	7000636c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
70006354:	f7fe face 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
70006358:	4603      	mov	r3, r0
7000635a:	089b      	lsrs	r3, r3, #2
7000635c:	617b      	str	r3, [r7, #20]
          break;
7000635e:	e006      	b.n	7000636e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
70006360:	bf00      	nop
70006362:	f001 b948 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006366:	bf00      	nop
70006368:	f001 b945 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000636c:	bf00      	nop
      break;
7000636e:	f001 b942 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
70006372:	4b4a      	ldr	r3, [pc, #296]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006374:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
70006378:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
7000637c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70006380:	d004      	beq.n	7000638c <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
70006382:	4b46      	ldr	r3, [pc, #280]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006386:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
7000638a:	e001      	b.n	70006390 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
7000638c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70006390:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006392:	693b      	ldr	r3, [r7, #16]
70006394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70006398:	d028      	beq.n	700063ec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
7000639a:	693b      	ldr	r3, [r7, #16]
7000639c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700063a0:	d82a      	bhi.n	700063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
700063a2:	693b      	ldr	r3, [r7, #16]
700063a4:	2b80      	cmp	r3, #128	@ 0x80
700063a6:	d017      	beq.n	700063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
700063a8:	693b      	ldr	r3, [r7, #16]
700063aa:	2b80      	cmp	r3, #128	@ 0x80
700063ac:	d824      	bhi.n	700063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
700063ae:	693b      	ldr	r3, [r7, #16]
700063b0:	2b00      	cmp	r3, #0
700063b2:	d003      	beq.n	700063bc <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
700063b4:	693b      	ldr	r3, [r7, #16]
700063b6:	2b40      	cmp	r3, #64	@ 0x40
700063b8:	d004      	beq.n	700063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
700063ba:	e01d      	b.n	700063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
700063bc:	f7fe fa9a 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
700063c0:	6178      	str	r0, [r7, #20]
          break;
700063c2:	e020      	b.n	70006406 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
700063c4:	4b35      	ldr	r3, [pc, #212]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
700063c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700063c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
700063cc:	2b00      	cmp	r3, #0
700063ce:	d016      	beq.n	700063fe <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
700063d0:	f7fe fb64 	bl	70004a9c <HAL_RCC_GetPLL2SFreq>
700063d4:	6178      	str	r0, [r7, #20]
          break;
700063d6:	e012      	b.n	700063fe <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
700063d8:	4b30      	ldr	r3, [pc, #192]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
700063da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700063dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
700063e0:	2b00      	cmp	r3, #0
700063e2:	d00f      	beq.n	70006404 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
700063e4:	f7fe fb70 	bl	70004ac8 <HAL_RCC_GetPLL2TFreq>
700063e8:	6178      	str	r0, [r7, #20]
          break;
700063ea:	e00b      	b.n	70006404 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
700063ec:	f7fe fa82 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
700063f0:	4603      	mov	r3, r0
700063f2:	089b      	lsrs	r3, r3, #2
700063f4:	617b      	str	r3, [r7, #20]
          break;
700063f6:	e006      	b.n	70006406 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
700063f8:	bf00      	nop
700063fa:	f001 b8fc 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700063fe:	bf00      	nop
70006400:	f001 b8f9 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006404:	bf00      	nop
      break;
70006406:	f001 b8f6 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
7000640a:	4b24      	ldr	r3, [pc, #144]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
7000640c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000640e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
70006412:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006414:	693b      	ldr	r3, [r7, #16]
70006416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
7000641a:	d02a      	beq.n	70006472 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
7000641c:	693b      	ldr	r3, [r7, #16]
7000641e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70006422:	d82f      	bhi.n	70006484 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
70006424:	693b      	ldr	r3, [r7, #16]
70006426:	2b00      	cmp	r3, #0
70006428:	d004      	beq.n	70006434 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
7000642a:	693b      	ldr	r3, [r7, #16]
7000642c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70006430:	d016      	beq.n	70006460 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
70006432:	e027      	b.n	70006484 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006434:	4b19      	ldr	r3, [pc, #100]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006436:	681b      	ldr	r3, [r3, #0]
70006438:	f003 0304 	and.w	r3, r3, #4
7000643c:	2b00      	cmp	r3, #0
7000643e:	d024      	beq.n	7000648a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006440:	4b16      	ldr	r3, [pc, #88]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006442:	681b      	ldr	r3, [r3, #0]
70006444:	f003 0320 	and.w	r3, r3, #32
70006448:	2b00      	cmp	r3, #0
7000644a:	d01e      	beq.n	7000648a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
7000644c:	4b13      	ldr	r3, [pc, #76]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
7000644e:	681b      	ldr	r3, [r3, #0]
70006450:	08db      	lsrs	r3, r3, #3
70006452:	f003 0303 	and.w	r3, r3, #3
70006456:	4a12      	ldr	r2, [pc, #72]	@ (700064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
70006458:	fa22 f303 	lsr.w	r3, r2, r3
7000645c:	617b      	str	r3, [r7, #20]
          break;
7000645e:	e014      	b.n	7000648a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006460:	4b0e      	ldr	r3, [pc, #56]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006462:	681b      	ldr	r3, [r3, #0]
70006464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006468:	2b00      	cmp	r3, #0
7000646a:	d011      	beq.n	70006490 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
7000646c:	4b0d      	ldr	r3, [pc, #52]	@ (700064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
7000646e:	617b      	str	r3, [r7, #20]
          break;
70006470:	e00e      	b.n	70006490 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006472:	4b0a      	ldr	r3, [pc, #40]	@ (7000649c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70006474:	681b      	ldr	r3, [r3, #0]
70006476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000647a:	2b00      	cmp	r3, #0
7000647c:	d00b      	beq.n	70006496 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
7000647e:	4b0a      	ldr	r3, [pc, #40]	@ (700064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
70006480:	617b      	str	r3, [r7, #20]
          break;
70006482:	e008      	b.n	70006496 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
70006484:	bf00      	nop
70006486:	f001 b8b6 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000648a:	bf00      	nop
7000648c:	f001 b8b3 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006490:	bf00      	nop
70006492:	f001 b8b0 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006496:	bf00      	nop
      break;
70006498:	f001 b8ad 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
7000649c:	58024400 	.word	0x58024400
700064a0:	03d09000 	.word	0x03d09000
700064a4:	003d0900 	.word	0x003d0900
700064a8:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
700064ac:	4b9a      	ldr	r3, [pc, #616]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700064ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700064b0:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
700064b4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700064b6:	693b      	ldr	r3, [r7, #16]
700064b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700064bc:	d01f      	beq.n	700064fe <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
700064be:	693b      	ldr	r3, [r7, #16]
700064c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700064c4:	d81f      	bhi.n	70006506 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
700064c6:	693b      	ldr	r3, [r7, #16]
700064c8:	2b00      	cmp	r3, #0
700064ca:	d004      	beq.n	700064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
700064cc:	693b      	ldr	r3, [r7, #16]
700064ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700064d2:	d00a      	beq.n	700064ea <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
700064d4:	e017      	b.n	70006506 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700064d6:	4b90      	ldr	r3, [pc, #576]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700064da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700064de:	2b00      	cmp	r3, #0
700064e0:	d014      	beq.n	7000650c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
700064e2:	f7fe fa99 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
700064e6:	6178      	str	r0, [r7, #20]
          break;
700064e8:	e010      	b.n	7000650c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
700064ea:	4b8b      	ldr	r3, [pc, #556]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700064ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700064ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700064f2:	2b00      	cmp	r3, #0
700064f4:	d00d      	beq.n	70006512 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
700064f6:	f7fe fb2b 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
700064fa:	6178      	str	r0, [r7, #20]
          break;
700064fc:	e009      	b.n	70006512 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
700064fe:	f001 f87f 	bl	70007600 <RCC_GetCLKPFreq>
70006502:	6178      	str	r0, [r7, #20]
          break;
70006504:	e006      	b.n	70006514 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
70006506:	bf00      	nop
70006508:	f001 b875 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000650c:	bf00      	nop
7000650e:	f001 b872 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006512:	bf00      	nop
      break;
70006514:	f001 b86f 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
70006518:	4b7f      	ldr	r3, [pc, #508]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
7000651a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000651c:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
70006520:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006522:	693b      	ldr	r3, [r7, #16]
70006524:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70006528:	d048      	beq.n	700065bc <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
7000652a:	693b      	ldr	r3, [r7, #16]
7000652c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70006530:	d85a      	bhi.n	700065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70006532:	693b      	ldr	r3, [r7, #16]
70006534:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006538:	d037      	beq.n	700065aa <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
7000653a:	693b      	ldr	r3, [r7, #16]
7000653c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006540:	d852      	bhi.n	700065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70006542:	693b      	ldr	r3, [r7, #16]
70006544:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70006548:	d02b      	beq.n	700065a2 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
7000654a:	693b      	ldr	r3, [r7, #16]
7000654c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70006550:	d84a      	bhi.n	700065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70006552:	693b      	ldr	r3, [r7, #16]
70006554:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006558:	d019      	beq.n	7000658e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
7000655a:	693b      	ldr	r3, [r7, #16]
7000655c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006560:	d842      	bhi.n	700065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70006562:	693b      	ldr	r3, [r7, #16]
70006564:	2b00      	cmp	r3, #0
70006566:	d004      	beq.n	70006572 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
70006568:	693b      	ldr	r3, [r7, #16]
7000656a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
7000656e:	d004      	beq.n	7000657a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
70006570:	e03a      	b.n	700065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
70006572:	f7fe f9bf 	bl	700048f4 <HAL_RCC_GetHCLKFreq>
70006576:	6178      	str	r0, [r7, #20]
          break;
70006578:	e043      	b.n	70006602 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
7000657a:	4b67      	ldr	r3, [pc, #412]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
7000657c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000657e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006582:	2b00      	cmp	r3, #0
70006584:	d033      	beq.n	700065ee <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
70006586:	f7fe fa47 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
7000658a:	6178      	str	r0, [r7, #20]
          break;
7000658c:	e02f      	b.n	700065ee <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
7000658e:	4b62      	ldr	r3, [pc, #392]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006592:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70006596:	2b00      	cmp	r3, #0
70006598:	d02c      	beq.n	700065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
7000659a:	f7fe faad 	bl	70004af8 <HAL_RCC_GetPLL3PFreq>
7000659e:	6178      	str	r0, [r7, #20]
          break;
700065a0:	e028      	b.n	700065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
700065a2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
700065a6:	617b      	str	r3, [r7, #20]
          break;
700065a8:	e02b      	b.n	70006602 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700065aa:	4b5b      	ldr	r3, [pc, #364]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700065ac:	681b      	ldr	r3, [r3, #0]
700065ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700065b2:	2b00      	cmp	r3, #0
700065b4:	d021      	beq.n	700065fa <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
700065b6:	4b59      	ldr	r3, [pc, #356]	@ (7000671c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
700065b8:	617b      	str	r3, [r7, #20]
          break;
700065ba:	e01e      	b.n	700065fa <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700065bc:	4b56      	ldr	r3, [pc, #344]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700065be:	681b      	ldr	r3, [r3, #0]
700065c0:	f003 0304 	and.w	r3, r3, #4
700065c4:	2b00      	cmp	r3, #0
700065c6:	d01b      	beq.n	70006600 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700065c8:	4b53      	ldr	r3, [pc, #332]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700065ca:	681b      	ldr	r3, [r3, #0]
700065cc:	f003 0320 	and.w	r3, r3, #32
700065d0:	2b00      	cmp	r3, #0
700065d2:	d015      	beq.n	70006600 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700065d4:	4b50      	ldr	r3, [pc, #320]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700065d6:	681b      	ldr	r3, [r3, #0]
700065d8:	08db      	lsrs	r3, r3, #3
700065da:	f003 0303 	and.w	r3, r3, #3
700065de:	4a50      	ldr	r2, [pc, #320]	@ (70006720 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
700065e0:	fa22 f303 	lsr.w	r3, r2, r3
700065e4:	617b      	str	r3, [r7, #20]
          break;
700065e6:	e00b      	b.n	70006600 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
700065e8:	bf00      	nop
700065ea:	f001 b804 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700065ee:	bf00      	nop
700065f0:	f001 b801 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700065f4:	bf00      	nop
700065f6:	f000 bffe 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700065fa:	bf00      	nop
700065fc:	f000 bffb 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006600:	bf00      	nop
      break;
70006602:	f000 bff8 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
70006606:	4b44      	ldr	r3, [pc, #272]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000660a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
7000660e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006610:	693b      	ldr	r3, [r7, #16]
70006612:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70006616:	d01f      	beq.n	70006658 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
70006618:	693b      	ldr	r3, [r7, #16]
7000661a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
7000661e:	d824      	bhi.n	7000666a <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
70006620:	693b      	ldr	r3, [r7, #16]
70006622:	2b00      	cmp	r3, #0
70006624:	d004      	beq.n	70006630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
70006626:	693b      	ldr	r3, [r7, #16]
70006628:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
7000662c:	d00a      	beq.n	70006644 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
7000662e:	e01c      	b.n	7000666a <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006630:	4b39      	ldr	r3, [pc, #228]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006634:	f003 0302 	and.w	r3, r3, #2
70006638:	2b00      	cmp	r3, #0
7000663a:	d019      	beq.n	70006670 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
7000663c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006640:	617b      	str	r3, [r7, #20]
          break;
70006642:	e015      	b.n	70006670 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70006644:	4b34      	ldr	r3, [pc, #208]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006646:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70006648:	f003 0302 	and.w	r3, r3, #2
7000664c:	2b00      	cmp	r3, #0
7000664e:	d012      	beq.n	70006676 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
70006650:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70006654:	617b      	str	r3, [r7, #20]
          break;
70006656:	e00e      	b.n	70006676 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006658:	4b2f      	ldr	r3, [pc, #188]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
7000665a:	681b      	ldr	r3, [r3, #0]
7000665c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006660:	2b00      	cmp	r3, #0
70006662:	d00b      	beq.n	7000667c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
70006664:	4b2d      	ldr	r3, [pc, #180]	@ (7000671c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
70006666:	617b      	str	r3, [r7, #20]
          break;
70006668:	e008      	b.n	7000667c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
7000666a:	bf00      	nop
7000666c:	f000 bfc3 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006670:	bf00      	nop
70006672:	f000 bfc0 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006676:	bf00      	nop
70006678:	f000 bfbd 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000667c:	bf00      	nop
      break;
7000667e:	f000 bfba 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
70006682:	4b25      	ldr	r3, [pc, #148]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006686:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
7000668a:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000668c:	693b      	ldr	r3, [r7, #16]
7000668e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006692:	d014      	beq.n	700066be <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
70006694:	693b      	ldr	r3, [r7, #16]
70006696:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000669a:	d834      	bhi.n	70006706 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
7000669c:	693b      	ldr	r3, [r7, #16]
7000669e:	2b00      	cmp	r3, #0
700066a0:	d034      	beq.n	7000670c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
700066a2:	693b      	ldr	r3, [r7, #16]
700066a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700066a8:	d000      	beq.n	700066ac <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
700066aa:	e02c      	b.n	70006706 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
700066ac:	4b1a      	ldr	r3, [pc, #104]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700066ae:	681b      	ldr	r3, [r3, #0]
700066b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700066b4:	2b00      	cmp	r3, #0
700066b6:	d02c      	beq.n	70006712 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSE_VALUE;
700066b8:	4b1a      	ldr	r3, [pc, #104]	@ (70006724 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
700066ba:	617b      	str	r3, [r7, #20]
          break;
700066bc:	e029      	b.n	70006712 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
700066be:	4b16      	ldr	r3, [pc, #88]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700066c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700066c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700066c6:	60bb      	str	r3, [r7, #8]
          switch (ethclocksource)
700066c8:	68bb      	ldr	r3, [r7, #8]
700066ca:	2b00      	cmp	r3, #0
700066cc:	d004      	beq.n	700066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
700066ce:	68bb      	ldr	r3, [r7, #8]
700066d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700066d4:	d009      	beq.n	700066ea <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
              break;
700066d6:	e015      	b.n	70006704 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
700066d8:	4b0f      	ldr	r3, [pc, #60]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700066da:	681b      	ldr	r3, [r3, #0]
700066dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700066e0:	2b00      	cmp	r3, #0
700066e2:	d00c      	beq.n	700066fe <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
                frequency = HSE_VALUE;
700066e4:	4b0f      	ldr	r3, [pc, #60]	@ (70006724 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
700066e6:	617b      	str	r3, [r7, #20]
              break;
700066e8:	e009      	b.n	700066fe <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
700066ea:	4b0b      	ldr	r3, [pc, #44]	@ (70006718 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
700066ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700066ee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
700066f2:	2b00      	cmp	r3, #0
700066f4:	d005      	beq.n	70006702 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
                frequency = HAL_RCC_GetPLL3SFreq();
700066f6:	f7fe fa41 	bl	70004b7c <HAL_RCC_GetPLL3SFreq>
700066fa:	6178      	str	r0, [r7, #20]
              break;
700066fc:	e001      	b.n	70006702 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              break;
700066fe:	bf00      	nop
70006700:	e008      	b.n	70006714 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
              break;
70006702:	bf00      	nop
          break;
70006704:	e006      	b.n	70006714 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          break;
70006706:	bf00      	nop
70006708:	f000 bf75 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000670c:	bf00      	nop
7000670e:	f000 bf72 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006712:	bf00      	nop
      break;
70006714:	f000 bf6f 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006718:	58024400 	.word	0x58024400
7000671c:	003d0900 	.word	0x003d0900
70006720:	03d09000 	.word	0x03d09000
70006724:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
70006728:	4b87      	ldr	r3, [pc, #540]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
7000672a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000672c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70006730:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006732:	693b      	ldr	r3, [r7, #16]
70006734:	2b00      	cmp	r3, #0
70006736:	d004      	beq.n	70006742 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
70006738:	693b      	ldr	r3, [r7, #16]
7000673a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000673e:	d009      	beq.n	70006754 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
70006740:	e016      	b.n	70006770 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006742:	4b81      	ldr	r3, [pc, #516]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006744:	681b      	ldr	r3, [r3, #0]
70006746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000674a:	2b00      	cmp	r3, #0
7000674c:	d00c      	beq.n	70006768 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
7000674e:	4b7f      	ldr	r3, [pc, #508]	@ (7000694c <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
70006750:	617b      	str	r3, [r7, #20]
          break;
70006752:	e009      	b.n	70006768 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
70006754:	4b7c      	ldr	r3, [pc, #496]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006758:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
7000675c:	2b00      	cmp	r3, #0
7000675e:	d006      	beq.n	7000676e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
70006760:	f7fe fa0c 	bl	70004b7c <HAL_RCC_GetPLL3SFreq>
70006764:	6178      	str	r0, [r7, #20]
          break;
70006766:	e002      	b.n	7000676e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
70006768:	bf00      	nop
7000676a:	f000 bf44 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000676e:	bf00      	nop
      break;
70006770:	f000 bf41 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
70006774:	4b74      	ldr	r3, [pc, #464]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006778:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
7000677c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000677e:	693b      	ldr	r3, [r7, #16]
70006780:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70006784:	d01e      	beq.n	700067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
70006786:	693b      	ldr	r3, [r7, #16]
70006788:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
7000678c:	d824      	bhi.n	700067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
7000678e:	693b      	ldr	r3, [r7, #16]
70006790:	2b00      	cmp	r3, #0
70006792:	d004      	beq.n	7000679e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
70006794:	693b      	ldr	r3, [r7, #16]
70006796:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000679a:	d009      	beq.n	700067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
7000679c:	e01c      	b.n	700067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000679e:	4b6a      	ldr	r3, [pc, #424]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700067a0:	681b      	ldr	r3, [r3, #0]
700067a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700067a6:	2b00      	cmp	r3, #0
700067a8:	d019      	beq.n	700067de <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
700067aa:	4b68      	ldr	r3, [pc, #416]	@ (7000694c <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
700067ac:	617b      	str	r3, [r7, #20]
          break;
700067ae:	e016      	b.n	700067de <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700067b0:	4b65      	ldr	r3, [pc, #404]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700067b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700067b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700067b8:	2b00      	cmp	r3, #0
700067ba:	d013      	beq.n	700067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
700067bc:	f7fe f916 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
700067c0:	6178      	str	r0, [r7, #20]
          break;
700067c2:	e00f      	b.n	700067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700067c4:	4b60      	ldr	r3, [pc, #384]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700067c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700067c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700067cc:	2b00      	cmp	r3, #0
700067ce:	d00c      	beq.n	700067ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
700067d0:	f7fe f922 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
700067d4:	6178      	str	r0, [r7, #20]
          break;
700067d6:	e008      	b.n	700067ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
700067d8:	bf00      	nop
700067da:	f000 bf0c 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700067de:	bf00      	nop
700067e0:	f000 bf09 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700067e4:	bf00      	nop
700067e6:	f000 bf06 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700067ea:	bf00      	nop
      break;
700067ec:	f000 bf03 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
700067f0:	4b55      	ldr	r3, [pc, #340]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700067f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700067f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700067f8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700067fa:	693b      	ldr	r3, [r7, #16]
700067fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006800:	d037      	beq.n	70006872 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
70006802:	693b      	ldr	r3, [r7, #16]
70006804:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006808:	d83c      	bhi.n	70006884 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
7000680a:	693b      	ldr	r3, [r7, #16]
7000680c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006810:	d019      	beq.n	70006846 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
70006812:	693b      	ldr	r3, [r7, #16]
70006814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006818:	d834      	bhi.n	70006884 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
7000681a:	693b      	ldr	r3, [r7, #16]
7000681c:	2b00      	cmp	r3, #0
7000681e:	d004      	beq.n	7000682a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
70006820:	693b      	ldr	r3, [r7, #16]
70006822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70006826:	d004      	beq.n	70006832 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
70006828:	e02c      	b.n	70006884 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
7000682a:	f7fe f88b 	bl	70004944 <HAL_RCC_GetPCLK1Freq>
7000682e:	6178      	str	r0, [r7, #20]
          break;
70006830:	e032      	b.n	70006898 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006832:	4b45      	ldr	r3, [pc, #276]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006836:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
7000683a:	2b00      	cmp	r3, #0
7000683c:	d025      	beq.n	7000688a <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
7000683e:	f7fe f987 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
70006842:	6178      	str	r0, [r7, #20]
          break;
70006844:	e021      	b.n	7000688a <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006846:	4b40      	ldr	r3, [pc, #256]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006848:	681b      	ldr	r3, [r3, #0]
7000684a:	f003 0304 	and.w	r3, r3, #4
7000684e:	2b00      	cmp	r3, #0
70006850:	d01e      	beq.n	70006890 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006852:	4b3d      	ldr	r3, [pc, #244]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006854:	681b      	ldr	r3, [r3, #0]
70006856:	f003 0320 	and.w	r3, r3, #32
7000685a:	2b00      	cmp	r3, #0
7000685c:	d018      	beq.n	70006890 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
7000685e:	4b3a      	ldr	r3, [pc, #232]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006860:	681b      	ldr	r3, [r3, #0]
70006862:	08db      	lsrs	r3, r3, #3
70006864:	f003 0303 	and.w	r3, r3, #3
70006868:	4a39      	ldr	r2, [pc, #228]	@ (70006950 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
7000686a:	fa22 f303 	lsr.w	r3, r2, r3
7000686e:	617b      	str	r3, [r7, #20]
          break;
70006870:	e00e      	b.n	70006890 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006872:	4b35      	ldr	r3, [pc, #212]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006874:	681b      	ldr	r3, [r3, #0]
70006876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000687a:	2b00      	cmp	r3, #0
7000687c:	d00b      	beq.n	70006896 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
7000687e:	4b35      	ldr	r3, [pc, #212]	@ (70006954 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
70006880:	617b      	str	r3, [r7, #20]
          break;
70006882:	e008      	b.n	70006896 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
70006884:	bf00      	nop
70006886:	f000 beb6 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000688a:	bf00      	nop
7000688c:	f000 beb3 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006890:	bf00      	nop
70006892:	f000 beb0 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006896:	bf00      	nop
      break;
70006898:	f000 bead 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
7000689c:	4b2a      	ldr	r3, [pc, #168]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
7000689e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700068a0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
700068a4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700068a6:	693b      	ldr	r3, [r7, #16]
700068a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700068ac:	d037      	beq.n	7000691e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
700068ae:	693b      	ldr	r3, [r7, #16]
700068b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700068b4:	d83c      	bhi.n	70006930 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
700068b6:	693b      	ldr	r3, [r7, #16]
700068b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700068bc:	d019      	beq.n	700068f2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
700068be:	693b      	ldr	r3, [r7, #16]
700068c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700068c4:	d834      	bhi.n	70006930 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
700068c6:	693b      	ldr	r3, [r7, #16]
700068c8:	2b00      	cmp	r3, #0
700068ca:	d004      	beq.n	700068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
700068cc:	693b      	ldr	r3, [r7, #16]
700068ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700068d2:	d004      	beq.n	700068de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
700068d4:	e02c      	b.n	70006930 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
700068d6:	f7fe f835 	bl	70004944 <HAL_RCC_GetPCLK1Freq>
700068da:	6178      	str	r0, [r7, #20]
          break;
700068dc:	e032      	b.n	70006944 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
700068de:	4b1a      	ldr	r3, [pc, #104]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700068e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700068e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700068e6:	2b00      	cmp	r3, #0
700068e8:	d025      	beq.n	70006936 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
700068ea:	f7fe f931 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
700068ee:	6178      	str	r0, [r7, #20]
          break;
700068f0:	e021      	b.n	70006936 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700068f2:	4b15      	ldr	r3, [pc, #84]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700068f4:	681b      	ldr	r3, [r3, #0]
700068f6:	f003 0304 	and.w	r3, r3, #4
700068fa:	2b00      	cmp	r3, #0
700068fc:	d01e      	beq.n	7000693c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700068fe:	4b12      	ldr	r3, [pc, #72]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006900:	681b      	ldr	r3, [r3, #0]
70006902:	f003 0320 	and.w	r3, r3, #32
70006906:	2b00      	cmp	r3, #0
70006908:	d018      	beq.n	7000693c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
7000690a:	4b0f      	ldr	r3, [pc, #60]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
7000690c:	681b      	ldr	r3, [r3, #0]
7000690e:	08db      	lsrs	r3, r3, #3
70006910:	f003 0303 	and.w	r3, r3, #3
70006914:	4a0e      	ldr	r2, [pc, #56]	@ (70006950 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
70006916:	fa22 f303 	lsr.w	r3, r2, r3
7000691a:	617b      	str	r3, [r7, #20]
          break;
7000691c:	e00e      	b.n	7000693c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
7000691e:	4b0a      	ldr	r3, [pc, #40]	@ (70006948 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006920:	681b      	ldr	r3, [r3, #0]
70006922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006926:	2b00      	cmp	r3, #0
70006928:	d00b      	beq.n	70006942 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
7000692a:	4b0a      	ldr	r3, [pc, #40]	@ (70006954 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
7000692c:	617b      	str	r3, [r7, #20]
          break;
7000692e:	e008      	b.n	70006942 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
70006930:	bf00      	nop
70006932:	f000 be60 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006936:	bf00      	nop
70006938:	f000 be5d 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000693c:	bf00      	nop
7000693e:	f000 be5a 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006942:	bf00      	nop
      break;
70006944:	f000 be57 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006948:	58024400 	.word	0x58024400
7000694c:	016e3600 	.word	0x016e3600
70006950:	03d09000 	.word	0x03d09000
70006954:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
70006958:	4ba0      	ldr	r3, [pc, #640]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
7000695a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000695c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
70006960:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006962:	693b      	ldr	r3, [r7, #16]
70006964:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70006968:	d04f      	beq.n	70006a0a <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
7000696a:	693b      	ldr	r3, [r7, #16]
7000696c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70006970:	d84f      	bhi.n	70006a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006972:	693b      	ldr	r3, [r7, #16]
70006974:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006978:	d03d      	beq.n	700069f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
7000697a:	693b      	ldr	r3, [r7, #16]
7000697c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006980:	d847      	bhi.n	70006a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006982:	693b      	ldr	r3, [r7, #16]
70006984:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006988:	d02b      	beq.n	700069e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
7000698a:	693b      	ldr	r3, [r7, #16]
7000698c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006990:	d83f      	bhi.n	70006a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006992:	693b      	ldr	r3, [r7, #16]
70006994:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006998:	d019      	beq.n	700069ce <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
7000699a:	693b      	ldr	r3, [r7, #16]
7000699c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700069a0:	d837      	bhi.n	70006a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
700069a2:	693b      	ldr	r3, [r7, #16]
700069a4:	2b00      	cmp	r3, #0
700069a6:	d004      	beq.n	700069b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
700069a8:	693b      	ldr	r3, [r7, #16]
700069aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700069ae:	d004      	beq.n	700069ba <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
700069b0:	e02f      	b.n	70006a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
700069b2:	f7fd ffc7 	bl	70004944 <HAL_RCC_GetPCLK1Freq>
700069b6:	6178      	str	r0, [r7, #20]
          break;
700069b8:	e038      	b.n	70006a2c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700069ba:	4b88      	ldr	r3, [pc, #544]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700069bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700069be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700069c2:	2b00      	cmp	r3, #0
700069c4:	d028      	beq.n	70006a18 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
700069c6:	f7fe f827 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
700069ca:	6178      	str	r0, [r7, #20]
          break;
700069cc:	e024      	b.n	70006a18 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
700069ce:	4b83      	ldr	r3, [pc, #524]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700069d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700069d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700069d6:	2b00      	cmp	r3, #0
700069d8:	d021      	beq.n	70006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
700069da:	f7fe f8b9 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
700069de:	6178      	str	r0, [r7, #20]
          break;
700069e0:	e01d      	b.n	70006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700069e2:	4b7e      	ldr	r3, [pc, #504]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700069e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700069e6:	f003 0302 	and.w	r3, r3, #2
700069ea:	2b00      	cmp	r3, #0
700069ec:	d01a      	beq.n	70006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
700069ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700069f2:	617b      	str	r3, [r7, #20]
          break;
700069f4:	e016      	b.n	70006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
700069f6:	4b79      	ldr	r3, [pc, #484]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700069f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700069fa:	f003 0302 	and.w	r3, r3, #2
700069fe:	2b00      	cmp	r3, #0
70006a00:	d013      	beq.n	70006a2a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
70006a02:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70006a06:	617b      	str	r3, [r7, #20]
          break;
70006a08:	e00f      	b.n	70006a2a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
70006a0a:	f000 fdf9 	bl	70007600 <RCC_GetCLKPFreq>
70006a0e:	6178      	str	r0, [r7, #20]
          break;
70006a10:	e00c      	b.n	70006a2c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
70006a12:	bf00      	nop
70006a14:	f000 bdef 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a18:	bf00      	nop
70006a1a:	f000 bdec 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a1e:	bf00      	nop
70006a20:	f000 bde9 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a24:	bf00      	nop
70006a26:	f000 bde6 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a2a:	bf00      	nop
      break;
70006a2c:	f000 bde3 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
70006a30:	4b6a      	ldr	r3, [pc, #424]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70006a34:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70006a38:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006a3a:	693b      	ldr	r3, [r7, #16]
70006a3c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70006a40:	d04f      	beq.n	70006ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
70006a42:	693b      	ldr	r3, [r7, #16]
70006a44:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70006a48:	d84f      	bhi.n	70006aea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
70006a4a:	693b      	ldr	r3, [r7, #16]
70006a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70006a50:	d03d      	beq.n	70006ace <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
70006a52:	693b      	ldr	r3, [r7, #16]
70006a54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70006a58:	d847      	bhi.n	70006aea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
70006a5a:	693b      	ldr	r3, [r7, #16]
70006a5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006a60:	d02b      	beq.n	70006aba <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
70006a62:	693b      	ldr	r3, [r7, #16]
70006a64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006a68:	d83f      	bhi.n	70006aea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
70006a6a:	693b      	ldr	r3, [r7, #16]
70006a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006a70:	d019      	beq.n	70006aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
70006a72:	693b      	ldr	r3, [r7, #16]
70006a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006a78:	d837      	bhi.n	70006aea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
70006a7a:	693b      	ldr	r3, [r7, #16]
70006a7c:	2b00      	cmp	r3, #0
70006a7e:	d004      	beq.n	70006a8a <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
70006a80:	693b      	ldr	r3, [r7, #16]
70006a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70006a86:	d004      	beq.n	70006a92 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
70006a88:	e02f      	b.n	70006aea <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
70006a8a:	f7fd ff93 	bl	700049b4 <HAL_RCC_GetPCLK4Freq>
70006a8e:	6178      	str	r0, [r7, #20]
          break;
70006a90:	e038      	b.n	70006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006a92:	4b52      	ldr	r3, [pc, #328]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006a96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006a9a:	2b00      	cmp	r3, #0
70006a9c:	d028      	beq.n	70006af0 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
70006a9e:	f7fd ffbb 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
70006aa2:	6178      	str	r0, [r7, #20]
          break;
70006aa4:	e024      	b.n	70006af0 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006aa6:	4b4d      	ldr	r3, [pc, #308]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006aaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006aae:	2b00      	cmp	r3, #0
70006ab0:	d021      	beq.n	70006af6 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
70006ab2:	f7fe f84d 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
70006ab6:	6178      	str	r0, [r7, #20]
          break;
70006ab8:	e01d      	b.n	70006af6 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006aba:	4b48      	ldr	r3, [pc, #288]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006abe:	f003 0302 	and.w	r3, r3, #2
70006ac2:	2b00      	cmp	r3, #0
70006ac4:	d01a      	beq.n	70006afc <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
70006ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006aca:	617b      	str	r3, [r7, #20]
          break;
70006acc:	e016      	b.n	70006afc <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70006ace:	4b43      	ldr	r3, [pc, #268]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70006ad2:	f003 0302 	and.w	r3, r3, #2
70006ad6:	2b00      	cmp	r3, #0
70006ad8:	d013      	beq.n	70006b02 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
70006ada:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70006ade:	617b      	str	r3, [r7, #20]
          break;
70006ae0:	e00f      	b.n	70006b02 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
70006ae2:	f000 fd8d 	bl	70007600 <RCC_GetCLKPFreq>
70006ae6:	6178      	str	r0, [r7, #20]
          break;
70006ae8:	e00c      	b.n	70006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
70006aea:	bf00      	nop
70006aec:	f000 bd83 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006af0:	bf00      	nop
70006af2:	f000 bd80 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006af6:	bf00      	nop
70006af8:	f000 bd7d 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006afc:	bf00      	nop
70006afe:	f000 bd7a 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006b02:	bf00      	nop
      break;
70006b04:	f000 bd77 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
70006b08:	4b34      	ldr	r3, [pc, #208]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70006b0c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70006b10:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006b12:	693b      	ldr	r3, [r7, #16]
70006b14:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70006b18:	d04f      	beq.n	70006bba <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
70006b1a:	693b      	ldr	r3, [r7, #16]
70006b1c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70006b20:	d84f      	bhi.n	70006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
70006b22:	693b      	ldr	r3, [r7, #16]
70006b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70006b28:	d03d      	beq.n	70006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
70006b2a:	693b      	ldr	r3, [r7, #16]
70006b2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70006b30:	d847      	bhi.n	70006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
70006b32:	693b      	ldr	r3, [r7, #16]
70006b34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70006b38:	d02b      	beq.n	70006b92 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
70006b3a:	693b      	ldr	r3, [r7, #16]
70006b3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70006b40:	d83f      	bhi.n	70006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
70006b42:	693b      	ldr	r3, [r7, #16]
70006b44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70006b48:	d019      	beq.n	70006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
70006b4a:	693b      	ldr	r3, [r7, #16]
70006b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70006b50:	d837      	bhi.n	70006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
70006b52:	693b      	ldr	r3, [r7, #16]
70006b54:	2b00      	cmp	r3, #0
70006b56:	d004      	beq.n	70006b62 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
70006b58:	693b      	ldr	r3, [r7, #16]
70006b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70006b5e:	d004      	beq.n	70006b6a <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
70006b60:	e02f      	b.n	70006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
70006b62:	f7fd ff27 	bl	700049b4 <HAL_RCC_GetPCLK4Freq>
70006b66:	6178      	str	r0, [r7, #20]
          break;
70006b68:	e03b      	b.n	70006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006b6a:	4b1c      	ldr	r3, [pc, #112]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006b72:	2b00      	cmp	r3, #0
70006b74:	d028      	beq.n	70006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
70006b76:	f7fd ff4f 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
70006b7a:	6178      	str	r0, [r7, #20]
          break;
70006b7c:	e024      	b.n	70006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006b7e:	4b17      	ldr	r3, [pc, #92]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006b82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006b86:	2b00      	cmp	r3, #0
70006b88:	d021      	beq.n	70006bce <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
70006b8a:	f7fd ffe1 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
70006b8e:	6178      	str	r0, [r7, #20]
          break;
70006b90:	e01d      	b.n	70006bce <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006b92:	4b12      	ldr	r3, [pc, #72]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006b96:	f003 0302 	and.w	r3, r3, #2
70006b9a:	2b00      	cmp	r3, #0
70006b9c:	d01a      	beq.n	70006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
70006b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006ba2:	617b      	str	r3, [r7, #20]
          break;
70006ba4:	e016      	b.n	70006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70006ba6:	4b0d      	ldr	r3, [pc, #52]	@ (70006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70006baa:	f003 0302 	and.w	r3, r3, #2
70006bae:	2b00      	cmp	r3, #0
70006bb0:	d016      	beq.n	70006be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
70006bb2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70006bb6:	617b      	str	r3, [r7, #20]
          break;
70006bb8:	e012      	b.n	70006be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
70006bba:	f000 fd21 	bl	70007600 <RCC_GetCLKPFreq>
70006bbe:	6178      	str	r0, [r7, #20]
          break;
70006bc0:	e00f      	b.n	70006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
70006bc2:	bf00      	nop
70006bc4:	f000 bd17 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bc8:	bf00      	nop
70006bca:	f000 bd14 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bce:	bf00      	nop
70006bd0:	f000 bd11 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bd4:	bf00      	nop
70006bd6:	f000 bd0e 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006bda:	bf00      	nop
70006bdc:	58024400 	.word	0x58024400
          break;
70006be0:	bf00      	nop
      break;
70006be2:	f000 bd08 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
70006be6:	4ba3      	ldr	r3, [pc, #652]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70006bea:	f003 0307 	and.w	r3, r3, #7
70006bee:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006bf0:	693b      	ldr	r3, [r7, #16]
70006bf2:	2b05      	cmp	r3, #5
70006bf4:	d84f      	bhi.n	70006c96 <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
70006bf6:	a201      	add	r2, pc, #4	@ (adr r2, 70006bfc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
70006bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006bfc:	70006c15 	.word	0x70006c15
70006c00:	70006c1d 	.word	0x70006c1d
70006c04:	70006c31 	.word	0x70006c31
70006c08:	70006c45 	.word	0x70006c45
70006c0c:	70006c71 	.word	0x70006c71
70006c10:	70006c83 	.word	0x70006c83
          frequency = HAL_RCC_GetPCLK4Freq();
70006c14:	f7fd fece 	bl	700049b4 <HAL_RCC_GetPCLK4Freq>
70006c18:	6178      	str	r0, [r7, #20]
          break;
70006c1a:	e04c      	b.n	70006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006c1c:	4b95      	ldr	r3, [pc, #596]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006c24:	2b00      	cmp	r3, #0
70006c26:	d039      	beq.n	70006c9c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
70006c28:	f7fd ff0c 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
70006c2c:	6178      	str	r0, [r7, #20]
          break;
70006c2e:	e035      	b.n	70006c9c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006c30:	4b90      	ldr	r3, [pc, #576]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006c38:	2b00      	cmp	r3, #0
70006c3a:	d032      	beq.n	70006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
70006c3c:	f7fd ff72 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
70006c40:	6178      	str	r0, [r7, #20]
          break;
70006c42:	e02e      	b.n	70006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006c44:	4b8b      	ldr	r3, [pc, #556]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c46:	681b      	ldr	r3, [r3, #0]
70006c48:	f003 0304 	and.w	r3, r3, #4
70006c4c:	2b00      	cmp	r3, #0
70006c4e:	d02b      	beq.n	70006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006c50:	4b88      	ldr	r3, [pc, #544]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c52:	681b      	ldr	r3, [r3, #0]
70006c54:	f003 0320 	and.w	r3, r3, #32
70006c58:	2b00      	cmp	r3, #0
70006c5a:	d025      	beq.n	70006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006c5c:	4b85      	ldr	r3, [pc, #532]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c5e:	681b      	ldr	r3, [r3, #0]
70006c60:	08db      	lsrs	r3, r3, #3
70006c62:	f003 0303 	and.w	r3, r3, #3
70006c66:	4a84      	ldr	r2, [pc, #528]	@ (70006e78 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
70006c68:	fa22 f303 	lsr.w	r3, r2, r3
70006c6c:	617b      	str	r3, [r7, #20]
          break;
70006c6e:	e01b      	b.n	70006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006c70:	4b80      	ldr	r3, [pc, #512]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c72:	681b      	ldr	r3, [r3, #0]
70006c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006c78:	2b00      	cmp	r3, #0
70006c7a:	d018      	beq.n	70006cae <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
70006c7c:	4b7f      	ldr	r3, [pc, #508]	@ (70006e7c <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
70006c7e:	617b      	str	r3, [r7, #20]
          break;
70006c80:	e015      	b.n	70006cae <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006c82:	4b7c      	ldr	r3, [pc, #496]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006c86:	f003 0302 	and.w	r3, r3, #2
70006c8a:	2b00      	cmp	r3, #0
70006c8c:	d012      	beq.n	70006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
70006c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006c92:	617b      	str	r3, [r7, #20]
          break;
70006c94:	e00e      	b.n	70006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
70006c96:	bf00      	nop
70006c98:	f000 bcad 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006c9c:	bf00      	nop
70006c9e:	f000 bcaa 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ca2:	bf00      	nop
70006ca4:	f000 bca7 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ca8:	bf00      	nop
70006caa:	f000 bca4 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006cae:	bf00      	nop
70006cb0:	f000 bca1 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006cb4:	bf00      	nop
      break;
70006cb6:	f000 bc9e 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006cba:	4b6e      	ldr	r3, [pc, #440]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006cbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006cc2:	2b00      	cmp	r3, #0
70006cc4:	f000 8494 	beq.w	700075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
70006cc8:	f7fd ff42 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
70006ccc:	6178      	str	r0, [r7, #20]
      break;
70006cce:	f000 bc8f 	b.w	700075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
70006cd2:	4b68      	ldr	r3, [pc, #416]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006cd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70006cda:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006cdc:	693b      	ldr	r3, [r7, #16]
70006cde:	2b00      	cmp	r3, #0
70006ce0:	d004      	beq.n	70006cec <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
70006ce2:	693b      	ldr	r3, [r7, #16]
70006ce4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70006ce8:	d00a      	beq.n	70006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
70006cea:	e00e      	b.n	70006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006cec:	4b61      	ldr	r3, [pc, #388]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006cf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006cf4:	2b00      	cmp	r3, #0
70006cf6:	d007      	beq.n	70006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
70006cf8:	f7fd ff2a 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
70006cfc:	6178      	str	r0, [r7, #20]
          break;
70006cfe:	e003      	b.n	70006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
70006d00:	f000 fc7e 	bl	70007600 <RCC_GetCLKPFreq>
70006d04:	6178      	str	r0, [r7, #20]
          break;
70006d06:	e000      	b.n	70006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
70006d08:	bf00      	nop
      break;
70006d0a:	f000 bc74 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
70006d0e:	4b59      	ldr	r3, [pc, #356]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70006d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006d1a:	d107      	bne.n	70006d2c <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
70006d1c:	4b55      	ldr	r3, [pc, #340]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d1e:	691b      	ldr	r3, [r3, #16]
70006d20:	011b      	lsls	r3, r3, #4
70006d22:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
70006d26:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
70006d2a:	e003      	b.n	70006d34 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
70006d2c:	4b51      	ldr	r3, [pc, #324]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006d30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70006d34:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006d36:	693b      	ldr	r3, [r7, #16]
70006d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006d3c:	d014      	beq.n	70006d68 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
70006d3e:	693b      	ldr	r3, [r7, #16]
70006d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006d44:	d81a      	bhi.n	70006d7c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
70006d46:	693b      	ldr	r3, [r7, #16]
70006d48:	2b00      	cmp	r3, #0
70006d4a:	d033      	beq.n	70006db4 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
70006d4c:	693b      	ldr	r3, [r7, #16]
70006d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70006d52:	d113      	bne.n	70006d7c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006d54:	4b47      	ldr	r3, [pc, #284]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006d58:	f003 0302 	and.w	r3, r3, #2
70006d5c:	2b00      	cmp	r3, #0
70006d5e:	d02c      	beq.n	70006dba <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
70006d60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006d64:	617b      	str	r3, [r7, #20]
          break;
70006d66:	e028      	b.n	70006dba <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70006d68:	4b42      	ldr	r3, [pc, #264]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70006d6c:	f003 0302 	and.w	r3, r3, #2
70006d70:	2b00      	cmp	r3, #0
70006d72:	d025      	beq.n	70006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
70006d74:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70006d78:	617b      	str	r3, [r7, #20]
          break;
70006d7a:	e021      	b.n	70006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
70006d7c:	4b3d      	ldr	r3, [pc, #244]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006d80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70006d84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006d88:	d11d      	bne.n	70006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006d8a:	4b3a      	ldr	r3, [pc, #232]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d8c:	681b      	ldr	r3, [r3, #0]
70006d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006d92:	2b00      	cmp	r3, #0
70006d94:	d017      	beq.n	70006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
70006d96:	4b37      	ldr	r3, [pc, #220]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006d98:	691b      	ldr	r3, [r3, #16]
70006d9a:	0a1b      	lsrs	r3, r3, #8
70006d9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70006da0:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
70006da2:	68fb      	ldr	r3, [r7, #12]
70006da4:	2b01      	cmp	r3, #1
70006da6:	d90e      	bls.n	70006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
70006da8:	4a35      	ldr	r2, [pc, #212]	@ (70006e80 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
70006daa:	68fb      	ldr	r3, [r7, #12]
70006dac:	fbb2 f3f3 	udiv	r3, r2, r3
70006db0:	617b      	str	r3, [r7, #20]
          break;
70006db2:	e008      	b.n	70006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
70006db4:	bf00      	nop
70006db6:	f000 bc1e 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006dba:	bf00      	nop
70006dbc:	f000 bc1b 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006dc0:	bf00      	nop
70006dc2:	f000 bc18 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006dc6:	bf00      	nop
      break;
70006dc8:	f000 bc15 	b.w	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
70006dcc:	4b29      	ldr	r3, [pc, #164]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70006dd0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
70006dd4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006dd6:	693b      	ldr	r3, [r7, #16]
70006dd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006ddc:	d039      	beq.n	70006e52 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
70006dde:	693b      	ldr	r3, [r7, #16]
70006de0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006de4:	d83d      	bhi.n	70006e62 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
70006de6:	693b      	ldr	r3, [r7, #16]
70006de8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006dec:	d035      	beq.n	70006e5a <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
70006dee:	693b      	ldr	r3, [r7, #16]
70006df0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006df4:	d835      	bhi.n	70006e62 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
70006df6:	693b      	ldr	r3, [r7, #16]
70006df8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006dfc:	d01f      	beq.n	70006e3e <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
70006dfe:	693b      	ldr	r3, [r7, #16]
70006e00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006e04:	d82d      	bhi.n	70006e62 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
70006e06:	693b      	ldr	r3, [r7, #16]
70006e08:	2b00      	cmp	r3, #0
70006e0a:	d004      	beq.n	70006e16 <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
70006e0c:	693b      	ldr	r3, [r7, #16]
70006e0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70006e12:	d00a      	beq.n	70006e2a <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
70006e14:	e025      	b.n	70006e62 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006e16:	4b17      	ldr	r3, [pc, #92]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006e1e:	2b00      	cmp	r3, #0
70006e20:	d021      	beq.n	70006e66 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
70006e22:	f7fd fde3 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
70006e26:	6178      	str	r0, [r7, #20]
          break;
70006e28:	e01d      	b.n	70006e66 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006e2a:	4b12      	ldr	r3, [pc, #72]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006e2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006e32:	2b00      	cmp	r3, #0
70006e34:	d019      	beq.n	70006e6a <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
70006e36:	f7fd fdef 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
70006e3a:	6178      	str	r0, [r7, #20]
          break;
70006e3c:	e015      	b.n	70006e6a <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006e3e:	4b0d      	ldr	r3, [pc, #52]	@ (70006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006e42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70006e46:	2b00      	cmp	r3, #0
70006e48:	d011      	beq.n	70006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
70006e4a:	f7fd fe55 	bl	70004af8 <HAL_RCC_GetPLL3PFreq>
70006e4e:	6178      	str	r0, [r7, #20]
          break;
70006e50:	e00d      	b.n	70006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
70006e52:	f000 fbd5 	bl	70007600 <RCC_GetCLKPFreq>
70006e56:	6178      	str	r0, [r7, #20]
          break;
70006e58:	e00a      	b.n	70006e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
70006e5a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70006e5e:	617b      	str	r3, [r7, #20]
          break;
70006e60:	e006      	b.n	70006e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
70006e62:	bf00      	nop
70006e64:	e3c7      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e66:	bf00      	nop
70006e68:	e3c5      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e6a:	bf00      	nop
70006e6c:	e3c3      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e6e:	bf00      	nop
      break;
70006e70:	e3c1      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006e72:	bf00      	nop
70006e74:	58024400 	.word	0x58024400
70006e78:	03d09000 	.word	0x03d09000
70006e7c:	003d0900 	.word	0x003d0900
70006e80:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
70006e84:	4b94      	ldr	r3, [pc, #592]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70006e88:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
70006e8c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006e8e:	693b      	ldr	r3, [r7, #16]
70006e90:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70006e94:	d049      	beq.n	70006f2a <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
70006e96:	693b      	ldr	r3, [r7, #16]
70006e98:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70006e9c:	d847      	bhi.n	70006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006e9e:	693b      	ldr	r3, [r7, #16]
70006ea0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006ea4:	d039      	beq.n	70006f1a <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
70006ea6:	693b      	ldr	r3, [r7, #16]
70006ea8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006eac:	d83f      	bhi.n	70006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006eae:	693b      	ldr	r3, [r7, #16]
70006eb0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70006eb4:	d035      	beq.n	70006f22 <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
70006eb6:	693b      	ldr	r3, [r7, #16]
70006eb8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70006ebc:	d837      	bhi.n	70006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006ebe:	693b      	ldr	r3, [r7, #16]
70006ec0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006ec4:	d01f      	beq.n	70006f06 <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
70006ec6:	693b      	ldr	r3, [r7, #16]
70006ec8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006ecc:	d82f      	bhi.n	70006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006ece:	693b      	ldr	r3, [r7, #16]
70006ed0:	2b00      	cmp	r3, #0
70006ed2:	d004      	beq.n	70006ede <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
70006ed4:	693b      	ldr	r3, [r7, #16]
70006ed6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70006eda:	d00a      	beq.n	70006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
70006edc:	e027      	b.n	70006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006ede:	4b7e      	ldr	r3, [pc, #504]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006ee6:	2b00      	cmp	r3, #0
70006ee8:	d023      	beq.n	70006f32 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
70006eea:	f7fd fd7f 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
70006eee:	6178      	str	r0, [r7, #20]
          break;
70006ef0:	e01f      	b.n	70006f32 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006ef2:	4b79      	ldr	r3, [pc, #484]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006efa:	2b00      	cmp	r3, #0
70006efc:	d01b      	beq.n	70006f36 <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
70006efe:	f7fd fd8b 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
70006f02:	6178      	str	r0, [r7, #20]
          break;
70006f04:	e017      	b.n	70006f36 <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006f06:	4b74      	ldr	r3, [pc, #464]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006f0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70006f0e:	2b00      	cmp	r3, #0
70006f10:	d013      	beq.n	70006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
70006f12:	f7fd fdf1 	bl	70004af8 <HAL_RCC_GetPLL3PFreq>
70006f16:	6178      	str	r0, [r7, #20]
          break;
70006f18:	e00f      	b.n	70006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
70006f1a:	f000 fb71 	bl	70007600 <RCC_GetCLKPFreq>
70006f1e:	6178      	str	r0, [r7, #20]
          break;
70006f20:	e00c      	b.n	70006f3c <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
70006f22:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70006f26:	617b      	str	r3, [r7, #20]
          break;
70006f28:	e008      	b.n	70006f3c <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
70006f2a:	bf00      	nop
70006f2c:	e363      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f2e:	bf00      	nop
70006f30:	e361      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f32:	bf00      	nop
70006f34:	e35f      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f36:	bf00      	nop
70006f38:	e35d      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f3a:	bf00      	nop
      break;
70006f3c:	e35b      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
70006f3e:	4b66      	ldr	r3, [pc, #408]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006f42:	f003 0304 	and.w	r3, r3, #4
70006f46:	613b      	str	r3, [r7, #16]
      if (clocksource ==
70006f48:	693b      	ldr	r3, [r7, #16]
70006f4a:	2b00      	cmp	r3, #0
70006f4c:	d10a      	bne.n	70006f64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
70006f4e:	4b62      	ldr	r3, [pc, #392]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006f52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70006f56:	2b00      	cmp	r3, #0
70006f58:	f000 834c 	beq.w	700075f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
70006f5c:	f7fd fd9e 	bl	70004a9c <HAL_RCC_GetPLL2SFreq>
70006f60:	6178      	str	r0, [r7, #20]
      break;
70006f62:	e347      	b.n	700075f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
70006f64:	4b5c      	ldr	r3, [pc, #368]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70006f6c:	2b00      	cmp	r3, #0
70006f6e:	f000 8341 	beq.w	700075f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
70006f72:	f7fd fda9 	bl	70004ac8 <HAL_RCC_GetPLL2TFreq>
70006f76:	6178      	str	r0, [r7, #20]
      break;
70006f78:	e33c      	b.n	700075f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
70006f7a:	4b57      	ldr	r3, [pc, #348]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006f7e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
70006f82:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006f84:	693b      	ldr	r3, [r7, #16]
70006f86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70006f8a:	d031      	beq.n	70006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
70006f8c:	693b      	ldr	r3, [r7, #16]
70006f8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70006f92:	d843      	bhi.n	7000701c <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
70006f94:	693b      	ldr	r3, [r7, #16]
70006f96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70006f9a:	d01f      	beq.n	70006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
70006f9c:	693b      	ldr	r3, [r7, #16]
70006f9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70006fa2:	d83b      	bhi.n	7000701c <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
70006fa4:	693b      	ldr	r3, [r7, #16]
70006fa6:	2b00      	cmp	r3, #0
70006fa8:	d004      	beq.n	70006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
70006faa:	693b      	ldr	r3, [r7, #16]
70006fac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70006fb0:	d00a      	beq.n	70006fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
70006fb2:	e033      	b.n	7000701c <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006fb4:	4b48      	ldr	r3, [pc, #288]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006fbc:	2b00      	cmp	r3, #0
70006fbe:	d02f      	beq.n	70007020 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
70006fc0:	f7fd fd14 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
70006fc4:	6178      	str	r0, [r7, #20]
          break;
70006fc6:	e02b      	b.n	70007020 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006fc8:	4b43      	ldr	r3, [pc, #268]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006fcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70006fd0:	2b00      	cmp	r3, #0
70006fd2:	d027      	beq.n	70007024 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
70006fd4:	f7fd fd4c 	bl	70004a70 <HAL_RCC_GetPLL2RFreq>
70006fd8:	6178      	str	r0, [r7, #20]
          break;
70006fda:	e023      	b.n	70007024 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006fdc:	4b3e      	ldr	r3, [pc, #248]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006fe0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006fe4:	2b00      	cmp	r3, #0
70006fe6:	d01f      	beq.n	70007028 <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
70006fe8:	f7fd fdb2 	bl	70004b50 <HAL_RCC_GetPLL3RFreq>
70006fec:	6178      	str	r0, [r7, #20]
          break;
70006fee:	e01b      	b.n	70007028 <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006ff0:	4b39      	ldr	r3, [pc, #228]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006ff2:	681b      	ldr	r3, [r3, #0]
70006ff4:	f003 0304 	and.w	r3, r3, #4
70006ff8:	2b00      	cmp	r3, #0
70006ffa:	d017      	beq.n	7000702c <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006ffc:	4b36      	ldr	r3, [pc, #216]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006ffe:	681b      	ldr	r3, [r3, #0]
70007000:	f003 0320 	and.w	r3, r3, #32
70007004:	2b00      	cmp	r3, #0
70007006:	d011      	beq.n	7000702c <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70007008:	4b33      	ldr	r3, [pc, #204]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
7000700a:	681b      	ldr	r3, [r3, #0]
7000700c:	08db      	lsrs	r3, r3, #3
7000700e:	f003 0303 	and.w	r3, r3, #3
70007012:	4a32      	ldr	r2, [pc, #200]	@ (700070dc <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
70007014:	fa22 f303 	lsr.w	r3, r2, r3
70007018:	617b      	str	r3, [r7, #20]
          break;
7000701a:	e007      	b.n	7000702c <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
7000701c:	bf00      	nop
7000701e:	e2ea      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007020:	bf00      	nop
70007022:	e2e8      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007024:	bf00      	nop
70007026:	e2e6      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007028:	bf00      	nop
7000702a:	e2e4      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000702c:	bf00      	nop
      break;
7000702e:	e2e2      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
70007030:	4b29      	ldr	r3, [pc, #164]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70007032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70007034:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70007038:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000703a:	693b      	ldr	r3, [r7, #16]
7000703c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70007040:	d039      	beq.n	700070b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
70007042:	693b      	ldr	r3, [r7, #16]
70007044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70007048:	d83d      	bhi.n	700070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
7000704a:	693b      	ldr	r3, [r7, #16]
7000704c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70007050:	d035      	beq.n	700070be <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
70007052:	693b      	ldr	r3, [r7, #16]
70007054:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70007058:	d835      	bhi.n	700070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
7000705a:	693b      	ldr	r3, [r7, #16]
7000705c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007060:	d01f      	beq.n	700070a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
70007062:	693b      	ldr	r3, [r7, #16]
70007064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007068:	d82d      	bhi.n	700070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
7000706a:	693b      	ldr	r3, [r7, #16]
7000706c:	2b00      	cmp	r3, #0
7000706e:	d004      	beq.n	7000707a <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
70007070:	693b      	ldr	r3, [r7, #16]
70007072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70007076:	d00a      	beq.n	7000708e <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
70007078:	e025      	b.n	700070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
7000707a:	4b17      	ldr	r3, [pc, #92]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
7000707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000707e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70007082:	2b00      	cmp	r3, #0
70007084:	d021      	beq.n	700070ca <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
70007086:	f7fd fcb1 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
7000708a:	6178      	str	r0, [r7, #20]
          break;
7000708c:	e01d      	b.n	700070ca <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
7000708e:	4b12      	ldr	r3, [pc, #72]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70007090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70007096:	2b00      	cmp	r3, #0
70007098:	d019      	beq.n	700070ce <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
7000709a:	f7fd fcbd 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
7000709e:	6178      	str	r0, [r7, #20]
          break;
700070a0:	e015      	b.n	700070ce <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700070a2:	4b0d      	ldr	r3, [pc, #52]	@ (700070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700070a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700070aa:	2b00      	cmp	r3, #0
700070ac:	d011      	beq.n	700070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
700070ae:	f7fd fd23 	bl	70004af8 <HAL_RCC_GetPLL3PFreq>
700070b2:	6178      	str	r0, [r7, #20]
          break;
700070b4:	e00d      	b.n	700070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
700070b6:	f000 faa3 	bl	70007600 <RCC_GetCLKPFreq>
700070ba:	6178      	str	r0, [r7, #20]
          break;
700070bc:	e00a      	b.n	700070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
700070be:	f64b 3380 	movw	r3, #48000	@ 0xbb80
700070c2:	617b      	str	r3, [r7, #20]
          break;
700070c4:	e006      	b.n	700070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
700070c6:	bf00      	nop
700070c8:	e295      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700070ca:	bf00      	nop
700070cc:	e293      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700070ce:	bf00      	nop
700070d0:	e291      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700070d2:	bf00      	nop
      break;
700070d4:	e28f      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
700070d6:	bf00      	nop
700070d8:	58024400 	.word	0x58024400
700070dc:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
700070e0:	4b92      	ldr	r3, [pc, #584]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700070e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700070e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
700070e8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700070ea:	693b      	ldr	r3, [r7, #16]
700070ec:	2b40      	cmp	r3, #64	@ 0x40
700070ee:	d033      	beq.n	70007158 <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
700070f0:	693b      	ldr	r3, [r7, #16]
700070f2:	2b40      	cmp	r3, #64	@ 0x40
700070f4:	d838      	bhi.n	70007168 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
700070f6:	693b      	ldr	r3, [r7, #16]
700070f8:	2b30      	cmp	r3, #48	@ 0x30
700070fa:	d031      	beq.n	70007160 <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
700070fc:	693b      	ldr	r3, [r7, #16]
700070fe:	2b30      	cmp	r3, #48	@ 0x30
70007100:	d832      	bhi.n	70007168 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
70007102:	693b      	ldr	r3, [r7, #16]
70007104:	2b20      	cmp	r3, #32
70007106:	d01d      	beq.n	70007144 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
70007108:	693b      	ldr	r3, [r7, #16]
7000710a:	2b20      	cmp	r3, #32
7000710c:	d82c      	bhi.n	70007168 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
7000710e:	693b      	ldr	r3, [r7, #16]
70007110:	2b00      	cmp	r3, #0
70007112:	d003      	beq.n	7000711c <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
70007114:	693b      	ldr	r3, [r7, #16]
70007116:	2b10      	cmp	r3, #16
70007118:	d00a      	beq.n	70007130 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
7000711a:	e025      	b.n	70007168 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
7000711c:	4b83      	ldr	r3, [pc, #524]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
7000711e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70007124:	2b00      	cmp	r3, #0
70007126:	d021      	beq.n	7000716c <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
70007128:	f7fd fc60 	bl	700049ec <HAL_RCC_GetPLL1QFreq>
7000712c:	6178      	str	r0, [r7, #20]
          break;
7000712e:	e01d      	b.n	7000716c <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70007130:	4b7e      	ldr	r3, [pc, #504]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70007132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007134:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70007138:	2b00      	cmp	r3, #0
7000713a:	d019      	beq.n	70007170 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
7000713c:	f7fd fc6c 	bl	70004a18 <HAL_RCC_GetPLL2PFreq>
70007140:	6178      	str	r0, [r7, #20]
          break;
70007142:	e015      	b.n	70007170 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70007144:	4b79      	ldr	r3, [pc, #484]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70007146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
7000714c:	2b00      	cmp	r3, #0
7000714e:	d011      	beq.n	70007174 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
70007150:	f7fd fcd2 	bl	70004af8 <HAL_RCC_GetPLL3PFreq>
70007154:	6178      	str	r0, [r7, #20]
          break;
70007156:	e00d      	b.n	70007174 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
70007158:	f000 fa52 	bl	70007600 <RCC_GetCLKPFreq>
7000715c:	6178      	str	r0, [r7, #20]
          break;
7000715e:	e00a      	b.n	70007176 <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
70007160:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70007164:	617b      	str	r3, [r7, #20]
          break;
70007166:	e006      	b.n	70007176 <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
70007168:	bf00      	nop
7000716a:	e244      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000716c:	bf00      	nop
7000716e:	e242      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007170:	bf00      	nop
70007172:	e240      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007174:	bf00      	nop
      break;
70007176:	e23e      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
70007178:	4b6c      	ldr	r3, [pc, #432]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
7000717a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000717c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70007180:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70007182:	693b      	ldr	r3, [r7, #16]
70007184:	2b50      	cmp	r3, #80	@ 0x50
70007186:	d052      	beq.n	7000722e <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
70007188:	693b      	ldr	r3, [r7, #16]
7000718a:	2b50      	cmp	r3, #80	@ 0x50
7000718c:	d858      	bhi.n	70007240 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
7000718e:	693b      	ldr	r3, [r7, #16]
70007190:	2b40      	cmp	r3, #64	@ 0x40
70007192:	d043      	beq.n	7000721c <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
70007194:	693b      	ldr	r3, [r7, #16]
70007196:	2b40      	cmp	r3, #64	@ 0x40
70007198:	d852      	bhi.n	70007240 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
7000719a:	693b      	ldr	r3, [r7, #16]
7000719c:	2b30      	cmp	r3, #48	@ 0x30
7000719e:	d027      	beq.n	700071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
700071a0:	693b      	ldr	r3, [r7, #16]
700071a2:	2b30      	cmp	r3, #48	@ 0x30
700071a4:	d84c      	bhi.n	70007240 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
700071a6:	693b      	ldr	r3, [r7, #16]
700071a8:	2b20      	cmp	r3, #32
700071aa:	d017      	beq.n	700071dc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
700071ac:	693b      	ldr	r3, [r7, #16]
700071ae:	2b20      	cmp	r3, #32
700071b0:	d846      	bhi.n	70007240 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
700071b2:	693b      	ldr	r3, [r7, #16]
700071b4:	2b00      	cmp	r3, #0
700071b6:	d003      	beq.n	700071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
700071b8:	693b      	ldr	r3, [r7, #16]
700071ba:	2b10      	cmp	r3, #16
700071bc:	d004      	beq.n	700071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
700071be:	e03f      	b.n	70007240 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
700071c0:	f7fd fbdc 	bl	7000497c <HAL_RCC_GetPCLK2Freq>
700071c4:	6178      	str	r0, [r7, #20]
          break;
700071c6:	e046      	b.n	70007256 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700071c8:	4b58      	ldr	r3, [pc, #352]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700071ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700071cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700071d0:	2b00      	cmp	r3, #0
700071d2:	d037      	beq.n	70007244 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
700071d4:	f7fd fc36 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
700071d8:	6178      	str	r0, [r7, #20]
          break;
700071da:	e033      	b.n	70007244 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700071dc:	4b53      	ldr	r3, [pc, #332]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700071de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700071e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
700071e4:	2b00      	cmp	r3, #0
700071e6:	d02f      	beq.n	70007248 <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
700071e8:	f7fd fc9c 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
700071ec:	6178      	str	r0, [r7, #20]
          break;
700071ee:	e02b      	b.n	70007248 <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700071f0:	4b4e      	ldr	r3, [pc, #312]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700071f2:	681b      	ldr	r3, [r3, #0]
700071f4:	f003 0304 	and.w	r3, r3, #4
700071f8:	2b00      	cmp	r3, #0
700071fa:	d027      	beq.n	7000724c <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700071fc:	4b4b      	ldr	r3, [pc, #300]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700071fe:	681b      	ldr	r3, [r3, #0]
70007200:	f003 0320 	and.w	r3, r3, #32
70007204:	2b00      	cmp	r3, #0
70007206:	d021      	beq.n	7000724c <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70007208:	4b48      	ldr	r3, [pc, #288]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
7000720a:	681b      	ldr	r3, [r3, #0]
7000720c:	08db      	lsrs	r3, r3, #3
7000720e:	f003 0303 	and.w	r3, r3, #3
70007212:	4a47      	ldr	r2, [pc, #284]	@ (70007330 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
70007214:	fa22 f303 	lsr.w	r3, r2, r3
70007218:	617b      	str	r3, [r7, #20]
          break;
7000721a:	e017      	b.n	7000724c <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
7000721c:	4b43      	ldr	r3, [pc, #268]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
7000721e:	681b      	ldr	r3, [r3, #0]
70007220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70007224:	2b00      	cmp	r3, #0
70007226:	d013      	beq.n	70007250 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
70007228:	4b42      	ldr	r3, [pc, #264]	@ (70007334 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
7000722a:	617b      	str	r3, [r7, #20]
          break;
7000722c:	e010      	b.n	70007250 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000722e:	4b3f      	ldr	r3, [pc, #252]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70007230:	681b      	ldr	r3, [r3, #0]
70007232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70007236:	2b00      	cmp	r3, #0
70007238:	d00c      	beq.n	70007254 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
7000723a:	4b3f      	ldr	r3, [pc, #252]	@ (70007338 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
7000723c:	617b      	str	r3, [r7, #20]
          break;
7000723e:	e009      	b.n	70007254 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
70007240:	bf00      	nop
70007242:	e1d8      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007244:	bf00      	nop
70007246:	e1d6      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007248:	bf00      	nop
7000724a:	e1d4      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000724c:	bf00      	nop
7000724e:	e1d2      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007250:	bf00      	nop
70007252:	e1d0      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007254:	bf00      	nop
      break;
70007256:	e1ce      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
70007258:	4b34      	ldr	r3, [pc, #208]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
7000725a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
7000725c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70007260:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70007262:	693b      	ldr	r3, [r7, #16]
70007264:	2b50      	cmp	r3, #80	@ 0x50
70007266:	d052      	beq.n	7000730e <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
70007268:	693b      	ldr	r3, [r7, #16]
7000726a:	2b50      	cmp	r3, #80	@ 0x50
7000726c:	d858      	bhi.n	70007320 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
7000726e:	693b      	ldr	r3, [r7, #16]
70007270:	2b40      	cmp	r3, #64	@ 0x40
70007272:	d043      	beq.n	700072fc <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
70007274:	693b      	ldr	r3, [r7, #16]
70007276:	2b40      	cmp	r3, #64	@ 0x40
70007278:	d852      	bhi.n	70007320 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
7000727a:	693b      	ldr	r3, [r7, #16]
7000727c:	2b30      	cmp	r3, #48	@ 0x30
7000727e:	d027      	beq.n	700072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
70007280:	693b      	ldr	r3, [r7, #16]
70007282:	2b30      	cmp	r3, #48	@ 0x30
70007284:	d84c      	bhi.n	70007320 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
70007286:	693b      	ldr	r3, [r7, #16]
70007288:	2b20      	cmp	r3, #32
7000728a:	d017      	beq.n	700072bc <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
7000728c:	693b      	ldr	r3, [r7, #16]
7000728e:	2b20      	cmp	r3, #32
70007290:	d846      	bhi.n	70007320 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
70007292:	693b      	ldr	r3, [r7, #16]
70007294:	2b00      	cmp	r3, #0
70007296:	d003      	beq.n	700072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
70007298:	693b      	ldr	r3, [r7, #16]
7000729a:	2b10      	cmp	r3, #16
7000729c:	d004      	beq.n	700072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
7000729e:	e03f      	b.n	70007320 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
700072a0:	f7fd fb88 	bl	700049b4 <HAL_RCC_GetPCLK4Freq>
700072a4:	6178      	str	r0, [r7, #20]
          break;
700072a6:	e04e      	b.n	70007346 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700072a8:	4b20      	ldr	r3, [pc, #128]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700072aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700072ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700072b0:	2b00      	cmp	r3, #0
700072b2:	d037      	beq.n	70007324 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
700072b4:	f7fd fbc6 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
700072b8:	6178      	str	r0, [r7, #20]
          break;
700072ba:	e033      	b.n	70007324 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700072bc:	4b1b      	ldr	r3, [pc, #108]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700072be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700072c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
700072c4:	2b00      	cmp	r3, #0
700072c6:	d02f      	beq.n	70007328 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
700072c8:	f7fd fc2c 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
700072cc:	6178      	str	r0, [r7, #20]
          break;
700072ce:	e02b      	b.n	70007328 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700072d0:	4b16      	ldr	r3, [pc, #88]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700072d2:	681b      	ldr	r3, [r3, #0]
700072d4:	f003 0304 	and.w	r3, r3, #4
700072d8:	2b00      	cmp	r3, #0
700072da:	d02f      	beq.n	7000733c <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700072dc:	4b13      	ldr	r3, [pc, #76]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700072de:	681b      	ldr	r3, [r3, #0]
700072e0:	f003 0320 	and.w	r3, r3, #32
700072e4:	2b00      	cmp	r3, #0
700072e6:	d029      	beq.n	7000733c <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700072e8:	4b10      	ldr	r3, [pc, #64]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700072ea:	681b      	ldr	r3, [r3, #0]
700072ec:	08db      	lsrs	r3, r3, #3
700072ee:	f003 0303 	and.w	r3, r3, #3
700072f2:	4a0f      	ldr	r2, [pc, #60]	@ (70007330 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
700072f4:	fa22 f303 	lsr.w	r3, r2, r3
700072f8:	617b      	str	r3, [r7, #20]
          break;
700072fa:	e01f      	b.n	7000733c <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700072fc:	4b0b      	ldr	r3, [pc, #44]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
700072fe:	681b      	ldr	r3, [r3, #0]
70007300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70007304:	2b00      	cmp	r3, #0
70007306:	d01b      	beq.n	70007340 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
70007308:	4b0a      	ldr	r3, [pc, #40]	@ (70007334 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
7000730a:	617b      	str	r3, [r7, #20]
          break;
7000730c:	e018      	b.n	70007340 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000730e:	4b07      	ldr	r3, [pc, #28]	@ (7000732c <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70007310:	681b      	ldr	r3, [r3, #0]
70007312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70007316:	2b00      	cmp	r3, #0
70007318:	d014      	beq.n	70007344 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
7000731a:	4b07      	ldr	r3, [pc, #28]	@ (70007338 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
7000731c:	617b      	str	r3, [r7, #20]
          break;
7000731e:	e011      	b.n	70007344 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
70007320:	bf00      	nop
70007322:	e168      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007324:	bf00      	nop
70007326:	e166      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007328:	bf00      	nop
7000732a:	e164      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
7000732c:	58024400 	.word	0x58024400
70007330:	03d09000 	.word	0x03d09000
70007334:	003d0900 	.word	0x003d0900
70007338:	016e3600 	.word	0x016e3600
          break;
7000733c:	bf00      	nop
7000733e:	e15a      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007340:	bf00      	nop
70007342:	e158      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007344:	bf00      	nop
      break;
70007346:	e156      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
70007348:	4b9e      	ldr	r3, [pc, #632]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000734a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000734c:	f003 0307 	and.w	r3, r3, #7
70007350:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70007352:	693b      	ldr	r3, [r7, #16]
70007354:	2b05      	cmp	r3, #5
70007356:	d850      	bhi.n	700073fa <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
70007358:	a201      	add	r2, pc, #4	@ (adr r2, 70007360 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
7000735a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000735e:	bf00      	nop
70007360:	70007379 	.word	0x70007379
70007364:	70007381 	.word	0x70007381
70007368:	70007395 	.word	0x70007395
7000736c:	700073a9 	.word	0x700073a9
70007370:	700073d5 	.word	0x700073d5
70007374:	700073e7 	.word	0x700073e7
          frequency = HAL_RCC_GetPCLK2Freq();
70007378:	f7fd fb00 	bl	7000497c <HAL_RCC_GetPCLK2Freq>
7000737c:	6178      	str	r0, [r7, #20]
          break;
7000737e:	e047      	b.n	70007410 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70007380:	4b90      	ldr	r3, [pc, #576]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70007388:	2b00      	cmp	r3, #0
7000738a:	d038      	beq.n	700073fe <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
7000738c:	f7fd fb5a 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
70007390:	6178      	str	r0, [r7, #20]
          break;
70007392:	e034      	b.n	700073fe <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70007394:	4b8b      	ldr	r3, [pc, #556]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
7000739c:	2b00      	cmp	r3, #0
7000739e:	d030      	beq.n	70007402 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
700073a0:	f7fd fbc0 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
700073a4:	6178      	str	r0, [r7, #20]
          break;
700073a6:	e02c      	b.n	70007402 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700073a8:	4b86      	ldr	r3, [pc, #536]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700073aa:	681b      	ldr	r3, [r3, #0]
700073ac:	f003 0304 	and.w	r3, r3, #4
700073b0:	2b00      	cmp	r3, #0
700073b2:	d028      	beq.n	70007406 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700073b4:	4b83      	ldr	r3, [pc, #524]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700073b6:	681b      	ldr	r3, [r3, #0]
700073b8:	f003 0320 	and.w	r3, r3, #32
700073bc:	2b00      	cmp	r3, #0
700073be:	d022      	beq.n	70007406 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700073c0:	4b80      	ldr	r3, [pc, #512]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700073c2:	681b      	ldr	r3, [r3, #0]
700073c4:	08db      	lsrs	r3, r3, #3
700073c6:	f003 0303 	and.w	r3, r3, #3
700073ca:	4a7f      	ldr	r2, [pc, #508]	@ (700075c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
700073cc:	fa22 f303 	lsr.w	r3, r2, r3
700073d0:	617b      	str	r3, [r7, #20]
          break;
700073d2:	e018      	b.n	70007406 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700073d4:	4b7b      	ldr	r3, [pc, #492]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700073d6:	681b      	ldr	r3, [r3, #0]
700073d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700073dc:	2b00      	cmp	r3, #0
700073de:	d014      	beq.n	7000740a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
700073e0:	4b7a      	ldr	r3, [pc, #488]	@ (700075cc <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
700073e2:	617b      	str	r3, [r7, #20]
          break;
700073e4:	e011      	b.n	7000740a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700073e6:	4b77      	ldr	r3, [pc, #476]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700073e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700073ea:	f003 0302 	and.w	r3, r3, #2
700073ee:	2b00      	cmp	r3, #0
700073f0:	d00d      	beq.n	7000740e <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
700073f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700073f6:	617b      	str	r3, [r7, #20]
          break;
700073f8:	e009      	b.n	7000740e <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
700073fa:	bf00      	nop
700073fc:	e0fb      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700073fe:	bf00      	nop
70007400:	e0f9      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007402:	bf00      	nop
70007404:	e0f7      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007406:	bf00      	nop
70007408:	e0f5      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000740a:	bf00      	nop
7000740c:	e0f3      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000740e:	bf00      	nop
      break;
70007410:	e0f1      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
70007412:	4b6c      	ldr	r3, [pc, #432]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007414:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70007416:	f003 0307 	and.w	r3, r3, #7
7000741a:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000741c:	693b      	ldr	r3, [r7, #16]
7000741e:	2b05      	cmp	r3, #5
70007420:	d84f      	bhi.n	700074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
70007422:	a201      	add	r2, pc, #4	@ (adr r2, 70007428 <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
70007424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007428:	70007441 	.word	0x70007441
7000742c:	70007449 	.word	0x70007449
70007430:	7000745d 	.word	0x7000745d
70007434:	70007471 	.word	0x70007471
70007438:	7000749d 	.word	0x7000749d
7000743c:	700074af 	.word	0x700074af
          frequency = HAL_RCC_GetPCLK1Freq();
70007440:	f7fd fa80 	bl	70004944 <HAL_RCC_GetPCLK1Freq>
70007444:	6178      	str	r0, [r7, #20]
          break;
70007446:	e047      	b.n	700074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70007448:	4b5e      	ldr	r3, [pc, #376]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000744a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000744c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70007450:	2b00      	cmp	r3, #0
70007452:	d038      	beq.n	700074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
70007454:	f7fd faf6 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
70007458:	6178      	str	r0, [r7, #20]
          break;
7000745a:	e034      	b.n	700074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
7000745c:	4b59      	ldr	r3, [pc, #356]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000745e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70007464:	2b00      	cmp	r3, #0
70007466:	d030      	beq.n	700074ca <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
70007468:	f7fd fb5c 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
7000746c:	6178      	str	r0, [r7, #20]
          break;
7000746e:	e02c      	b.n	700074ca <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70007470:	4b54      	ldr	r3, [pc, #336]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007472:	681b      	ldr	r3, [r3, #0]
70007474:	f003 0304 	and.w	r3, r3, #4
70007478:	2b00      	cmp	r3, #0
7000747a:	d028      	beq.n	700074ce <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000747c:	4b51      	ldr	r3, [pc, #324]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000747e:	681b      	ldr	r3, [r3, #0]
70007480:	f003 0320 	and.w	r3, r3, #32
70007484:	2b00      	cmp	r3, #0
70007486:	d022      	beq.n	700074ce <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70007488:	4b4e      	ldr	r3, [pc, #312]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000748a:	681b      	ldr	r3, [r3, #0]
7000748c:	08db      	lsrs	r3, r3, #3
7000748e:	f003 0303 	and.w	r3, r3, #3
70007492:	4a4d      	ldr	r2, [pc, #308]	@ (700075c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
70007494:	fa22 f303 	lsr.w	r3, r2, r3
70007498:	617b      	str	r3, [r7, #20]
          break;
7000749a:	e018      	b.n	700074ce <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
7000749c:	4b49      	ldr	r3, [pc, #292]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000749e:	681b      	ldr	r3, [r3, #0]
700074a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700074a4:	2b00      	cmp	r3, #0
700074a6:	d014      	beq.n	700074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
700074a8:	4b48      	ldr	r3, [pc, #288]	@ (700075cc <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
700074aa:	617b      	str	r3, [r7, #20]
          break;
700074ac:	e011      	b.n	700074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700074ae:	4b45      	ldr	r3, [pc, #276]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700074b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700074b2:	f003 0302 	and.w	r3, r3, #2
700074b6:	2b00      	cmp	r3, #0
700074b8:	d00d      	beq.n	700074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
700074ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700074be:	617b      	str	r3, [r7, #20]
          break;
700074c0:	e009      	b.n	700074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
700074c2:	bf00      	nop
700074c4:	e097      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700074c6:	bf00      	nop
700074c8:	e095      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700074ca:	bf00      	nop
700074cc:	e093      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700074ce:	bf00      	nop
700074d0:	e091      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700074d2:	bf00      	nop
700074d4:	e08f      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700074d6:	bf00      	nop
      break;
700074d8:	e08d      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
700074da:	4b3a      	ldr	r3, [pc, #232]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700074dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700074de:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
700074e2:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700074e4:	693b      	ldr	r3, [r7, #16]
700074e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700074ea:	d01d      	beq.n	70007528 <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
700074ec:	693b      	ldr	r3, [r7, #16]
700074ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700074f2:	d823      	bhi.n	7000753c <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
700074f4:	693b      	ldr	r3, [r7, #16]
700074f6:	2b00      	cmp	r3, #0
700074f8:	d004      	beq.n	70007504 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
700074fa:	693b      	ldr	r3, [r7, #16]
700074fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70007500:	d009      	beq.n	70007516 <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
70007502:	e01b      	b.n	7000753c <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70007504:	4b2f      	ldr	r3, [pc, #188]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007506:	681b      	ldr	r3, [r3, #0]
70007508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000750c:	2b00      	cmp	r3, #0
7000750e:	d017      	beq.n	70007540 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
70007510:	4b2f      	ldr	r3, [pc, #188]	@ (700075d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
70007512:	617b      	str	r3, [r7, #20]
          break;
70007514:	e014      	b.n	70007540 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70007516:	4b2b      	ldr	r3, [pc, #172]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007518:	681b      	ldr	r3, [r3, #0]
7000751a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000751e:	2b00      	cmp	r3, #0
70007520:	d010      	beq.n	70007544 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
70007522:	4b2c      	ldr	r3, [pc, #176]	@ (700075d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
70007524:	617b      	str	r3, [r7, #20]
          break;
70007526:	e00d      	b.n	70007544 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70007528:	4b26      	ldr	r3, [pc, #152]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000752a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000752c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70007530:	2b00      	cmp	r3, #0
70007532:	d009      	beq.n	70007548 <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
70007534:	f7fd faf6 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
70007538:	6178      	str	r0, [r7, #20]
          break;
7000753a:	e005      	b.n	70007548 <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
7000753c:	bf00      	nop
7000753e:	e05a      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007540:	bf00      	nop
70007542:	e058      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007544:	bf00      	nop
70007546:	e056      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70007548:	bf00      	nop
      break;
7000754a:	e054      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
7000754c:	4b1d      	ldr	r3, [pc, #116]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000754e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70007550:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
70007554:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70007556:	693b      	ldr	r3, [r7, #16]
70007558:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
7000755c:	d02f      	beq.n	700075be <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
7000755e:	693b      	ldr	r3, [r7, #16]
70007560:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70007564:	d83a      	bhi.n	700075dc <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
70007566:	693b      	ldr	r3, [r7, #16]
70007568:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
7000756c:	d01e      	beq.n	700075ac <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
7000756e:	693b      	ldr	r3, [r7, #16]
70007570:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70007574:	d832      	bhi.n	700075dc <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
70007576:	693b      	ldr	r3, [r7, #16]
70007578:	2b00      	cmp	r3, #0
7000757a:	d004      	beq.n	70007586 <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
7000757c:	693b      	ldr	r3, [r7, #16]
7000757e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70007582:	d009      	beq.n	70007598 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
70007584:	e02a      	b.n	700075dc <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70007586:	4b0f      	ldr	r3, [pc, #60]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70007588:	681b      	ldr	r3, [r3, #0]
7000758a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000758e:	2b00      	cmp	r3, #0
70007590:	d026      	beq.n	700075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
70007592:	4b11      	ldr	r3, [pc, #68]	@ (700075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
70007594:	617b      	str	r3, [r7, #20]
          break;
70007596:	e023      	b.n	700075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70007598:	4b0a      	ldr	r3, [pc, #40]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
7000759a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000759c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
700075a0:	2b00      	cmp	r3, #0
700075a2:	d01f      	beq.n	700075e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
700075a4:	f7fd fabe 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
700075a8:	6178      	str	r0, [r7, #20]
          break;
700075aa:	e01b      	b.n	700075e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
700075ac:	4b05      	ldr	r3, [pc, #20]	@ (700075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
700075ae:	681b      	ldr	r3, [r3, #0]
700075b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700075b4:	2b00      	cmp	r3, #0
700075b6:	d017      	beq.n	700075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
700075b8:	4b05      	ldr	r3, [pc, #20]	@ (700075d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
700075ba:	617b      	str	r3, [r7, #20]
          break;
700075bc:	e014      	b.n	700075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
700075be:	bf00      	nop
700075c0:	e019      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
700075c2:	bf00      	nop
700075c4:	58024400 	.word	0x58024400
700075c8:	03d09000 	.word	0x03d09000
700075cc:	003d0900 	.word	0x003d0900
700075d0:	016e3600 	.word	0x016e3600
700075d4:	00b71b00 	.word	0x00b71b00
700075d8:	02dc6c00 	.word	0x02dc6c00
          break;
700075dc:	bf00      	nop
700075de:	e00a      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700075e0:	bf00      	nop
700075e2:	e008      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700075e4:	bf00      	nop
700075e6:	e006      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700075e8:	bf00      	nop
      break;
700075ea:	e004      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
700075ec:	bf00      	nop
700075ee:	e002      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
700075f0:	bf00      	nop
700075f2:	e000      	b.n	700075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
700075f4:	bf00      	nop
  }

  return frequency;
700075f6:	697b      	ldr	r3, [r7, #20]
}
700075f8:	4618      	mov	r0, r3
700075fa:	3718      	adds	r7, #24
700075fc:	46bd      	mov	sp, r7
700075fe:	bd80      	pop	{r7, pc}

70007600 <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
70007600:	b480      	push	{r7}
70007602:	b083      	sub	sp, #12
70007604:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
70007606:	2300      	movs	r3, #0
70007608:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
7000760a:	4b1f      	ldr	r3, [pc, #124]	@ (70007688 <RCC_GetCLKPFreq+0x88>)
7000760c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000760e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
70007612:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
70007614:	683b      	ldr	r3, [r7, #0]
70007616:	2b00      	cmp	r3, #0
70007618:	d115      	bne.n	70007646 <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
7000761a:	4b1b      	ldr	r3, [pc, #108]	@ (70007688 <RCC_GetCLKPFreq+0x88>)
7000761c:	681b      	ldr	r3, [r3, #0]
7000761e:	f003 0304 	and.w	r3, r3, #4
70007622:	2b00      	cmp	r3, #0
70007624:	d028      	beq.n	70007678 <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70007626:	4b18      	ldr	r3, [pc, #96]	@ (70007688 <RCC_GetCLKPFreq+0x88>)
70007628:	681b      	ldr	r3, [r3, #0]
7000762a:	f003 0320 	and.w	r3, r3, #32
7000762e:	2b00      	cmp	r3, #0
70007630:	d022      	beq.n	70007678 <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70007632:	4b15      	ldr	r3, [pc, #84]	@ (70007688 <RCC_GetCLKPFreq+0x88>)
70007634:	681b      	ldr	r3, [r3, #0]
70007636:	08db      	lsrs	r3, r3, #3
70007638:	f003 0303 	and.w	r3, r3, #3
7000763c:	4a13      	ldr	r2, [pc, #76]	@ (7000768c <RCC_GetCLKPFreq+0x8c>)
7000763e:	fa22 f303 	lsr.w	r3, r2, r3
70007642:	607b      	str	r3, [r7, #4]
70007644:	e018      	b.n	70007678 <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
70007646:	683b      	ldr	r3, [r7, #0]
70007648:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
7000764c:	d108      	bne.n	70007660 <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
7000764e:	4b0e      	ldr	r3, [pc, #56]	@ (70007688 <RCC_GetCLKPFreq+0x88>)
70007650:	681b      	ldr	r3, [r3, #0]
70007652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70007656:	2b00      	cmp	r3, #0
70007658:	d00e      	beq.n	70007678 <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
7000765a:	4b0d      	ldr	r3, [pc, #52]	@ (70007690 <RCC_GetCLKPFreq+0x90>)
7000765c:	607b      	str	r3, [r7, #4]
7000765e:	e00b      	b.n	70007678 <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
70007660:	683b      	ldr	r3, [r7, #0]
70007662:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70007666:	d107      	bne.n	70007678 <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70007668:	4b07      	ldr	r3, [pc, #28]	@ (70007688 <RCC_GetCLKPFreq+0x88>)
7000766a:	681b      	ldr	r3, [r3, #0]
7000766c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70007670:	2b00      	cmp	r3, #0
70007672:	d001      	beq.n	70007678 <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
70007674:	4b07      	ldr	r3, [pc, #28]	@ (70007694 <RCC_GetCLKPFreq+0x94>)
70007676:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
70007678:	687b      	ldr	r3, [r7, #4]
}
7000767a:	4618      	mov	r0, r3
7000767c:	370c      	adds	r7, #12
7000767e:	46bd      	mov	sp, r7
70007680:	f85d 7b04 	ldr.w	r7, [sp], #4
70007684:	4770      	bx	lr
70007686:	bf00      	nop
70007688:	58024400 	.word	0x58024400
7000768c:	03d09000 	.word	0x03d09000
70007690:	003d0900 	.word	0x003d0900
70007694:	016e3600 	.word	0x016e3600

70007698 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
70007698:	b580      	push	{r7, lr}
7000769a:	b08a      	sub	sp, #40	@ 0x28
7000769c:	af00      	add	r7, sp, #0
7000769e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
700076a0:	687b      	ldr	r3, [r7, #4]
700076a2:	2b00      	cmp	r3, #0
700076a4:	d101      	bne.n	700076aa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
700076a6:	2301      	movs	r3, #1
700076a8:	e075      	b.n	70007796 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
700076aa:	687b      	ldr	r3, [r7, #4]
700076ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
700076b0:	b2db      	uxtb	r3, r3
700076b2:	2b00      	cmp	r3, #0
700076b4:	d105      	bne.n	700076c2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
700076b6:	687b      	ldr	r3, [r7, #4]
700076b8:	2200      	movs	r2, #0
700076ba:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
700076bc:	6878      	ldr	r0, [r7, #4]
700076be:	f7fa f8b3 	bl	70001828 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
700076c2:	687b      	ldr	r3, [r7, #4]
700076c4:	2204      	movs	r2, #4
700076c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
700076ca:	6878      	ldr	r0, [r7, #4]
700076cc:	f000 f868 	bl	700077a0 <HAL_SD_InitCard>
700076d0:	4603      	mov	r3, r0
700076d2:	2b00      	cmp	r3, #0
700076d4:	d001      	beq.n	700076da <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
700076d6:	2301      	movs	r3, #1
700076d8:	e05d      	b.n	70007796 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
700076da:	f107 0308 	add.w	r3, r7, #8
700076de:	4619      	mov	r1, r3
700076e0:	6878      	ldr	r0, [r7, #4]
700076e2:	f000 fa9b 	bl	70007c1c <HAL_SD_GetCardStatus>
700076e6:	4603      	mov	r3, r0
700076e8:	2b00      	cmp	r3, #0
700076ea:	d001      	beq.n	700076f0 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
700076ec:	2301      	movs	r3, #1
700076ee:	e052      	b.n	70007796 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
700076f0:	7e3b      	ldrb	r3, [r7, #24]
700076f2:	b2db      	uxtb	r3, r3
700076f4:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
700076f6:	7e7b      	ldrb	r3, [r7, #25]
700076f8:	b2db      	uxtb	r3, r3
700076fa:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
700076fc:	687b      	ldr	r3, [r7, #4]
700076fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007700:	2b01      	cmp	r3, #1
70007702:	d10a      	bne.n	7000771a <HAL_SD_Init+0x82>
70007704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70007706:	2b00      	cmp	r3, #0
70007708:	d102      	bne.n	70007710 <HAL_SD_Init+0x78>
7000770a:	6a3b      	ldr	r3, [r7, #32]
7000770c:	2b00      	cmp	r3, #0
7000770e:	d004      	beq.n	7000771a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
70007710:	687b      	ldr	r3, [r7, #4]
70007712:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007716:	659a      	str	r2, [r3, #88]	@ 0x58
70007718:	e00b      	b.n	70007732 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
7000771a:	687b      	ldr	r3, [r7, #4]
7000771c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000771e:	2b01      	cmp	r3, #1
70007720:	d104      	bne.n	7000772c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
70007722:	687b      	ldr	r3, [r7, #4]
70007724:	f44f 7280 	mov.w	r2, #256	@ 0x100
70007728:	659a      	str	r2, [r3, #88]	@ 0x58
7000772a:	e002      	b.n	70007732 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
7000772c:	687b      	ldr	r3, [r7, #4]
7000772e:	2200      	movs	r2, #0
70007730:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
70007732:	687b      	ldr	r3, [r7, #4]
70007734:	68db      	ldr	r3, [r3, #12]
70007736:	4619      	mov	r1, r3
70007738:	6878      	ldr	r0, [r7, #4]
7000773a:	f000 fb2d 	bl	70007d98 <HAL_SD_ConfigWideBusOperation>
7000773e:	4603      	mov	r3, r0
70007740:	2b00      	cmp	r3, #0
70007742:	d001      	beq.n	70007748 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
70007744:	2301      	movs	r3, #1
70007746:	e026      	b.n	70007796 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
70007748:	f7fb f996 	bl	70002a78 <HAL_GetTick>
7000774c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
7000774e:	e011      	b.n	70007774 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
70007750:	f7fb f992 	bl	70002a78 <HAL_GetTick>
70007754:	4602      	mov	r2, r0
70007756:	69fb      	ldr	r3, [r7, #28]
70007758:	1ad3      	subs	r3, r2, r3
7000775a:	f1b3 3fff 	cmp.w	r3, #4294967295
7000775e:	d109      	bne.n	70007774 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
70007760:	687b      	ldr	r3, [r7, #4]
70007762:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
70007766:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
70007768:	687b      	ldr	r3, [r7, #4]
7000776a:	2201      	movs	r2, #1
7000776c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
70007770:	2303      	movs	r3, #3
70007772:	e010      	b.n	70007796 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
70007774:	6878      	ldr	r0, [r7, #4]
70007776:	f000 fc1f 	bl	70007fb8 <HAL_SD_GetCardState>
7000777a:	4603      	mov	r3, r0
7000777c:	2b04      	cmp	r3, #4
7000777e:	d1e7      	bne.n	70007750 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
70007780:	687b      	ldr	r3, [r7, #4]
70007782:	2200      	movs	r2, #0
70007784:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
70007786:	687b      	ldr	r3, [r7, #4]
70007788:	2200      	movs	r2, #0
7000778a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
7000778c:	687b      	ldr	r3, [r7, #4]
7000778e:	2201      	movs	r2, #1
70007790:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
70007794:	2300      	movs	r3, #0
}
70007796:	4618      	mov	r0, r3
70007798:	3728      	adds	r7, #40	@ 0x28
7000779a:	46bd      	mov	sp, r7
7000779c:	bd80      	pop	{r7, pc}
	...

700077a0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
700077a0:	b590      	push	{r4, r7, lr}
700077a2:	b08d      	sub	sp, #52	@ 0x34
700077a4:	af02      	add	r7, sp, #8
700077a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
700077a8:	2300      	movs	r3, #0
700077aa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
700077ac:	2300      	movs	r3, #0
700077ae:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
700077b0:	2300      	movs	r3, #0
700077b2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
700077b4:	2300      	movs	r3, #0
700077b6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC12);
700077b8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
700077bc:	f7fe fbe0 	bl	70005f80 <HAL_RCCEx_GetPeriphCLKFreq>
700077c0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
700077c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700077c4:	2b00      	cmp	r3, #0
700077c6:	d109      	bne.n	700077dc <HAL_SD_InitCard+0x3c>
  {
    hsd->State = HAL_SD_STATE_READY;
700077c8:	687b      	ldr	r3, [r7, #4]
700077ca:	2201      	movs	r2, #1
700077cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
700077d0:	687b      	ldr	r3, [r7, #4]
700077d2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
700077d6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
700077d8:	2301      	movs	r3, #1
700077da:	e070      	b.n	700078be <HAL_SD_InitCard+0x11e>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
700077dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700077de:	0a1b      	lsrs	r3, r3, #8
700077e0:	4a39      	ldr	r2, [pc, #228]	@ (700078c8 <HAL_SD_InitCard+0x128>)
700077e2:	fba2 2303 	umull	r2, r3, r2, r3
700077e6:	091b      	lsrs	r3, r3, #4
700077e8:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
700077ea:	687b      	ldr	r3, [r7, #4]
700077ec:	681c      	ldr	r4, [r3, #0]
700077ee:	466a      	mov	r2, sp
700077f0:	f107 0318 	add.w	r3, r7, #24
700077f4:	e893 0003 	ldmia.w	r3, {r0, r1}
700077f8:	e882 0003 	stmia.w	r2, {r0, r1}
700077fc:	f107 030c 	add.w	r3, r7, #12
70007800:	cb0e      	ldmia	r3, {r1, r2, r3}
70007802:	4620      	mov	r0, r4
70007804:	f002 ff04 	bl	7000a610 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
70007808:	687b      	ldr	r3, [r7, #4]
7000780a:	681b      	ldr	r3, [r3, #0]
7000780c:	4618      	mov	r0, r3
7000780e:	f002 ff36 	bl	7000a67e <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
70007812:	69fb      	ldr	r3, [r7, #28]
70007814:	2b00      	cmp	r3, #0
70007816:	d005      	beq.n	70007824 <HAL_SD_InitCard+0x84>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
70007818:	69fb      	ldr	r3, [r7, #28]
7000781a:	005b      	lsls	r3, r3, #1
7000781c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000781e:	fbb2 f3f3 	udiv	r3, r2, r3
70007822:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
70007824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70007826:	2b00      	cmp	r3, #0
70007828:	d007      	beq.n	7000783a <HAL_SD_InitCard+0x9a>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
7000782a:	4a28      	ldr	r2, [pc, #160]	@ (700078cc <HAL_SD_InitCard+0x12c>)
7000782c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000782e:	fbb2 f3f3 	udiv	r3, r2, r3
70007832:	3301      	adds	r3, #1
70007834:	4618      	mov	r0, r3
70007836:	f7fb f92b 	bl	70002a90 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
7000783a:	6878      	ldr	r0, [r7, #4]
7000783c:	f000 fcaa 	bl	70008194 <SD_PowerON>
70007840:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007842:	6a3b      	ldr	r3, [r7, #32]
70007844:	2b00      	cmp	r3, #0
70007846:	d00b      	beq.n	70007860 <HAL_SD_InitCard+0xc0>
  {
    hsd->State = HAL_SD_STATE_READY;
70007848:	687b      	ldr	r3, [r7, #4]
7000784a:	2201      	movs	r2, #1
7000784c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
70007850:	687b      	ldr	r3, [r7, #4]
70007852:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007854:	6a3b      	ldr	r3, [r7, #32]
70007856:	431a      	orrs	r2, r3
70007858:	687b      	ldr	r3, [r7, #4]
7000785a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
7000785c:	2301      	movs	r3, #1
7000785e:	e02e      	b.n	700078be <HAL_SD_InitCard+0x11e>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
70007860:	6878      	ldr	r0, [r7, #4]
70007862:	f000 fbc9 	bl	70007ff8 <SD_InitCard>
70007866:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007868:	6a3b      	ldr	r3, [r7, #32]
7000786a:	2b00      	cmp	r3, #0
7000786c:	d00b      	beq.n	70007886 <HAL_SD_InitCard+0xe6>
  {
    hsd->State = HAL_SD_STATE_READY;
7000786e:	687b      	ldr	r3, [r7, #4]
70007870:	2201      	movs	r2, #1
70007872:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
70007876:	687b      	ldr	r3, [r7, #4]
70007878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000787a:	6a3b      	ldr	r3, [r7, #32]
7000787c:	431a      	orrs	r2, r3
7000787e:	687b      	ldr	r3, [r7, #4]
70007880:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
70007882:	2301      	movs	r3, #1
70007884:	e01b      	b.n	700078be <HAL_SD_InitCard+0x11e>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
70007886:	687b      	ldr	r3, [r7, #4]
70007888:	681b      	ldr	r3, [r3, #0]
7000788a:	f44f 7100 	mov.w	r1, #512	@ 0x200
7000788e:	4618      	mov	r0, r3
70007890:	f002 ff8a 	bl	7000a7a8 <SDMMC_CmdBlockLength>
70007894:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007896:	6a3b      	ldr	r3, [r7, #32]
70007898:	2b00      	cmp	r3, #0
7000789a:	d00f      	beq.n	700078bc <HAL_SD_InitCard+0x11c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
7000789c:	687b      	ldr	r3, [r7, #4]
7000789e:	681b      	ldr	r3, [r3, #0]
700078a0:	4a0b      	ldr	r2, [pc, #44]	@ (700078d0 <HAL_SD_InitCard+0x130>)
700078a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
700078a4:	687b      	ldr	r3, [r7, #4]
700078a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700078a8:	6a3b      	ldr	r3, [r7, #32]
700078aa:	431a      	orrs	r2, r3
700078ac:	687b      	ldr	r3, [r7, #4]
700078ae:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
700078b0:	687b      	ldr	r3, [r7, #4]
700078b2:	2201      	movs	r2, #1
700078b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
700078b8:	2301      	movs	r3, #1
700078ba:	e000      	b.n	700078be <HAL_SD_InitCard+0x11e>
  }

  return HAL_OK;
700078bc:	2300      	movs	r3, #0
}
700078be:	4618      	mov	r0, r3
700078c0:	372c      	adds	r7, #44	@ 0x2c
700078c2:	46bd      	mov	sp, r7
700078c4:	bd90      	pop	{r4, r7, pc}
700078c6:	bf00      	nop
700078c8:	014f8b59 	.word	0x014f8b59
700078cc:	00012110 	.word	0x00012110
700078d0:	1fe00fff 	.word	0x1fe00fff

700078d4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
700078d4:	b480      	push	{r7}
700078d6:	b083      	sub	sp, #12
700078d8:	af00      	add	r7, sp, #0
700078da:	6078      	str	r0, [r7, #4]
700078dc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
700078de:	687b      	ldr	r3, [r7, #4]
700078e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700078e2:	0f9b      	lsrs	r3, r3, #30
700078e4:	b2da      	uxtb	r2, r3
700078e6:	683b      	ldr	r3, [r7, #0]
700078e8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
700078ea:	687b      	ldr	r3, [r7, #4]
700078ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700078ee:	0e9b      	lsrs	r3, r3, #26
700078f0:	b2db      	uxtb	r3, r3
700078f2:	f003 030f 	and.w	r3, r3, #15
700078f6:	b2da      	uxtb	r2, r3
700078f8:	683b      	ldr	r3, [r7, #0]
700078fa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
700078fc:	687b      	ldr	r3, [r7, #4]
700078fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70007900:	0e1b      	lsrs	r3, r3, #24
70007902:	b2db      	uxtb	r3, r3
70007904:	f003 0303 	and.w	r3, r3, #3
70007908:	b2da      	uxtb	r2, r3
7000790a:	683b      	ldr	r3, [r7, #0]
7000790c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
7000790e:	687b      	ldr	r3, [r7, #4]
70007910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70007912:	0c1b      	lsrs	r3, r3, #16
70007914:	b2da      	uxtb	r2, r3
70007916:	683b      	ldr	r3, [r7, #0]
70007918:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
7000791a:	687b      	ldr	r3, [r7, #4]
7000791c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
7000791e:	0a1b      	lsrs	r3, r3, #8
70007920:	b2da      	uxtb	r2, r3
70007922:	683b      	ldr	r3, [r7, #0]
70007924:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
70007926:	687b      	ldr	r3, [r7, #4]
70007928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
7000792a:	b2da      	uxtb	r2, r3
7000792c:	683b      	ldr	r3, [r7, #0]
7000792e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
70007930:	687b      	ldr	r3, [r7, #4]
70007932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007934:	0d1b      	lsrs	r3, r3, #20
70007936:	b29a      	uxth	r2, r3
70007938:	683b      	ldr	r3, [r7, #0]
7000793a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
7000793c:	687b      	ldr	r3, [r7, #4]
7000793e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007940:	0c1b      	lsrs	r3, r3, #16
70007942:	b2db      	uxtb	r3, r3
70007944:	f003 030f 	and.w	r3, r3, #15
70007948:	b2da      	uxtb	r2, r3
7000794a:	683b      	ldr	r3, [r7, #0]
7000794c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
7000794e:	687b      	ldr	r3, [r7, #4]
70007950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007952:	0bdb      	lsrs	r3, r3, #15
70007954:	b2db      	uxtb	r3, r3
70007956:	f003 0301 	and.w	r3, r3, #1
7000795a:	b2da      	uxtb	r2, r3
7000795c:	683b      	ldr	r3, [r7, #0]
7000795e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
70007960:	687b      	ldr	r3, [r7, #4]
70007962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007964:	0b9b      	lsrs	r3, r3, #14
70007966:	b2db      	uxtb	r3, r3
70007968:	f003 0301 	and.w	r3, r3, #1
7000796c:	b2da      	uxtb	r2, r3
7000796e:	683b      	ldr	r3, [r7, #0]
70007970:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
70007972:	687b      	ldr	r3, [r7, #4]
70007974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007976:	0b5b      	lsrs	r3, r3, #13
70007978:	b2db      	uxtb	r3, r3
7000797a:	f003 0301 	and.w	r3, r3, #1
7000797e:	b2da      	uxtb	r2, r3
70007980:	683b      	ldr	r3, [r7, #0]
70007982:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
70007984:	687b      	ldr	r3, [r7, #4]
70007986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007988:	0b1b      	lsrs	r3, r3, #12
7000798a:	b2db      	uxtb	r3, r3
7000798c:	f003 0301 	and.w	r3, r3, #1
70007990:	b2da      	uxtb	r2, r3
70007992:	683b      	ldr	r3, [r7, #0]
70007994:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
70007996:	683b      	ldr	r3, [r7, #0]
70007998:	2200      	movs	r2, #0
7000799a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
7000799c:	687b      	ldr	r3, [r7, #4]
7000799e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700079a0:	2b00      	cmp	r3, #0
700079a2:	d163      	bne.n	70007a6c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
700079a4:	687b      	ldr	r3, [r7, #4]
700079a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
700079a8:	009a      	lsls	r2, r3, #2
700079aa:	f640 73fc 	movw	r3, #4092	@ 0xffc
700079ae:	4013      	ands	r3, r2
700079b0:	687a      	ldr	r2, [r7, #4]
700079b2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
700079b4:	0f92      	lsrs	r2, r2, #30
700079b6:	431a      	orrs	r2, r3
700079b8:	683b      	ldr	r3, [r7, #0]
700079ba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
700079bc:	687b      	ldr	r3, [r7, #4]
700079be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700079c0:	0edb      	lsrs	r3, r3, #27
700079c2:	b2db      	uxtb	r3, r3
700079c4:	f003 0307 	and.w	r3, r3, #7
700079c8:	b2da      	uxtb	r2, r3
700079ca:	683b      	ldr	r3, [r7, #0]
700079cc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
700079ce:	687b      	ldr	r3, [r7, #4]
700079d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700079d2:	0e1b      	lsrs	r3, r3, #24
700079d4:	b2db      	uxtb	r3, r3
700079d6:	f003 0307 	and.w	r3, r3, #7
700079da:	b2da      	uxtb	r2, r3
700079dc:	683b      	ldr	r3, [r7, #0]
700079de:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
700079e0:	687b      	ldr	r3, [r7, #4]
700079e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700079e4:	0d5b      	lsrs	r3, r3, #21
700079e6:	b2db      	uxtb	r3, r3
700079e8:	f003 0307 	and.w	r3, r3, #7
700079ec:	b2da      	uxtb	r2, r3
700079ee:	683b      	ldr	r3, [r7, #0]
700079f0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
700079f2:	687b      	ldr	r3, [r7, #4]
700079f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700079f6:	0c9b      	lsrs	r3, r3, #18
700079f8:	b2db      	uxtb	r3, r3
700079fa:	f003 0307 	and.w	r3, r3, #7
700079fe:	b2da      	uxtb	r2, r3
70007a00:	683b      	ldr	r3, [r7, #0]
70007a02:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
70007a04:	687b      	ldr	r3, [r7, #4]
70007a06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007a08:	0bdb      	lsrs	r3, r3, #15
70007a0a:	b2db      	uxtb	r3, r3
70007a0c:	f003 0307 	and.w	r3, r3, #7
70007a10:	b2da      	uxtb	r2, r3
70007a12:	683b      	ldr	r3, [r7, #0]
70007a14:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
70007a16:	683b      	ldr	r3, [r7, #0]
70007a18:	691b      	ldr	r3, [r3, #16]
70007a1a:	1c5a      	adds	r2, r3, #1
70007a1c:	687b      	ldr	r3, [r7, #4]
70007a1e:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
70007a20:	683b      	ldr	r3, [r7, #0]
70007a22:	7e1b      	ldrb	r3, [r3, #24]
70007a24:	b2db      	uxtb	r3, r3
70007a26:	f003 0307 	and.w	r3, r3, #7
70007a2a:	3302      	adds	r3, #2
70007a2c:	2201      	movs	r2, #1
70007a2e:	fa02 f303 	lsl.w	r3, r2, r3
70007a32:	687a      	ldr	r2, [r7, #4]
70007a34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
70007a36:	fb03 f202 	mul.w	r2, r3, r2
70007a3a:	687b      	ldr	r3, [r7, #4]
70007a3c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
70007a3e:	683b      	ldr	r3, [r7, #0]
70007a40:	7a1b      	ldrb	r3, [r3, #8]
70007a42:	b2db      	uxtb	r3, r3
70007a44:	f003 030f 	and.w	r3, r3, #15
70007a48:	2201      	movs	r2, #1
70007a4a:	409a      	lsls	r2, r3
70007a4c:	687b      	ldr	r3, [r7, #4]
70007a4e:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
70007a50:	687b      	ldr	r3, [r7, #4]
70007a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70007a54:	687a      	ldr	r2, [r7, #4]
70007a56:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
70007a58:	0a52      	lsrs	r2, r2, #9
70007a5a:	fb03 f202 	mul.w	r2, r3, r2
70007a5e:	687b      	ldr	r3, [r7, #4]
70007a60:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
70007a62:	687b      	ldr	r3, [r7, #4]
70007a64:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007a68:	655a      	str	r2, [r3, #84]	@ 0x54
70007a6a:	e031      	b.n	70007ad0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
70007a6c:	687b      	ldr	r3, [r7, #4]
70007a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007a70:	2b01      	cmp	r3, #1
70007a72:	d11d      	bne.n	70007ab0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
70007a74:	687b      	ldr	r3, [r7, #4]
70007a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007a78:	041b      	lsls	r3, r3, #16
70007a7a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
70007a7e:	687b      	ldr	r3, [r7, #4]
70007a80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007a82:	0c1b      	lsrs	r3, r3, #16
70007a84:	431a      	orrs	r2, r3
70007a86:	683b      	ldr	r3, [r7, #0]
70007a88:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
70007a8a:	683b      	ldr	r3, [r7, #0]
70007a8c:	691b      	ldr	r3, [r3, #16]
70007a8e:	3301      	adds	r3, #1
70007a90:	029a      	lsls	r2, r3, #10
70007a92:	687b      	ldr	r3, [r7, #4]
70007a94:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
70007a96:	687b      	ldr	r3, [r7, #4]
70007a98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
70007a9a:	687b      	ldr	r3, [r7, #4]
70007a9c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
70007a9e:	687b      	ldr	r3, [r7, #4]
70007aa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007aa4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
70007aa6:	687b      	ldr	r3, [r7, #4]
70007aa8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
70007aaa:	687b      	ldr	r3, [r7, #4]
70007aac:	655a      	str	r2, [r3, #84]	@ 0x54
70007aae:	e00f      	b.n	70007ad0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007ab0:	687b      	ldr	r3, [r7, #4]
70007ab2:	681b      	ldr	r3, [r3, #0]
70007ab4:	4a58      	ldr	r2, [pc, #352]	@ (70007c18 <HAL_SD_GetCardCSD+0x344>)
70007ab6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007ab8:	687b      	ldr	r3, [r7, #4]
70007aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007abc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
70007ac0:	687b      	ldr	r3, [r7, #4]
70007ac2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
70007ac4:	687b      	ldr	r3, [r7, #4]
70007ac6:	2201      	movs	r2, #1
70007ac8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
70007acc:	2301      	movs	r3, #1
70007ace:	e09d      	b.n	70007c0c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
70007ad0:	687b      	ldr	r3, [r7, #4]
70007ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007ad4:	0b9b      	lsrs	r3, r3, #14
70007ad6:	b2db      	uxtb	r3, r3
70007ad8:	f003 0301 	and.w	r3, r3, #1
70007adc:	b2da      	uxtb	r2, r3
70007ade:	683b      	ldr	r3, [r7, #0]
70007ae0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
70007ae2:	687b      	ldr	r3, [r7, #4]
70007ae4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007ae6:	09db      	lsrs	r3, r3, #7
70007ae8:	b2db      	uxtb	r3, r3
70007aea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007aee:	b2da      	uxtb	r2, r3
70007af0:	683b      	ldr	r3, [r7, #0]
70007af2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
70007af4:	687b      	ldr	r3, [r7, #4]
70007af6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007af8:	b2db      	uxtb	r3, r3
70007afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007afe:	b2da      	uxtb	r2, r3
70007b00:	683b      	ldr	r3, [r7, #0]
70007b02:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
70007b04:	687b      	ldr	r3, [r7, #4]
70007b06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b08:	0fdb      	lsrs	r3, r3, #31
70007b0a:	b2da      	uxtb	r2, r3
70007b0c:	683b      	ldr	r3, [r7, #0]
70007b0e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
70007b10:	687b      	ldr	r3, [r7, #4]
70007b12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b14:	0f5b      	lsrs	r3, r3, #29
70007b16:	b2db      	uxtb	r3, r3
70007b18:	f003 0303 	and.w	r3, r3, #3
70007b1c:	b2da      	uxtb	r2, r3
70007b1e:	683b      	ldr	r3, [r7, #0]
70007b20:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
70007b22:	687b      	ldr	r3, [r7, #4]
70007b24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b26:	0e9b      	lsrs	r3, r3, #26
70007b28:	b2db      	uxtb	r3, r3
70007b2a:	f003 0307 	and.w	r3, r3, #7
70007b2e:	b2da      	uxtb	r2, r3
70007b30:	683b      	ldr	r3, [r7, #0]
70007b32:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
70007b34:	687b      	ldr	r3, [r7, #4]
70007b36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b38:	0d9b      	lsrs	r3, r3, #22
70007b3a:	b2db      	uxtb	r3, r3
70007b3c:	f003 030f 	and.w	r3, r3, #15
70007b40:	b2da      	uxtb	r2, r3
70007b42:	683b      	ldr	r3, [r7, #0]
70007b44:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
70007b46:	687b      	ldr	r3, [r7, #4]
70007b48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b4a:	0d5b      	lsrs	r3, r3, #21
70007b4c:	b2db      	uxtb	r3, r3
70007b4e:	f003 0301 	and.w	r3, r3, #1
70007b52:	b2da      	uxtb	r2, r3
70007b54:	683b      	ldr	r3, [r7, #0]
70007b56:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
70007b5a:	683b      	ldr	r3, [r7, #0]
70007b5c:	2200      	movs	r2, #0
70007b5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
70007b62:	687b      	ldr	r3, [r7, #4]
70007b64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b66:	0c1b      	lsrs	r3, r3, #16
70007b68:	b2db      	uxtb	r3, r3
70007b6a:	f003 0301 	and.w	r3, r3, #1
70007b6e:	b2da      	uxtb	r2, r3
70007b70:	683b      	ldr	r3, [r7, #0]
70007b72:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
70007b76:	687b      	ldr	r3, [r7, #4]
70007b78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b7a:	0bdb      	lsrs	r3, r3, #15
70007b7c:	b2db      	uxtb	r3, r3
70007b7e:	f003 0301 	and.w	r3, r3, #1
70007b82:	b2da      	uxtb	r2, r3
70007b84:	683b      	ldr	r3, [r7, #0]
70007b86:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
70007b8a:	687b      	ldr	r3, [r7, #4]
70007b8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007b8e:	0b9b      	lsrs	r3, r3, #14
70007b90:	b2db      	uxtb	r3, r3
70007b92:	f003 0301 	and.w	r3, r3, #1
70007b96:	b2da      	uxtb	r2, r3
70007b98:	683b      	ldr	r3, [r7, #0]
70007b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
70007b9e:	687b      	ldr	r3, [r7, #4]
70007ba0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007ba2:	0b5b      	lsrs	r3, r3, #13
70007ba4:	b2db      	uxtb	r3, r3
70007ba6:	f003 0301 	and.w	r3, r3, #1
70007baa:	b2da      	uxtb	r2, r3
70007bac:	683b      	ldr	r3, [r7, #0]
70007bae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
70007bb2:	687b      	ldr	r3, [r7, #4]
70007bb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007bb6:	0b1b      	lsrs	r3, r3, #12
70007bb8:	b2db      	uxtb	r3, r3
70007bba:	f003 0301 	and.w	r3, r3, #1
70007bbe:	b2da      	uxtb	r2, r3
70007bc0:	683b      	ldr	r3, [r7, #0]
70007bc2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
70007bc6:	687b      	ldr	r3, [r7, #4]
70007bc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007bca:	0a9b      	lsrs	r3, r3, #10
70007bcc:	b2db      	uxtb	r3, r3
70007bce:	f003 0303 	and.w	r3, r3, #3
70007bd2:	b2da      	uxtb	r2, r3
70007bd4:	683b      	ldr	r3, [r7, #0]
70007bd6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
70007bda:	687b      	ldr	r3, [r7, #4]
70007bdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007bde:	0a1b      	lsrs	r3, r3, #8
70007be0:	b2db      	uxtb	r3, r3
70007be2:	f003 0303 	and.w	r3, r3, #3
70007be6:	b2da      	uxtb	r2, r3
70007be8:	683b      	ldr	r3, [r7, #0]
70007bea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
70007bee:	687b      	ldr	r3, [r7, #4]
70007bf0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007bf2:	085b      	lsrs	r3, r3, #1
70007bf4:	b2db      	uxtb	r3, r3
70007bf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007bfa:	b2da      	uxtb	r2, r3
70007bfc:	683b      	ldr	r3, [r7, #0]
70007bfe:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
70007c02:	683b      	ldr	r3, [r7, #0]
70007c04:	2201      	movs	r2, #1
70007c06:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
70007c0a:	2300      	movs	r3, #0
}
70007c0c:	4618      	mov	r0, r3
70007c0e:	370c      	adds	r7, #12
70007c10:	46bd      	mov	sp, r7
70007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
70007c16:	4770      	bx	lr
70007c18:	1fe00fff 	.word	0x1fe00fff

70007c1c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
70007c1c:	b580      	push	{r7, lr}
70007c1e:	b094      	sub	sp, #80	@ 0x50
70007c20:	af00      	add	r7, sp, #0
70007c22:	6078      	str	r0, [r7, #4]
70007c24:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
70007c26:	2300      	movs	r3, #0
70007c28:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
70007c2c:	687b      	ldr	r3, [r7, #4]
70007c2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
70007c32:	b2db      	uxtb	r3, r3
70007c34:	2b03      	cmp	r3, #3
70007c36:	d101      	bne.n	70007c3c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
70007c38:	2301      	movs	r3, #1
70007c3a:	e0a7      	b.n	70007d8c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
70007c3c:	f107 0308 	add.w	r3, r7, #8
70007c40:	4619      	mov	r1, r3
70007c42:	6878      	ldr	r0, [r7, #4]
70007c44:	f000 fb34 	bl	700082b0 <SD_SendSDStatus>
70007c48:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
70007c4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
70007c4c:	2b00      	cmp	r3, #0
70007c4e:	d011      	beq.n	70007c74 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007c50:	687b      	ldr	r3, [r7, #4]
70007c52:	681b      	ldr	r3, [r3, #0]
70007c54:	4a4f      	ldr	r2, [pc, #316]	@ (70007d94 <HAL_SD_GetCardStatus+0x178>)
70007c56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
70007c58:	687b      	ldr	r3, [r7, #4]
70007c5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
70007c5e:	431a      	orrs	r2, r3
70007c60:	687b      	ldr	r3, [r7, #4]
70007c62:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
70007c64:	687b      	ldr	r3, [r7, #4]
70007c66:	2201      	movs	r2, #1
70007c68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
70007c6c:	2301      	movs	r3, #1
70007c6e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
70007c72:	e070      	b.n	70007d56 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
70007c74:	68bb      	ldr	r3, [r7, #8]
70007c76:	099b      	lsrs	r3, r3, #6
70007c78:	b2db      	uxtb	r3, r3
70007c7a:	f003 0303 	and.w	r3, r3, #3
70007c7e:	b2da      	uxtb	r2, r3
70007c80:	683b      	ldr	r3, [r7, #0]
70007c82:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
70007c84:	68bb      	ldr	r3, [r7, #8]
70007c86:	095b      	lsrs	r3, r3, #5
70007c88:	b2db      	uxtb	r3, r3
70007c8a:	f003 0301 	and.w	r3, r3, #1
70007c8e:	b2da      	uxtb	r2, r3
70007c90:	683b      	ldr	r3, [r7, #0]
70007c92:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
70007c94:	68bb      	ldr	r3, [r7, #8]
70007c96:	0a1b      	lsrs	r3, r3, #8
70007c98:	b29b      	uxth	r3, r3
70007c9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
70007c9e:	b29a      	uxth	r2, r3
70007ca0:	68bb      	ldr	r3, [r7, #8]
70007ca2:	0e1b      	lsrs	r3, r3, #24
70007ca4:	b29b      	uxth	r3, r3
70007ca6:	4313      	orrs	r3, r2
70007ca8:	b29a      	uxth	r2, r3
70007caa:	683b      	ldr	r3, [r7, #0]
70007cac:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
70007cae:	68fb      	ldr	r3, [r7, #12]
70007cb0:	061a      	lsls	r2, r3, #24
70007cb2:	68fb      	ldr	r3, [r7, #12]
70007cb4:	021b      	lsls	r3, r3, #8
70007cb6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
70007cba:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
70007cbc:	68fb      	ldr	r3, [r7, #12]
70007cbe:	0a1b      	lsrs	r3, r3, #8
70007cc0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
70007cc4:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
70007cc6:	68fb      	ldr	r3, [r7, #12]
70007cc8:	0e1b      	lsrs	r3, r3, #24
70007cca:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
70007ccc:	683b      	ldr	r3, [r7, #0]
70007cce:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
70007cd0:	693b      	ldr	r3, [r7, #16]
70007cd2:	b2da      	uxtb	r2, r3
70007cd4:	683b      	ldr	r3, [r7, #0]
70007cd6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
70007cd8:	693b      	ldr	r3, [r7, #16]
70007cda:	0a1b      	lsrs	r3, r3, #8
70007cdc:	b2da      	uxtb	r2, r3
70007cde:	683b      	ldr	r3, [r7, #0]
70007ce0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
70007ce2:	693b      	ldr	r3, [r7, #16]
70007ce4:	0d1b      	lsrs	r3, r3, #20
70007ce6:	b2db      	uxtb	r3, r3
70007ce8:	f003 030f 	and.w	r3, r3, #15
70007cec:	b2da      	uxtb	r2, r3
70007cee:	683b      	ldr	r3, [r7, #0]
70007cf0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
70007cf2:	693b      	ldr	r3, [r7, #16]
70007cf4:	0c1b      	lsrs	r3, r3, #16
70007cf6:	b29b      	uxth	r3, r3
70007cf8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
70007cfc:	b29a      	uxth	r2, r3
70007cfe:	697b      	ldr	r3, [r7, #20]
70007d00:	b29b      	uxth	r3, r3
70007d02:	b2db      	uxtb	r3, r3
70007d04:	b29b      	uxth	r3, r3
70007d06:	4313      	orrs	r3, r2
70007d08:	b29a      	uxth	r2, r3
70007d0a:	683b      	ldr	r3, [r7, #0]
70007d0c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
70007d0e:	697b      	ldr	r3, [r7, #20]
70007d10:	0a9b      	lsrs	r3, r3, #10
70007d12:	b2db      	uxtb	r3, r3
70007d14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70007d18:	b2da      	uxtb	r2, r3
70007d1a:	683b      	ldr	r3, [r7, #0]
70007d1c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
70007d1e:	697b      	ldr	r3, [r7, #20]
70007d20:	0a1b      	lsrs	r3, r3, #8
70007d22:	b2db      	uxtb	r3, r3
70007d24:	f003 0303 	and.w	r3, r3, #3
70007d28:	b2da      	uxtb	r2, r3
70007d2a:	683b      	ldr	r3, [r7, #0]
70007d2c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
70007d2e:	697b      	ldr	r3, [r7, #20]
70007d30:	091b      	lsrs	r3, r3, #4
70007d32:	b2db      	uxtb	r3, r3
70007d34:	f003 030f 	and.w	r3, r3, #15
70007d38:	b2da      	uxtb	r2, r3
70007d3a:	683b      	ldr	r3, [r7, #0]
70007d3c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
70007d3e:	697b      	ldr	r3, [r7, #20]
70007d40:	b2db      	uxtb	r3, r3
70007d42:	f003 030f 	and.w	r3, r3, #15
70007d46:	b2da      	uxtb	r2, r3
70007d48:	683b      	ldr	r3, [r7, #0]
70007d4a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
70007d4c:	69bb      	ldr	r3, [r7, #24]
70007d4e:	0e1b      	lsrs	r3, r3, #24
70007d50:	b2da      	uxtb	r2, r3
70007d52:	683b      	ldr	r3, [r7, #0]
70007d54:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
70007d56:	687b      	ldr	r3, [r7, #4]
70007d58:	681b      	ldr	r3, [r3, #0]
70007d5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
70007d5e:	4618      	mov	r0, r3
70007d60:	f002 fd22 	bl	7000a7a8 <SDMMC_CmdBlockLength>
70007d64:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
70007d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
70007d68:	2b00      	cmp	r3, #0
70007d6a:	d00d      	beq.n	70007d88 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007d6c:	687b      	ldr	r3, [r7, #4]
70007d6e:	681b      	ldr	r3, [r3, #0]
70007d70:	4a08      	ldr	r2, [pc, #32]	@ (70007d94 <HAL_SD_GetCardStatus+0x178>)
70007d72:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
70007d74:	687b      	ldr	r3, [r7, #4]
70007d76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
70007d78:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
70007d7a:	687b      	ldr	r3, [r7, #4]
70007d7c:	2201      	movs	r2, #1
70007d7e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
70007d82:	2301      	movs	r3, #1
70007d84:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
70007d88:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
70007d8c:	4618      	mov	r0, r3
70007d8e:	3750      	adds	r7, #80	@ 0x50
70007d90:	46bd      	mov	sp, r7
70007d92:	bd80      	pop	{r7, pc}
70007d94:	1fe00fff 	.word	0x1fe00fff

70007d98 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
70007d98:	b590      	push	{r4, r7, lr}
70007d9a:	b08d      	sub	sp, #52	@ 0x34
70007d9c:	af02      	add	r7, sp, #8
70007d9e:	6078      	str	r0, [r7, #4]
70007da0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
70007da2:	2300      	movs	r3, #0
70007da4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
70007da8:	687b      	ldr	r3, [r7, #4]
70007daa:	2203      	movs	r2, #3
70007dac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
70007db0:	687b      	ldr	r3, [r7, #4]
70007db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007db4:	2b03      	cmp	r3, #3
70007db6:	d02e      	beq.n	70007e16 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
70007db8:	683b      	ldr	r3, [r7, #0]
70007dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70007dbe:	d106      	bne.n	70007dce <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007dc0:	687b      	ldr	r3, [r7, #4]
70007dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007dc4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
70007dc8:	687b      	ldr	r3, [r7, #4]
70007dca:	635a      	str	r2, [r3, #52]	@ 0x34
70007dcc:	e029      	b.n	70007e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
70007dce:	683b      	ldr	r3, [r7, #0]
70007dd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70007dd4:	d10a      	bne.n	70007dec <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
70007dd6:	6878      	ldr	r0, [r7, #4]
70007dd8:	f000 fb62 	bl	700084a0 <SD_WideBus_Enable>
70007ddc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
70007dde:	687b      	ldr	r3, [r7, #4]
70007de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007de2:	6a3b      	ldr	r3, [r7, #32]
70007de4:	431a      	orrs	r2, r3
70007de6:	687b      	ldr	r3, [r7, #4]
70007de8:	635a      	str	r2, [r3, #52]	@ 0x34
70007dea:	e01a      	b.n	70007e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
70007dec:	683b      	ldr	r3, [r7, #0]
70007dee:	2b00      	cmp	r3, #0
70007df0:	d10a      	bne.n	70007e08 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
70007df2:	6878      	ldr	r0, [r7, #4]
70007df4:	f000 fb9f 	bl	70008536 <SD_WideBus_Disable>
70007df8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
70007dfa:	687b      	ldr	r3, [r7, #4]
70007dfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007dfe:	6a3b      	ldr	r3, [r7, #32]
70007e00:	431a      	orrs	r2, r3
70007e02:	687b      	ldr	r3, [r7, #4]
70007e04:	635a      	str	r2, [r3, #52]	@ 0x34
70007e06:	e00c      	b.n	70007e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
70007e08:	687b      	ldr	r3, [r7, #4]
70007e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007e0c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
70007e10:	687b      	ldr	r3, [r7, #4]
70007e12:	635a      	str	r2, [r3, #52]	@ 0x34
70007e14:	e005      	b.n	70007e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007e16:	687b      	ldr	r3, [r7, #4]
70007e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007e1a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
70007e1e:	687b      	ldr	r3, [r7, #4]
70007e20:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
70007e22:	687b      	ldr	r3, [r7, #4]
70007e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007e26:	2b00      	cmp	r3, #0
70007e28:	d007      	beq.n	70007e3a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007e2a:	687b      	ldr	r3, [r7, #4]
70007e2c:	681b      	ldr	r3, [r3, #0]
70007e2e:	4a5e      	ldr	r2, [pc, #376]	@ (70007fa8 <HAL_SD_ConfigWideBusOperation+0x210>)
70007e30:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
70007e32:	2301      	movs	r3, #1
70007e34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
70007e38:	e094      	b.n	70007f64 <HAL_SD_ConfigWideBusOperation+0x1cc>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC12);
70007e3a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
70007e3e:	f7fe f89f 	bl	70005f80 <HAL_RCCEx_GetPeriphCLKFreq>
70007e42:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
70007e44:	69fb      	ldr	r3, [r7, #28]
70007e46:	2b00      	cmp	r3, #0
70007e48:	f000 8083 	beq.w	70007f52 <HAL_SD_ConfigWideBusOperation+0x1ba>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
70007e4c:	687b      	ldr	r3, [r7, #4]
70007e4e:	685b      	ldr	r3, [r3, #4]
70007e50:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
70007e52:	687b      	ldr	r3, [r7, #4]
70007e54:	689b      	ldr	r3, [r3, #8]
70007e56:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
70007e58:	683b      	ldr	r3, [r7, #0]
70007e5a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
70007e5c:	687b      	ldr	r3, [r7, #4]
70007e5e:	691b      	ldr	r3, [r3, #16]
70007e60:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
70007e62:	687b      	ldr	r3, [r7, #4]
70007e64:	695a      	ldr	r2, [r3, #20]
70007e66:	69fb      	ldr	r3, [r7, #28]
70007e68:	4950      	ldr	r1, [pc, #320]	@ (70007fac <HAL_SD_ConfigWideBusOperation+0x214>)
70007e6a:	fba1 1303 	umull	r1, r3, r1, r3
70007e6e:	0e1b      	lsrs	r3, r3, #24
70007e70:	429a      	cmp	r2, r3
70007e72:	d303      	bcc.n	70007e7c <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
70007e74:	687b      	ldr	r3, [r7, #4]
70007e76:	695b      	ldr	r3, [r3, #20]
70007e78:	61bb      	str	r3, [r7, #24]
70007e7a:	e05a      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
70007e7c:	687b      	ldr	r3, [r7, #4]
70007e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70007e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007e84:	d103      	bne.n	70007e8e <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
70007e86:	687b      	ldr	r3, [r7, #4]
70007e88:	695b      	ldr	r3, [r3, #20]
70007e8a:	61bb      	str	r3, [r7, #24]
70007e8c:	e051      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
70007e8e:	687b      	ldr	r3, [r7, #4]
70007e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70007e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70007e96:	d126      	bne.n	70007ee6 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
70007e98:	687b      	ldr	r3, [r7, #4]
70007e9a:	695b      	ldr	r3, [r3, #20]
70007e9c:	2b00      	cmp	r3, #0
70007e9e:	d10e      	bne.n	70007ebe <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
70007ea0:	69fb      	ldr	r3, [r7, #28]
70007ea2:	4a43      	ldr	r2, [pc, #268]	@ (70007fb0 <HAL_SD_ConfigWideBusOperation+0x218>)
70007ea4:	4293      	cmp	r3, r2
70007ea6:	d906      	bls.n	70007eb6 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
70007ea8:	69fb      	ldr	r3, [r7, #28]
70007eaa:	4a40      	ldr	r2, [pc, #256]	@ (70007fac <HAL_SD_ConfigWideBusOperation+0x214>)
70007eac:	fba2 2303 	umull	r2, r3, r2, r3
70007eb0:	0e5b      	lsrs	r3, r3, #25
70007eb2:	61bb      	str	r3, [r7, #24]
70007eb4:	e03d      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
70007eb6:	687b      	ldr	r3, [r7, #4]
70007eb8:	695b      	ldr	r3, [r3, #20]
70007eba:	61bb      	str	r3, [r7, #24]
70007ebc:	e039      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
70007ebe:	687b      	ldr	r3, [r7, #4]
70007ec0:	695b      	ldr	r3, [r3, #20]
70007ec2:	005b      	lsls	r3, r3, #1
70007ec4:	69fa      	ldr	r2, [r7, #28]
70007ec6:	fbb2 f3f3 	udiv	r3, r2, r3
70007eca:	4a39      	ldr	r2, [pc, #228]	@ (70007fb0 <HAL_SD_ConfigWideBusOperation+0x218>)
70007ecc:	4293      	cmp	r3, r2
70007ece:	d906      	bls.n	70007ede <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
70007ed0:	69fb      	ldr	r3, [r7, #28]
70007ed2:	4a36      	ldr	r2, [pc, #216]	@ (70007fac <HAL_SD_ConfigWideBusOperation+0x214>)
70007ed4:	fba2 2303 	umull	r2, r3, r2, r3
70007ed8:	0e5b      	lsrs	r3, r3, #25
70007eda:	61bb      	str	r3, [r7, #24]
70007edc:	e029      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
70007ede:	687b      	ldr	r3, [r7, #4]
70007ee0:	695b      	ldr	r3, [r3, #20]
70007ee2:	61bb      	str	r3, [r7, #24]
70007ee4:	e025      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
70007ee6:	687b      	ldr	r3, [r7, #4]
70007ee8:	695b      	ldr	r3, [r3, #20]
70007eea:	2b00      	cmp	r3, #0
70007eec:	d10e      	bne.n	70007f0c <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
70007eee:	69fb      	ldr	r3, [r7, #28]
70007ef0:	4a30      	ldr	r2, [pc, #192]	@ (70007fb4 <HAL_SD_ConfigWideBusOperation+0x21c>)
70007ef2:	4293      	cmp	r3, r2
70007ef4:	d906      	bls.n	70007f04 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
70007ef6:	69fb      	ldr	r3, [r7, #28]
70007ef8:	4a2c      	ldr	r2, [pc, #176]	@ (70007fac <HAL_SD_ConfigWideBusOperation+0x214>)
70007efa:	fba2 2303 	umull	r2, r3, r2, r3
70007efe:	0e1b      	lsrs	r3, r3, #24
70007f00:	61bb      	str	r3, [r7, #24]
70007f02:	e016      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
70007f04:	687b      	ldr	r3, [r7, #4]
70007f06:	695b      	ldr	r3, [r3, #20]
70007f08:	61bb      	str	r3, [r7, #24]
70007f0a:	e012      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
70007f0c:	687b      	ldr	r3, [r7, #4]
70007f0e:	695b      	ldr	r3, [r3, #20]
70007f10:	005b      	lsls	r3, r3, #1
70007f12:	69fa      	ldr	r2, [r7, #28]
70007f14:	fbb2 f3f3 	udiv	r3, r2, r3
70007f18:	4a26      	ldr	r2, [pc, #152]	@ (70007fb4 <HAL_SD_ConfigWideBusOperation+0x21c>)
70007f1a:	4293      	cmp	r3, r2
70007f1c:	d906      	bls.n	70007f2c <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
70007f1e:	69fb      	ldr	r3, [r7, #28]
70007f20:	4a22      	ldr	r2, [pc, #136]	@ (70007fac <HAL_SD_ConfigWideBusOperation+0x214>)
70007f22:	fba2 2303 	umull	r2, r3, r2, r3
70007f26:	0e1b      	lsrs	r3, r3, #24
70007f28:	61bb      	str	r3, [r7, #24]
70007f2a:	e002      	b.n	70007f32 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
70007f2c:	687b      	ldr	r3, [r7, #4]
70007f2e:	695b      	ldr	r3, [r3, #20]
70007f30:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
70007f32:	687b      	ldr	r3, [r7, #4]
70007f34:	681c      	ldr	r4, [r3, #0]
70007f36:	466a      	mov	r2, sp
70007f38:	f107 0314 	add.w	r3, r7, #20
70007f3c:	e893 0003 	ldmia.w	r3, {r0, r1}
70007f40:	e882 0003 	stmia.w	r2, {r0, r1}
70007f44:	f107 0308 	add.w	r3, r7, #8
70007f48:	cb0e      	ldmia	r3, {r1, r2, r3}
70007f4a:	4620      	mov	r0, r4
70007f4c:	f002 fb60 	bl	7000a610 <SDMMC_Init>
70007f50:	e008      	b.n	70007f64 <HAL_SD_ConfigWideBusOperation+0x1cc>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
70007f52:	687b      	ldr	r3, [r7, #4]
70007f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007f56:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
70007f5a:	687b      	ldr	r3, [r7, #4]
70007f5c:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
70007f5e:	2301      	movs	r3, #1
70007f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
70007f64:	687b      	ldr	r3, [r7, #4]
70007f66:	681b      	ldr	r3, [r3, #0]
70007f68:	f44f 7100 	mov.w	r1, #512	@ 0x200
70007f6c:	4618      	mov	r0, r3
70007f6e:	f002 fc1b 	bl	7000a7a8 <SDMMC_CmdBlockLength>
70007f72:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007f74:	6a3b      	ldr	r3, [r7, #32]
70007f76:	2b00      	cmp	r3, #0
70007f78:	d00c      	beq.n	70007f94 <HAL_SD_ConfigWideBusOperation+0x1fc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007f7a:	687b      	ldr	r3, [r7, #4]
70007f7c:	681b      	ldr	r3, [r3, #0]
70007f7e:	4a0a      	ldr	r2, [pc, #40]	@ (70007fa8 <HAL_SD_ConfigWideBusOperation+0x210>)
70007f80:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
70007f82:	687b      	ldr	r3, [r7, #4]
70007f84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007f86:	6a3b      	ldr	r3, [r7, #32]
70007f88:	431a      	orrs	r2, r3
70007f8a:	687b      	ldr	r3, [r7, #4]
70007f8c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
70007f8e:	2301      	movs	r3, #1
70007f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
70007f94:	687b      	ldr	r3, [r7, #4]
70007f96:	2201      	movs	r2, #1
70007f98:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
70007f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
70007fa0:	4618      	mov	r0, r3
70007fa2:	372c      	adds	r7, #44	@ 0x2c
70007fa4:	46bd      	mov	sp, r7
70007fa6:	bd90      	pop	{r4, r7, pc}
70007fa8:	1fe00fff 	.word	0x1fe00fff
70007fac:	55e63b89 	.word	0x55e63b89
70007fb0:	02faf080 	.word	0x02faf080
70007fb4:	017d7840 	.word	0x017d7840

70007fb8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
70007fb8:	b580      	push	{r7, lr}
70007fba:	b086      	sub	sp, #24
70007fbc:	af00      	add	r7, sp, #0
70007fbe:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
70007fc0:	2300      	movs	r3, #0
70007fc2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
70007fc4:	f107 030c 	add.w	r3, r7, #12
70007fc8:	4619      	mov	r1, r3
70007fca:	6878      	ldr	r0, [r7, #4]
70007fcc:	f000 fa40 	bl	70008450 <SD_SendStatus>
70007fd0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
70007fd2:	697b      	ldr	r3, [r7, #20]
70007fd4:	2b00      	cmp	r3, #0
70007fd6:	d005      	beq.n	70007fe4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
70007fd8:	687b      	ldr	r3, [r7, #4]
70007fda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007fdc:	697b      	ldr	r3, [r7, #20]
70007fde:	431a      	orrs	r2, r3
70007fe0:	687b      	ldr	r3, [r7, #4]
70007fe2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
70007fe4:	68fb      	ldr	r3, [r7, #12]
70007fe6:	0a5b      	lsrs	r3, r3, #9
70007fe8:	f003 030f 	and.w	r3, r3, #15
70007fec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
70007fee:	693b      	ldr	r3, [r7, #16]
}
70007ff0:	4618      	mov	r0, r3
70007ff2:	3718      	adds	r7, #24
70007ff4:	46bd      	mov	sp, r7
70007ff6:	bd80      	pop	{r7, pc}

70007ff8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
70007ff8:	b580      	push	{r7, lr}
70007ffa:	b090      	sub	sp, #64	@ 0x40
70007ffc:	af00      	add	r7, sp, #0
70007ffe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
70008000:	2300      	movs	r3, #0
70008002:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
70008004:	f7fa fd38 	bl	70002a78 <HAL_GetTick>
70008008:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
7000800a:	687b      	ldr	r3, [r7, #4]
7000800c:	681b      	ldr	r3, [r3, #0]
7000800e:	4618      	mov	r0, r3
70008010:	f002 fb46 	bl	7000a6a0 <SDMMC_GetPowerState>
70008014:	4603      	mov	r3, r0
70008016:	2b00      	cmp	r3, #0
70008018:	d102      	bne.n	70008020 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
7000801a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
7000801e:	e0b5      	b.n	7000818c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
70008020:	687b      	ldr	r3, [r7, #4]
70008022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70008024:	2b03      	cmp	r3, #3
70008026:	d02e      	beq.n	70008086 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
70008028:	687b      	ldr	r3, [r7, #4]
7000802a:	681b      	ldr	r3, [r3, #0]
7000802c:	4618      	mov	r0, r3
7000802e:	f002 fcc7 	bl	7000a9c0 <SDMMC_CmdSendCID>
70008032:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
70008034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70008036:	2b00      	cmp	r3, #0
70008038:	d001      	beq.n	7000803e <SD_InitCard+0x46>
    {
      return errorstate;
7000803a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
7000803c:	e0a6      	b.n	7000818c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
7000803e:	687b      	ldr	r3, [r7, #4]
70008040:	681b      	ldr	r3, [r3, #0]
70008042:	2100      	movs	r1, #0
70008044:	4618      	mov	r0, r3
70008046:	f002 fb70 	bl	7000a72a <SDMMC_GetResponse>
7000804a:	4602      	mov	r2, r0
7000804c:	687b      	ldr	r3, [r7, #4]
7000804e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
70008050:	687b      	ldr	r3, [r7, #4]
70008052:	681b      	ldr	r3, [r3, #0]
70008054:	2104      	movs	r1, #4
70008056:	4618      	mov	r0, r3
70008058:	f002 fb67 	bl	7000a72a <SDMMC_GetResponse>
7000805c:	4602      	mov	r2, r0
7000805e:	687b      	ldr	r3, [r7, #4]
70008060:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
70008062:	687b      	ldr	r3, [r7, #4]
70008064:	681b      	ldr	r3, [r3, #0]
70008066:	2108      	movs	r1, #8
70008068:	4618      	mov	r0, r3
7000806a:	f002 fb5e 	bl	7000a72a <SDMMC_GetResponse>
7000806e:	4602      	mov	r2, r0
70008070:	687b      	ldr	r3, [r7, #4]
70008072:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
70008074:	687b      	ldr	r3, [r7, #4]
70008076:	681b      	ldr	r3, [r3, #0]
70008078:	210c      	movs	r1, #12
7000807a:	4618      	mov	r0, r3
7000807c:	f002 fb55 	bl	7000a72a <SDMMC_GetResponse>
70008080:	4602      	mov	r2, r0
70008082:	687b      	ldr	r3, [r7, #4]
70008084:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
70008086:	687b      	ldr	r3, [r7, #4]
70008088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000808a:	2b03      	cmp	r3, #3
7000808c:	d01d      	beq.n	700080ca <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
7000808e:	e019      	b.n	700080c4 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
70008090:	687b      	ldr	r3, [r7, #4]
70008092:	681b      	ldr	r3, [r3, #0]
70008094:	f107 020a 	add.w	r2, r7, #10
70008098:	4611      	mov	r1, r2
7000809a:	4618      	mov	r0, r3
7000809c:	f002 fccf 	bl	7000aa3e <SDMMC_CmdSetRelAdd>
700080a0:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
700080a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
700080a4:	2b00      	cmp	r3, #0
700080a6:	d001      	beq.n	700080ac <SD_InitCard+0xb4>
      {
        return errorstate;
700080a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
700080aa:	e06f      	b.n	7000818c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
700080ac:	f7fa fce4 	bl	70002a78 <HAL_GetTick>
700080b0:	4602      	mov	r2, r0
700080b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
700080b4:	1ad3      	subs	r3, r2, r3
700080b6:	f241 3287 	movw	r2, #4999	@ 0x1387
700080ba:	4293      	cmp	r3, r2
700080bc:	d902      	bls.n	700080c4 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
700080be:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
700080c2:	e063      	b.n	7000818c <SD_InitCard+0x194>
    while (sd_rca == 0U)
700080c4:	897b      	ldrh	r3, [r7, #10]
700080c6:	2b00      	cmp	r3, #0
700080c8:	d0e2      	beq.n	70008090 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
700080ca:	687b      	ldr	r3, [r7, #4]
700080cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700080ce:	2b03      	cmp	r3, #3
700080d0:	d036      	beq.n	70008140 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
700080d2:	897b      	ldrh	r3, [r7, #10]
700080d4:	461a      	mov	r2, r3
700080d6:	687b      	ldr	r3, [r7, #4]
700080d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
700080da:	687b      	ldr	r3, [r7, #4]
700080dc:	681a      	ldr	r2, [r3, #0]
700080de:	687b      	ldr	r3, [r7, #4]
700080e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700080e2:	041b      	lsls	r3, r3, #16
700080e4:	4619      	mov	r1, r3
700080e6:	4610      	mov	r0, r2
700080e8:	f002 fc89 	bl	7000a9fe <SDMMC_CmdSendCSD>
700080ec:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
700080ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
700080f0:	2b00      	cmp	r3, #0
700080f2:	d001      	beq.n	700080f8 <SD_InitCard+0x100>
    {
      return errorstate;
700080f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
700080f6:	e049      	b.n	7000818c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
700080f8:	687b      	ldr	r3, [r7, #4]
700080fa:	681b      	ldr	r3, [r3, #0]
700080fc:	2100      	movs	r1, #0
700080fe:	4618      	mov	r0, r3
70008100:	f002 fb13 	bl	7000a72a <SDMMC_GetResponse>
70008104:	4602      	mov	r2, r0
70008106:	687b      	ldr	r3, [r7, #4]
70008108:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
7000810a:	687b      	ldr	r3, [r7, #4]
7000810c:	681b      	ldr	r3, [r3, #0]
7000810e:	2104      	movs	r1, #4
70008110:	4618      	mov	r0, r3
70008112:	f002 fb0a 	bl	7000a72a <SDMMC_GetResponse>
70008116:	4602      	mov	r2, r0
70008118:	687b      	ldr	r3, [r7, #4]
7000811a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
7000811c:	687b      	ldr	r3, [r7, #4]
7000811e:	681b      	ldr	r3, [r3, #0]
70008120:	2108      	movs	r1, #8
70008122:	4618      	mov	r0, r3
70008124:	f002 fb01 	bl	7000a72a <SDMMC_GetResponse>
70008128:	4602      	mov	r2, r0
7000812a:	687b      	ldr	r3, [r7, #4]
7000812c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
7000812e:	687b      	ldr	r3, [r7, #4]
70008130:	681b      	ldr	r3, [r3, #0]
70008132:	210c      	movs	r1, #12
70008134:	4618      	mov	r0, r3
70008136:	f002 faf8 	bl	7000a72a <SDMMC_GetResponse>
7000813a:	4602      	mov	r2, r0
7000813c:	687b      	ldr	r3, [r7, #4]
7000813e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
70008140:	687b      	ldr	r3, [r7, #4]
70008142:	681b      	ldr	r3, [r3, #0]
70008144:	2104      	movs	r1, #4
70008146:	4618      	mov	r0, r3
70008148:	f002 faef 	bl	7000a72a <SDMMC_GetResponse>
7000814c:	4603      	mov	r3, r0
7000814e:	0d1a      	lsrs	r2, r3, #20
70008150:	687b      	ldr	r3, [r7, #4]
70008152:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
70008154:	f107 030c 	add.w	r3, r7, #12
70008158:	4619      	mov	r1, r3
7000815a:	6878      	ldr	r0, [r7, #4]
7000815c:	f7ff fbba 	bl	700078d4 <HAL_SD_GetCardCSD>
70008160:	4603      	mov	r3, r0
70008162:	2b00      	cmp	r3, #0
70008164:	d002      	beq.n	7000816c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70008166:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
7000816a:	e00f      	b.n	7000818c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
7000816c:	687b      	ldr	r3, [r7, #4]
7000816e:	681a      	ldr	r2, [r3, #0]
70008170:	687b      	ldr	r3, [r7, #4]
70008172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70008174:	041b      	lsls	r3, r3, #16
70008176:	4619      	mov	r1, r3
70008178:	4610      	mov	r0, r2
7000817a:	f002 fb38 	bl	7000a7ee <SDMMC_CmdSelDesel>
7000817e:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
70008180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70008182:	2b00      	cmp	r3, #0
70008184:	d001      	beq.n	7000818a <SD_InitCard+0x192>
  {
    return errorstate;
70008186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70008188:	e000      	b.n	7000818c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
7000818a:	2300      	movs	r3, #0
}
7000818c:	4618      	mov	r0, r3
7000818e:	3740      	adds	r7, #64	@ 0x40
70008190:	46bd      	mov	sp, r7
70008192:	bd80      	pop	{r7, pc}

70008194 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
70008194:	b580      	push	{r7, lr}
70008196:	b086      	sub	sp, #24
70008198:	af00      	add	r7, sp, #0
7000819a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
7000819c:	2300      	movs	r3, #0
7000819e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
700081a0:	2300      	movs	r3, #0
700081a2:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
700081a4:	2300      	movs	r3, #0
700081a6:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
700081a8:	687b      	ldr	r3, [r7, #4]
700081aa:	681b      	ldr	r3, [r3, #0]
700081ac:	4618      	mov	r0, r3
700081ae:	f002 fb41 	bl	7000a834 <SDMMC_CmdGoIdleState>
700081b2:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
700081b4:	68fb      	ldr	r3, [r7, #12]
700081b6:	2b00      	cmp	r3, #0
700081b8:	d001      	beq.n	700081be <SD_PowerON+0x2a>
  {
    return errorstate;
700081ba:	68fb      	ldr	r3, [r7, #12]
700081bc:	e072      	b.n	700082a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
700081be:	687b      	ldr	r3, [r7, #4]
700081c0:	681b      	ldr	r3, [r3, #0]
700081c2:	4618      	mov	r0, r3
700081c4:	f002 fb54 	bl	7000a870 <SDMMC_CmdOperCond>
700081c8:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
700081ca:	68fb      	ldr	r3, [r7, #12]
700081cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700081d0:	d10d      	bne.n	700081ee <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
700081d2:	687b      	ldr	r3, [r7, #4]
700081d4:	2200      	movs	r2, #0
700081d6:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
700081d8:	687b      	ldr	r3, [r7, #4]
700081da:	681b      	ldr	r3, [r3, #0]
700081dc:	4618      	mov	r0, r3
700081de:	f002 fb29 	bl	7000a834 <SDMMC_CmdGoIdleState>
700081e2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
700081e4:	68fb      	ldr	r3, [r7, #12]
700081e6:	2b00      	cmp	r3, #0
700081e8:	d004      	beq.n	700081f4 <SD_PowerON+0x60>
    {
      return errorstate;
700081ea:	68fb      	ldr	r3, [r7, #12]
700081ec:	e05a      	b.n	700082a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
700081ee:	687b      	ldr	r3, [r7, #4]
700081f0:	2201      	movs	r2, #1
700081f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
700081f4:	687b      	ldr	r3, [r7, #4]
700081f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700081f8:	2b01      	cmp	r3, #1
700081fa:	d137      	bne.n	7000826c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
700081fc:	687b      	ldr	r3, [r7, #4]
700081fe:	681b      	ldr	r3, [r3, #0]
70008200:	2100      	movs	r1, #0
70008202:	4618      	mov	r0, r3
70008204:	f002 fb54 	bl	7000a8b0 <SDMMC_CmdAppCommand>
70008208:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
7000820a:	68fb      	ldr	r3, [r7, #12]
7000820c:	2b00      	cmp	r3, #0
7000820e:	d02d      	beq.n	7000826c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70008210:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
70008214:	e046      	b.n	700082a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
70008216:	687b      	ldr	r3, [r7, #4]
70008218:	681b      	ldr	r3, [r3, #0]
7000821a:	2100      	movs	r1, #0
7000821c:	4618      	mov	r0, r3
7000821e:	f002 fb47 	bl	7000a8b0 <SDMMC_CmdAppCommand>
70008222:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
70008224:	68fb      	ldr	r3, [r7, #12]
70008226:	2b00      	cmp	r3, #0
70008228:	d001      	beq.n	7000822e <SD_PowerON+0x9a>
    {
      return errorstate;
7000822a:	68fb      	ldr	r3, [r7, #12]
7000822c:	e03a      	b.n	700082a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
7000822e:	687b      	ldr	r3, [r7, #4]
70008230:	681b      	ldr	r3, [r3, #0]
70008232:	491e      	ldr	r1, [pc, #120]	@ (700082ac <SD_PowerON+0x118>)
70008234:	4618      	mov	r0, r3
70008236:	f002 fb5e 	bl	7000a8f6 <SDMMC_CmdAppOperCommand>
7000823a:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
7000823c:	68fb      	ldr	r3, [r7, #12]
7000823e:	2b00      	cmp	r3, #0
70008240:	d002      	beq.n	70008248 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70008242:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
70008246:	e02d      	b.n	700082a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
70008248:	687b      	ldr	r3, [r7, #4]
7000824a:	681b      	ldr	r3, [r3, #0]
7000824c:	2100      	movs	r1, #0
7000824e:	4618      	mov	r0, r3
70008250:	f002 fa6b 	bl	7000a72a <SDMMC_GetResponse>
70008254:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
70008256:	697b      	ldr	r3, [r7, #20]
70008258:	0fdb      	lsrs	r3, r3, #31
7000825a:	2b01      	cmp	r3, #1
7000825c:	d101      	bne.n	70008262 <SD_PowerON+0xce>
7000825e:	2301      	movs	r3, #1
70008260:	e000      	b.n	70008264 <SD_PowerON+0xd0>
70008262:	2300      	movs	r3, #0
70008264:	613b      	str	r3, [r7, #16]

    count++;
70008266:	68bb      	ldr	r3, [r7, #8]
70008268:	3301      	adds	r3, #1
7000826a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
7000826c:	68bb      	ldr	r3, [r7, #8]
7000826e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
70008272:	4293      	cmp	r3, r2
70008274:	d802      	bhi.n	7000827c <SD_PowerON+0xe8>
70008276:	693b      	ldr	r3, [r7, #16]
70008278:	2b00      	cmp	r3, #0
7000827a:	d0cc      	beq.n	70008216 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
7000827c:	68bb      	ldr	r3, [r7, #8]
7000827e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
70008282:	4293      	cmp	r3, r2
70008284:	d902      	bls.n	7000828c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
70008286:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
7000828a:	e00b      	b.n	700082a4 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
7000828c:	687b      	ldr	r3, [r7, #4]
7000828e:	2200      	movs	r2, #0
70008290:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
70008292:	697b      	ldr	r3, [r7, #20]
70008294:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70008298:	2b00      	cmp	r3, #0
7000829a:	d002      	beq.n	700082a2 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
7000829c:	687b      	ldr	r3, [r7, #4]
7000829e:	2201      	movs	r2, #1
700082a0:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
700082a2:	2300      	movs	r3, #0
}
700082a4:	4618      	mov	r0, r3
700082a6:	3718      	adds	r7, #24
700082a8:	46bd      	mov	sp, r7
700082aa:	bd80      	pop	{r7, pc}
700082ac:	c1100000 	.word	0xc1100000

700082b0 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
700082b0:	b580      	push	{r7, lr}
700082b2:	b08c      	sub	sp, #48	@ 0x30
700082b4:	af00      	add	r7, sp, #0
700082b6:	6078      	str	r0, [r7, #4]
700082b8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
700082ba:	f7fa fbdd 	bl	70002a78 <HAL_GetTick>
700082be:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
700082c0:	683b      	ldr	r3, [r7, #0]
700082c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
700082c4:	687b      	ldr	r3, [r7, #4]
700082c6:	681b      	ldr	r3, [r3, #0]
700082c8:	2100      	movs	r1, #0
700082ca:	4618      	mov	r0, r3
700082cc:	f002 fa2d 	bl	7000a72a <SDMMC_GetResponse>
700082d0:	4603      	mov	r3, r0
700082d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
700082d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700082da:	d102      	bne.n	700082e2 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
700082dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
700082e0:	e0b0      	b.n	70008444 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
700082e2:	687b      	ldr	r3, [r7, #4]
700082e4:	681b      	ldr	r3, [r3, #0]
700082e6:	2140      	movs	r1, #64	@ 0x40
700082e8:	4618      	mov	r0, r3
700082ea:	f002 fa5d 	bl	7000a7a8 <SDMMC_CmdBlockLength>
700082ee:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
700082f0:	6a3b      	ldr	r3, [r7, #32]
700082f2:	2b00      	cmp	r3, #0
700082f4:	d005      	beq.n	70008302 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
700082f6:	687b      	ldr	r3, [r7, #4]
700082f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700082fa:	687b      	ldr	r3, [r7, #4]
700082fc:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
700082fe:	6a3b      	ldr	r3, [r7, #32]
70008300:	e0a0      	b.n	70008444 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70008302:	687b      	ldr	r3, [r7, #4]
70008304:	681a      	ldr	r2, [r3, #0]
70008306:	687b      	ldr	r3, [r7, #4]
70008308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000830a:	041b      	lsls	r3, r3, #16
7000830c:	4619      	mov	r1, r3
7000830e:	4610      	mov	r0, r2
70008310:	f002 face 	bl	7000a8b0 <SDMMC_CmdAppCommand>
70008314:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70008316:	6a3b      	ldr	r3, [r7, #32]
70008318:	2b00      	cmp	r3, #0
7000831a:	d005      	beq.n	70008328 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
7000831c:	687b      	ldr	r3, [r7, #4]
7000831e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70008320:	687b      	ldr	r3, [r7, #4]
70008322:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
70008324:	6a3b      	ldr	r3, [r7, #32]
70008326:	e08d      	b.n	70008444 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
70008328:	f04f 33ff 	mov.w	r3, #4294967295
7000832c:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
7000832e:	2340      	movs	r3, #64	@ 0x40
70008330:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
70008332:	2360      	movs	r3, #96	@ 0x60
70008334:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
70008336:	2302      	movs	r3, #2
70008338:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
7000833a:	2300      	movs	r3, #0
7000833c:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
7000833e:	2301      	movs	r3, #1
70008340:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
70008342:	687b      	ldr	r3, [r7, #4]
70008344:	681b      	ldr	r3, [r3, #0]
70008346:	f107 0208 	add.w	r2, r7, #8
7000834a:	4611      	mov	r1, r2
7000834c:	4618      	mov	r0, r3
7000834e:	f002 f9ff 	bl	7000a750 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
70008352:	687b      	ldr	r3, [r7, #4]
70008354:	681b      	ldr	r3, [r3, #0]
70008356:	4618      	mov	r0, r3
70008358:	f002 fbb6 	bl	7000aac8 <SDMMC_CmdStatusRegister>
7000835c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
7000835e:	6a3b      	ldr	r3, [r7, #32]
70008360:	2b00      	cmp	r3, #0
70008362:	d02b      	beq.n	700083bc <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
70008364:	687b      	ldr	r3, [r7, #4]
70008366:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70008368:	687b      	ldr	r3, [r7, #4]
7000836a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
7000836c:	6a3b      	ldr	r3, [r7, #32]
7000836e:	e069      	b.n	70008444 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
70008370:	687b      	ldr	r3, [r7, #4]
70008372:	681b      	ldr	r3, [r3, #0]
70008374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70008376:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
7000837a:	2b00      	cmp	r3, #0
7000837c:	d013      	beq.n	700083a6 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
7000837e:	2300      	movs	r3, #0
70008380:	62fb      	str	r3, [r7, #44]	@ 0x2c
70008382:	e00d      	b.n	700083a0 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
70008384:	687b      	ldr	r3, [r7, #4]
70008386:	681b      	ldr	r3, [r3, #0]
70008388:	4618      	mov	r0, r3
7000838a:	f002 f96b 	bl	7000a664 <SDMMC_ReadFIFO>
7000838e:	4602      	mov	r2, r0
70008390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008392:	601a      	str	r2, [r3, #0]
        pData++;
70008394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008396:	3304      	adds	r3, #4
70008398:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
7000839a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000839c:	3301      	adds	r3, #1
7000839e:	62fb      	str	r3, [r7, #44]	@ 0x2c
700083a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700083a2:	2b07      	cmp	r3, #7
700083a4:	d9ee      	bls.n	70008384 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
700083a6:	f7fa fb67 	bl	70002a78 <HAL_GetTick>
700083aa:	4602      	mov	r2, r0
700083ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700083ae:	1ad3      	subs	r3, r2, r3
700083b0:	f1b3 3fff 	cmp.w	r3, #4294967295
700083b4:	d102      	bne.n	700083bc <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
700083b6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
700083ba:	e043      	b.n	70008444 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
700083bc:	687b      	ldr	r3, [r7, #4]
700083be:	681b      	ldr	r3, [r3, #0]
700083c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700083c2:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
700083c6:	2b00      	cmp	r3, #0
700083c8:	d0d2      	beq.n	70008370 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
700083ca:	687b      	ldr	r3, [r7, #4]
700083cc:	681b      	ldr	r3, [r3, #0]
700083ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700083d0:	f003 0308 	and.w	r3, r3, #8
700083d4:	2b00      	cmp	r3, #0
700083d6:	d001      	beq.n	700083dc <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
700083d8:	2308      	movs	r3, #8
700083da:	e033      	b.n	70008444 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
700083dc:	687b      	ldr	r3, [r7, #4]
700083de:	681b      	ldr	r3, [r3, #0]
700083e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700083e2:	f003 0302 	and.w	r3, r3, #2
700083e6:	2b00      	cmp	r3, #0
700083e8:	d001      	beq.n	700083ee <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
700083ea:	2302      	movs	r3, #2
700083ec:	e02a      	b.n	70008444 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
700083ee:	687b      	ldr	r3, [r7, #4]
700083f0:	681b      	ldr	r3, [r3, #0]
700083f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700083f4:	f003 0320 	and.w	r3, r3, #32
700083f8:	2b00      	cmp	r3, #0
700083fa:	d017      	beq.n	7000842c <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
700083fc:	2320      	movs	r3, #32
700083fe:	e021      	b.n	70008444 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
70008400:	687b      	ldr	r3, [r7, #4]
70008402:	681b      	ldr	r3, [r3, #0]
70008404:	4618      	mov	r0, r3
70008406:	f002 f92d 	bl	7000a664 <SDMMC_ReadFIFO>
7000840a:	4602      	mov	r2, r0
7000840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000840e:	601a      	str	r2, [r3, #0]
    pData++;
70008410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008412:	3304      	adds	r3, #4
70008414:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
70008416:	f7fa fb2f 	bl	70002a78 <HAL_GetTick>
7000841a:	4602      	mov	r2, r0
7000841c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000841e:	1ad3      	subs	r3, r2, r3
70008420:	f1b3 3fff 	cmp.w	r3, #4294967295
70008424:	d102      	bne.n	7000842c <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
70008426:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000842a:	e00b      	b.n	70008444 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
7000842c:	687b      	ldr	r3, [r7, #4]
7000842e:	681b      	ldr	r3, [r3, #0]
70008430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70008432:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70008436:	2b00      	cmp	r3, #0
70008438:	d1e2      	bne.n	70008400 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
7000843a:	687b      	ldr	r3, [r7, #4]
7000843c:	681b      	ldr	r3, [r3, #0]
7000843e:	4a03      	ldr	r2, [pc, #12]	@ (7000844c <SD_SendSDStatus+0x19c>)
70008440:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
70008442:	2300      	movs	r3, #0
}
70008444:	4618      	mov	r0, r3
70008446:	3730      	adds	r7, #48	@ 0x30
70008448:	46bd      	mov	sp, r7
7000844a:	bd80      	pop	{r7, pc}
7000844c:	18000f3a 	.word	0x18000f3a

70008450 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
70008450:	b580      	push	{r7, lr}
70008452:	b084      	sub	sp, #16
70008454:	af00      	add	r7, sp, #0
70008456:	6078      	str	r0, [r7, #4]
70008458:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
7000845a:	683b      	ldr	r3, [r7, #0]
7000845c:	2b00      	cmp	r3, #0
7000845e:	d102      	bne.n	70008466 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
70008460:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70008464:	e018      	b.n	70008498 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70008466:	687b      	ldr	r3, [r7, #4]
70008468:	681a      	ldr	r2, [r3, #0]
7000846a:	687b      	ldr	r3, [r7, #4]
7000846c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000846e:	041b      	lsls	r3, r3, #16
70008470:	4619      	mov	r1, r3
70008472:	4610      	mov	r0, r2
70008474:	f002 fb05 	bl	7000aa82 <SDMMC_CmdSendStatus>
70008478:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
7000847a:	68fb      	ldr	r3, [r7, #12]
7000847c:	2b00      	cmp	r3, #0
7000847e:	d001      	beq.n	70008484 <SD_SendStatus+0x34>
  {
    return errorstate;
70008480:	68fb      	ldr	r3, [r7, #12]
70008482:	e009      	b.n	70008498 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
70008484:	687b      	ldr	r3, [r7, #4]
70008486:	681b      	ldr	r3, [r3, #0]
70008488:	2100      	movs	r1, #0
7000848a:	4618      	mov	r0, r3
7000848c:	f002 f94d 	bl	7000a72a <SDMMC_GetResponse>
70008490:	4602      	mov	r2, r0
70008492:	683b      	ldr	r3, [r7, #0]
70008494:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
70008496:	2300      	movs	r3, #0
}
70008498:	4618      	mov	r0, r3
7000849a:	3710      	adds	r7, #16
7000849c:	46bd      	mov	sp, r7
7000849e:	bd80      	pop	{r7, pc}

700084a0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
700084a0:	b580      	push	{r7, lr}
700084a2:	b086      	sub	sp, #24
700084a4:	af00      	add	r7, sp, #0
700084a6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
700084a8:	2300      	movs	r3, #0
700084aa:	60fb      	str	r3, [r7, #12]
700084ac:	2300      	movs	r3, #0
700084ae:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
700084b0:	687b      	ldr	r3, [r7, #4]
700084b2:	681b      	ldr	r3, [r3, #0]
700084b4:	2100      	movs	r1, #0
700084b6:	4618      	mov	r0, r3
700084b8:	f002 f937 	bl	7000a72a <SDMMC_GetResponse>
700084bc:	4603      	mov	r3, r0
700084be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
700084c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700084c6:	d102      	bne.n	700084ce <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
700084c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
700084cc:	e02f      	b.n	7000852e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
700084ce:	f107 030c 	add.w	r3, r7, #12
700084d2:	4619      	mov	r1, r3
700084d4:	6878      	ldr	r0, [r7, #4]
700084d6:	f000 f879 	bl	700085cc <SD_FindSCR>
700084da:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
700084dc:	697b      	ldr	r3, [r7, #20]
700084de:	2b00      	cmp	r3, #0
700084e0:	d001      	beq.n	700084e6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
700084e2:	697b      	ldr	r3, [r7, #20]
700084e4:	e023      	b.n	7000852e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
700084e6:	693b      	ldr	r3, [r7, #16]
700084e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700084ec:	2b00      	cmp	r3, #0
700084ee:	d01c      	beq.n	7000852a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
700084f0:	687b      	ldr	r3, [r7, #4]
700084f2:	681a      	ldr	r2, [r3, #0]
700084f4:	687b      	ldr	r3, [r7, #4]
700084f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700084f8:	041b      	lsls	r3, r3, #16
700084fa:	4619      	mov	r1, r3
700084fc:	4610      	mov	r0, r2
700084fe:	f002 f9d7 	bl	7000a8b0 <SDMMC_CmdAppCommand>
70008502:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
70008504:	697b      	ldr	r3, [r7, #20]
70008506:	2b00      	cmp	r3, #0
70008508:	d001      	beq.n	7000850e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
7000850a:	697b      	ldr	r3, [r7, #20]
7000850c:	e00f      	b.n	7000852e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
7000850e:	687b      	ldr	r3, [r7, #4]
70008510:	681b      	ldr	r3, [r3, #0]
70008512:	2102      	movs	r1, #2
70008514:	4618      	mov	r0, r3
70008516:	f002 fa0e 	bl	7000a936 <SDMMC_CmdBusWidth>
7000851a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
7000851c:	697b      	ldr	r3, [r7, #20]
7000851e:	2b00      	cmp	r3, #0
70008520:	d001      	beq.n	70008526 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
70008522:	697b      	ldr	r3, [r7, #20]
70008524:	e003      	b.n	7000852e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
70008526:	2300      	movs	r3, #0
70008528:	e001      	b.n	7000852e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
7000852a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
7000852e:	4618      	mov	r0, r3
70008530:	3718      	adds	r7, #24
70008532:	46bd      	mov	sp, r7
70008534:	bd80      	pop	{r7, pc}

70008536 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
70008536:	b580      	push	{r7, lr}
70008538:	b086      	sub	sp, #24
7000853a:	af00      	add	r7, sp, #0
7000853c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
7000853e:	2300      	movs	r3, #0
70008540:	60fb      	str	r3, [r7, #12]
70008542:	2300      	movs	r3, #0
70008544:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
70008546:	687b      	ldr	r3, [r7, #4]
70008548:	681b      	ldr	r3, [r3, #0]
7000854a:	2100      	movs	r1, #0
7000854c:	4618      	mov	r0, r3
7000854e:	f002 f8ec 	bl	7000a72a <SDMMC_GetResponse>
70008552:	4603      	mov	r3, r0
70008554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70008558:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000855c:	d102      	bne.n	70008564 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
7000855e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70008562:	e02f      	b.n	700085c4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
70008564:	f107 030c 	add.w	r3, r7, #12
70008568:	4619      	mov	r1, r3
7000856a:	6878      	ldr	r0, [r7, #4]
7000856c:	f000 f82e 	bl	700085cc <SD_FindSCR>
70008570:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
70008572:	697b      	ldr	r3, [r7, #20]
70008574:	2b00      	cmp	r3, #0
70008576:	d001      	beq.n	7000857c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
70008578:	697b      	ldr	r3, [r7, #20]
7000857a:	e023      	b.n	700085c4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
7000857c:	693b      	ldr	r3, [r7, #16]
7000857e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70008582:	2b00      	cmp	r3, #0
70008584:	d01c      	beq.n	700085c0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70008586:	687b      	ldr	r3, [r7, #4]
70008588:	681a      	ldr	r2, [r3, #0]
7000858a:	687b      	ldr	r3, [r7, #4]
7000858c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000858e:	041b      	lsls	r3, r3, #16
70008590:	4619      	mov	r1, r3
70008592:	4610      	mov	r0, r2
70008594:	f002 f98c 	bl	7000a8b0 <SDMMC_CmdAppCommand>
70008598:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
7000859a:	697b      	ldr	r3, [r7, #20]
7000859c:	2b00      	cmp	r3, #0
7000859e:	d001      	beq.n	700085a4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
700085a0:	697b      	ldr	r3, [r7, #20]
700085a2:	e00f      	b.n	700085c4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
700085a4:	687b      	ldr	r3, [r7, #4]
700085a6:	681b      	ldr	r3, [r3, #0]
700085a8:	2100      	movs	r1, #0
700085aa:	4618      	mov	r0, r3
700085ac:	f002 f9c3 	bl	7000a936 <SDMMC_CmdBusWidth>
700085b0:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
700085b2:	697b      	ldr	r3, [r7, #20]
700085b4:	2b00      	cmp	r3, #0
700085b6:	d001      	beq.n	700085bc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
700085b8:	697b      	ldr	r3, [r7, #20]
700085ba:	e003      	b.n	700085c4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
700085bc:	2300      	movs	r3, #0
700085be:	e001      	b.n	700085c4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
700085c0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
700085c4:	4618      	mov	r0, r3
700085c6:	3718      	adds	r7, #24
700085c8:	46bd      	mov	sp, r7
700085ca:	bd80      	pop	{r7, pc}

700085cc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
700085cc:	b580      	push	{r7, lr}
700085ce:	b08e      	sub	sp, #56	@ 0x38
700085d0:	af00      	add	r7, sp, #0
700085d2:	6078      	str	r0, [r7, #4]
700085d4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
700085d6:	f7fa fa4f 	bl	70002a78 <HAL_GetTick>
700085da:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
700085dc:	2300      	movs	r3, #0
700085de:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
700085e0:	2300      	movs	r3, #0
700085e2:	60bb      	str	r3, [r7, #8]
700085e4:	2300      	movs	r3, #0
700085e6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
700085e8:	683b      	ldr	r3, [r7, #0]
700085ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
700085ec:	687b      	ldr	r3, [r7, #4]
700085ee:	681b      	ldr	r3, [r3, #0]
700085f0:	2108      	movs	r1, #8
700085f2:	4618      	mov	r0, r3
700085f4:	f002 f8d8 	bl	7000a7a8 <SDMMC_CmdBlockLength>
700085f8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
700085fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700085fc:	2b00      	cmp	r3, #0
700085fe:	d001      	beq.n	70008604 <SD_FindSCR+0x38>
  {
    return errorstate;
70008600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008602:	e0ad      	b.n	70008760 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
70008604:	687b      	ldr	r3, [r7, #4]
70008606:	681a      	ldr	r2, [r3, #0]
70008608:	687b      	ldr	r3, [r7, #4]
7000860a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000860c:	041b      	lsls	r3, r3, #16
7000860e:	4619      	mov	r1, r3
70008610:	4610      	mov	r0, r2
70008612:	f002 f94d 	bl	7000a8b0 <SDMMC_CmdAppCommand>
70008616:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
70008618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000861a:	2b00      	cmp	r3, #0
7000861c:	d001      	beq.n	70008622 <SD_FindSCR+0x56>
  {
    return errorstate;
7000861e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008620:	e09e      	b.n	70008760 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
70008622:	f04f 33ff 	mov.w	r3, #4294967295
70008626:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
70008628:	2308      	movs	r3, #8
7000862a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
7000862c:	2330      	movs	r3, #48	@ 0x30
7000862e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
70008630:	2302      	movs	r3, #2
70008632:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
70008634:	2300      	movs	r3, #0
70008636:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
70008638:	2301      	movs	r3, #1
7000863a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
7000863c:	687b      	ldr	r3, [r7, #4]
7000863e:	681b      	ldr	r3, [r3, #0]
70008640:	f107 0210 	add.w	r2, r7, #16
70008644:	4611      	mov	r1, r2
70008646:	4618      	mov	r0, r3
70008648:	f002 f882 	bl	7000a750 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
7000864c:	687b      	ldr	r3, [r7, #4]
7000864e:	681b      	ldr	r3, [r3, #0]
70008650:	4618      	mov	r0, r3
70008652:	f002 f993 	bl	7000a97c <SDMMC_CmdSendSCR>
70008656:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
70008658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000865a:	2b00      	cmp	r3, #0
7000865c:	d027      	beq.n	700086ae <SD_FindSCR+0xe2>
  {
    return errorstate;
7000865e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008660:	e07e      	b.n	70008760 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
70008662:	687b      	ldr	r3, [r7, #4]
70008664:	681b      	ldr	r3, [r3, #0]
70008666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70008668:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
7000866c:	2b00      	cmp	r3, #0
7000866e:	d113      	bne.n	70008698 <SD_FindSCR+0xcc>
70008670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70008672:	2b00      	cmp	r3, #0
70008674:	d110      	bne.n	70008698 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
70008676:	687b      	ldr	r3, [r7, #4]
70008678:	681b      	ldr	r3, [r3, #0]
7000867a:	4618      	mov	r0, r3
7000867c:	f001 fff2 	bl	7000a664 <SDMMC_ReadFIFO>
70008680:	4603      	mov	r3, r0
70008682:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
70008684:	687b      	ldr	r3, [r7, #4]
70008686:	681b      	ldr	r3, [r3, #0]
70008688:	4618      	mov	r0, r3
7000868a:	f001 ffeb 	bl	7000a664 <SDMMC_ReadFIFO>
7000868e:	4603      	mov	r3, r0
70008690:	60fb      	str	r3, [r7, #12]
      index++;
70008692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70008694:	3301      	adds	r3, #1
70008696:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
70008698:	f7fa f9ee 	bl	70002a78 <HAL_GetTick>
7000869c:	4602      	mov	r2, r0
7000869e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
700086a0:	1ad3      	subs	r3, r2, r3
700086a2:	f1b3 3fff 	cmp.w	r3, #4294967295
700086a6:	d102      	bne.n	700086ae <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
700086a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
700086ac:	e058      	b.n	70008760 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
700086ae:	687b      	ldr	r3, [r7, #4]
700086b0:	681b      	ldr	r3, [r3, #0]
700086b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700086b4:	f240 532a 	movw	r3, #1322	@ 0x52a
700086b8:	4013      	ands	r3, r2
700086ba:	2b00      	cmp	r3, #0
700086bc:	d0d1      	beq.n	70008662 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
700086be:	687b      	ldr	r3, [r7, #4]
700086c0:	681b      	ldr	r3, [r3, #0]
700086c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700086c4:	f003 0308 	and.w	r3, r3, #8
700086c8:	2b00      	cmp	r3, #0
700086ca:	d005      	beq.n	700086d8 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
700086cc:	687b      	ldr	r3, [r7, #4]
700086ce:	681b      	ldr	r3, [r3, #0]
700086d0:	2208      	movs	r2, #8
700086d2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
700086d4:	2308      	movs	r3, #8
700086d6:	e043      	b.n	70008760 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
700086d8:	687b      	ldr	r3, [r7, #4]
700086da:	681b      	ldr	r3, [r3, #0]
700086dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700086de:	f003 0302 	and.w	r3, r3, #2
700086e2:	2b00      	cmp	r3, #0
700086e4:	d005      	beq.n	700086f2 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
700086e6:	687b      	ldr	r3, [r7, #4]
700086e8:	681b      	ldr	r3, [r3, #0]
700086ea:	2202      	movs	r2, #2
700086ec:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
700086ee:	2302      	movs	r3, #2
700086f0:	e036      	b.n	70008760 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
700086f2:	687b      	ldr	r3, [r7, #4]
700086f4:	681b      	ldr	r3, [r3, #0]
700086f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700086f8:	f003 0320 	and.w	r3, r3, #32
700086fc:	2b00      	cmp	r3, #0
700086fe:	d005      	beq.n	7000870c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
70008700:	687b      	ldr	r3, [r7, #4]
70008702:	681b      	ldr	r3, [r3, #0]
70008704:	2220      	movs	r2, #32
70008706:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
70008708:	2320      	movs	r3, #32
7000870a:	e029      	b.n	70008760 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
7000870c:	687b      	ldr	r3, [r7, #4]
7000870e:	681b      	ldr	r3, [r3, #0]
70008710:	4a15      	ldr	r2, [pc, #84]	@ (70008768 <SD_FindSCR+0x19c>)
70008712:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
70008714:	68fb      	ldr	r3, [r7, #12]
70008716:	061a      	lsls	r2, r3, #24
70008718:	68fb      	ldr	r3, [r7, #12]
7000871a:	021b      	lsls	r3, r3, #8
7000871c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
70008720:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
70008722:	68fb      	ldr	r3, [r7, #12]
70008724:	0a1b      	lsrs	r3, r3, #8
70008726:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
7000872a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
7000872c:	68fb      	ldr	r3, [r7, #12]
7000872e:	0e1b      	lsrs	r3, r3, #24
70008730:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
70008732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70008734:	601a      	str	r2, [r3, #0]
    scr++;
70008736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70008738:	3304      	adds	r3, #4
7000873a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
7000873c:	68bb      	ldr	r3, [r7, #8]
7000873e:	061a      	lsls	r2, r3, #24
70008740:	68bb      	ldr	r3, [r7, #8]
70008742:	021b      	lsls	r3, r3, #8
70008744:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
70008748:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
7000874a:	68bb      	ldr	r3, [r7, #8]
7000874c:	0a1b      	lsrs	r3, r3, #8
7000874e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
70008752:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
70008754:	68bb      	ldr	r3, [r7, #8]
70008756:	0e1b      	lsrs	r3, r3, #24
70008758:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
7000875a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000875c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
7000875e:	2300      	movs	r3, #0
}
70008760:	4618      	mov	r0, r3
70008762:	3738      	adds	r7, #56	@ 0x38
70008764:	46bd      	mov	sp, r7
70008766:	bd80      	pop	{r7, pc}
70008768:	18000f3a 	.word	0x18000f3a

7000876c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
7000876c:	b580      	push	{r7, lr}
7000876e:	b086      	sub	sp, #24
70008770:	af00      	add	r7, sp, #0
70008772:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
70008774:	687b      	ldr	r3, [r7, #4]
70008776:	2b00      	cmp	r3, #0
70008778:	d101      	bne.n	7000877e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
7000877a:	2301      	movs	r3, #1
7000877c:	e1c3      	b.n	70008b06 <HAL_SPI_Init+0x39a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
7000877e:	687b      	ldr	r3, [r7, #4]
70008780:	681b      	ldr	r3, [r3, #0]
70008782:	4a64      	ldr	r2, [pc, #400]	@ (70008914 <HAL_SPI_Init+0x1a8>)
70008784:	4293      	cmp	r3, r2
70008786:	d004      	beq.n	70008792 <HAL_SPI_Init+0x26>
70008788:	687b      	ldr	r3, [r7, #4]
7000878a:	681b      	ldr	r3, [r3, #0]
7000878c:	4a62      	ldr	r2, [pc, #392]	@ (70008918 <HAL_SPI_Init+0x1ac>)
7000878e:	4293      	cmp	r3, r2
70008790:	e000      	b.n	70008794 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
70008792:	bf00      	nop
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
  }
#if (USE_SPI_CRC != 0UL)
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
70008794:	687b      	ldr	r3, [r7, #4]
70008796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008798:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000879c:	d103      	bne.n	700087a6 <HAL_SPI_Init+0x3a>
  {
    if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
7000879e:	687b      	ldr	r3, [r7, #4]
700087a0:	681b      	ldr	r3, [r3, #0]
700087a2:	4a5c      	ldr	r2, [pc, #368]	@ (70008914 <HAL_SPI_Init+0x1a8>)
700087a4:	4293      	cmp	r3, r2
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
700087a6:	687b      	ldr	r3, [r7, #4]
700087a8:	681b      	ldr	r3, [r3, #0]
700087aa:	4a5a      	ldr	r2, [pc, #360]	@ (70008914 <HAL_SPI_Init+0x1a8>)
700087ac:	4293      	cmp	r3, r2
700087ae:	d004      	beq.n	700087ba <HAL_SPI_Init+0x4e>
700087b0:	687b      	ldr	r3, [r7, #4]
700087b2:	681b      	ldr	r3, [r3, #0]
700087b4:	4a58      	ldr	r2, [pc, #352]	@ (70008918 <HAL_SPI_Init+0x1ac>)
700087b6:	4293      	cmp	r3, r2
700087b8:	d105      	bne.n	700087c6 <HAL_SPI_Init+0x5a>
700087ba:	687b      	ldr	r3, [r7, #4]
700087bc:	68db      	ldr	r3, [r3, #12]
700087be:	2b0f      	cmp	r3, #15
700087c0:	d901      	bls.n	700087c6 <HAL_SPI_Init+0x5a>
  {
    return HAL_ERROR;
700087c2:	2301      	movs	r3, #1
700087c4:	e19f      	b.n	70008b06 <HAL_SPI_Init+0x39a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
700087c6:	6878      	ldr	r0, [r7, #4]
700087c8:	f000 f9ae 	bl	70008b28 <SPI_GetPacketSize>
700087cc:	6138      	str	r0, [r7, #16]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
700087ce:	687b      	ldr	r3, [r7, #4]
700087d0:	681b      	ldr	r3, [r3, #0]
700087d2:	4a50      	ldr	r2, [pc, #320]	@ (70008914 <HAL_SPI_Init+0x1a8>)
700087d4:	4293      	cmp	r3, r2
700087d6:	d004      	beq.n	700087e2 <HAL_SPI_Init+0x76>
700087d8:	687b      	ldr	r3, [r7, #4]
700087da:	681b      	ldr	r3, [r3, #0]
700087dc:	4a4e      	ldr	r2, [pc, #312]	@ (70008918 <HAL_SPI_Init+0x1ac>)
700087de:	4293      	cmp	r3, r2
700087e0:	d102      	bne.n	700087e8 <HAL_SPI_Init+0x7c>
700087e2:	693b      	ldr	r3, [r7, #16]
700087e4:	2b08      	cmp	r3, #8
700087e6:	d816      	bhi.n	70008816 <HAL_SPI_Init+0xaa>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
700087e8:	687b      	ldr	r3, [r7, #4]
700087ea:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
700087ec:	4a4b      	ldr	r2, [pc, #300]	@ (7000891c <HAL_SPI_Init+0x1b0>)
700087ee:	4293      	cmp	r3, r2
700087f0:	d00e      	beq.n	70008810 <HAL_SPI_Init+0xa4>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
700087f2:	687b      	ldr	r3, [r7, #4]
700087f4:	681b      	ldr	r3, [r3, #0]
700087f6:	4a4a      	ldr	r2, [pc, #296]	@ (70008920 <HAL_SPI_Init+0x1b4>)
700087f8:	4293      	cmp	r3, r2
700087fa:	d009      	beq.n	70008810 <HAL_SPI_Init+0xa4>
700087fc:	687b      	ldr	r3, [r7, #4]
700087fe:	681b      	ldr	r3, [r3, #0]
70008800:	4a48      	ldr	r2, [pc, #288]	@ (70008924 <HAL_SPI_Init+0x1b8>)
70008802:	4293      	cmp	r3, r2
70008804:	d004      	beq.n	70008810 <HAL_SPI_Init+0xa4>
70008806:	687b      	ldr	r3, [r7, #4]
70008808:	681b      	ldr	r3, [r3, #0]
7000880a:	4a47      	ldr	r2, [pc, #284]	@ (70008928 <HAL_SPI_Init+0x1bc>)
7000880c:	4293      	cmp	r3, r2
7000880e:	d104      	bne.n	7000881a <HAL_SPI_Init+0xae>
70008810:	693b      	ldr	r3, [r7, #16]
70008812:	2b10      	cmp	r3, #16
70008814:	d901      	bls.n	7000881a <HAL_SPI_Init+0xae>
  {
    return HAL_ERROR;
70008816:	2301      	movs	r3, #1
70008818:	e175      	b.n	70008b06 <HAL_SPI_Init+0x39a>
  }
#if (USE_SPI_CRC != 0UL)
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
7000881a:	687b      	ldr	r3, [r7, #4]
7000881c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000881e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70008822:	d124      	bne.n	7000886e <HAL_SPI_Init+0x102>
  {
    /* Verify that the SPI instance supports CRC Length higher than 16bits */
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
70008824:	687b      	ldr	r3, [r7, #4]
70008826:	681b      	ldr	r3, [r3, #0]
70008828:	4a3a      	ldr	r2, [pc, #232]	@ (70008914 <HAL_SPI_Init+0x1a8>)
7000882a:	4293      	cmp	r3, r2
7000882c:	d004      	beq.n	70008838 <HAL_SPI_Init+0xcc>
7000882e:	687b      	ldr	r3, [r7, #4]
70008830:	681b      	ldr	r3, [r3, #0]
70008832:	4a39      	ldr	r2, [pc, #228]	@ (70008918 <HAL_SPI_Init+0x1ac>)
70008834:	4293      	cmp	r3, r2
70008836:	d106      	bne.n	70008846 <HAL_SPI_Init+0xda>
70008838:	687b      	ldr	r3, [r7, #4]
7000883a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000883c:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
70008840:	d901      	bls.n	70008846 <HAL_SPI_Init+0xda>
    {
      return HAL_ERROR;
70008842:	2301      	movs	r3, #1
70008844:	e15f      	b.n	70008b06 <HAL_SPI_Init+0x39a>
    }

    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
70008846:	687b      	ldr	r3, [r7, #4]
70008848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000884a:	2b00      	cmp	r3, #0
7000884c:	d104      	bne.n	70008858 <HAL_SPI_Init+0xec>
    {
      crc_length = (hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) << SPI_CFG1_CRCSIZE_Pos;
7000884e:	687b      	ldr	r3, [r7, #4]
70008850:	68db      	ldr	r3, [r3, #12]
70008852:	041b      	lsls	r3, r3, #16
70008854:	617b      	str	r3, [r7, #20]
70008856:	e002      	b.n	7000885e <HAL_SPI_Init+0xf2>
    }
    else
    {
      crc_length = hspi->Init.CRCLength;
70008858:	687b      	ldr	r3, [r7, #4]
7000885a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000885c:	617b      	str	r3, [r7, #20]

    /* Verify the correctness of polynom size */
    assert_param(IS_SPI_CRC_POLYNOMIAL_SIZE(hspi->Init.CRCPolynomial, crc_length));

    /* Verify that the CRC Length is higher than DataSize */
    if ((hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) > (crc_length >> SPI_CFG1_CRCSIZE_Pos))
7000885e:	687b      	ldr	r3, [r7, #4]
70008860:	68da      	ldr	r2, [r3, #12]
70008862:	697b      	ldr	r3, [r7, #20]
70008864:	0c1b      	lsrs	r3, r3, #16
70008866:	429a      	cmp	r2, r3
70008868:	d905      	bls.n	70008876 <HAL_SPI_Init+0x10a>
    {
      return HAL_ERROR;
7000886a:	2301      	movs	r3, #1
7000886c:	e14b      	b.n	70008b06 <HAL_SPI_Init+0x39a>
    }
  }
  else
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
7000886e:	687b      	ldr	r3, [r7, #4]
70008870:	68db      	ldr	r3, [r3, #12]
70008872:	041b      	lsls	r3, r3, #16
70008874:	617b      	str	r3, [r7, #20]
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
70008876:	687b      	ldr	r3, [r7, #4]
70008878:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
7000887c:	b2db      	uxtb	r3, r3
7000887e:	2b00      	cmp	r3, #0
70008880:	d106      	bne.n	70008890 <HAL_SPI_Init+0x124>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
70008882:	687b      	ldr	r3, [r7, #4]
70008884:	2200      	movs	r2, #0
70008886:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
7000888a:	6878      	ldr	r0, [r7, #4]
7000888c:	f7f9 f96a 	bl	70001b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
70008890:	687b      	ldr	r3, [r7, #4]
70008892:	2202      	movs	r2, #2
70008894:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
70008898:	687b      	ldr	r3, [r7, #4]
7000889a:	681b      	ldr	r3, [r3, #0]
7000889c:	681a      	ldr	r2, [r3, #0]
7000889e:	687b      	ldr	r3, [r7, #4]
700088a0:	681b      	ldr	r3, [r3, #0]
700088a2:	f022 0201 	bic.w	r2, r2, #1
700088a6:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
700088a8:	687b      	ldr	r3, [r7, #4]
700088aa:	699b      	ldr	r3, [r3, #24]
700088ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
700088b0:	d119      	bne.n	700088e6 <HAL_SPI_Init+0x17a>
700088b2:	687b      	ldr	r3, [r7, #4]
700088b4:	685b      	ldr	r3, [r3, #4]
700088b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700088ba:	d103      	bne.n	700088c4 <HAL_SPI_Init+0x158>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
700088bc:	687b      	ldr	r3, [r7, #4]
700088be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
700088c0:	2b00      	cmp	r3, #0
700088c2:	d008      	beq.n	700088d6 <HAL_SPI_Init+0x16a>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
700088c4:	687b      	ldr	r3, [r7, #4]
700088c6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
700088c8:	2b00      	cmp	r3, #0
700088ca:	d10c      	bne.n	700088e6 <HAL_SPI_Init+0x17a>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
700088cc:	687b      	ldr	r3, [r7, #4]
700088ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
700088d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
700088d4:	d107      	bne.n	700088e6 <HAL_SPI_Init+0x17a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
700088d6:	687b      	ldr	r3, [r7, #4]
700088d8:	681b      	ldr	r3, [r3, #0]
700088da:	681a      	ldr	r2, [r3, #0]
700088dc:	687b      	ldr	r3, [r7, #4]
700088de:	681b      	ldr	r3, [r3, #0]
700088e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
700088e4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
700088e6:	687b      	ldr	r3, [r7, #4]
700088e8:	685b      	ldr	r3, [r3, #4]
700088ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
700088ee:	2b00      	cmp	r3, #0
700088f0:	d01c      	beq.n	7000892c <HAL_SPI_Init+0x1c0>
700088f2:	687b      	ldr	r3, [r7, #4]
700088f4:	68db      	ldr	r3, [r3, #12]
700088f6:	2b06      	cmp	r3, #6
700088f8:	d918      	bls.n	7000892c <HAL_SPI_Init+0x1c0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
700088fa:	687b      	ldr	r3, [r7, #4]
700088fc:	681b      	ldr	r3, [r3, #0]
700088fe:	681b      	ldr	r3, [r3, #0]
70008900:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
70008904:	687b      	ldr	r3, [r7, #4]
70008906:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
70008908:	687b      	ldr	r3, [r7, #4]
7000890a:	681b      	ldr	r3, [r3, #0]
7000890c:	430a      	orrs	r2, r1
7000890e:	601a      	str	r2, [r3, #0]
70008910:	e014      	b.n	7000893c <HAL_SPI_Init+0x1d0>
70008912:	bf00      	nop
70008914:	42003400 	.word	0x42003400
70008918:	42005000 	.word	0x42005000
7000891c:	42003000 	.word	0x42003000
70008920:	40003800 	.word	0x40003800
70008924:	40003c00 	.word	0x40003c00
70008928:	58001400 	.word	0x58001400
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
7000892c:	687b      	ldr	r3, [r7, #4]
7000892e:	681b      	ldr	r3, [r3, #0]
70008930:	681a      	ldr	r2, [r3, #0]
70008932:	687b      	ldr	r3, [r7, #4]
70008934:	681b      	ldr	r3, [r3, #0]
70008936:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
7000893a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
7000893c:	687b      	ldr	r3, [r7, #4]
7000893e:	69da      	ldr	r2, [r3, #28]
70008940:	687b      	ldr	r3, [r7, #4]
70008942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008944:	431a      	orrs	r2, r3
70008946:	697b      	ldr	r3, [r7, #20]
70008948:	431a      	orrs	r2, r3
7000894a:	687b      	ldr	r3, [r7, #4]
7000894c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
7000894e:	ea42 0103 	orr.w	r1, r2, r3
70008952:	687b      	ldr	r3, [r7, #4]
70008954:	68da      	ldr	r2, [r3, #12]
70008956:	687b      	ldr	r3, [r7, #4]
70008958:	681b      	ldr	r3, [r3, #0]
7000895a:	430a      	orrs	r2, r1
7000895c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
7000895e:	687b      	ldr	r3, [r7, #4]
70008960:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70008962:	687b      	ldr	r3, [r7, #4]
70008964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70008966:	431a      	orrs	r2, r3
70008968:	687b      	ldr	r3, [r7, #4]
7000896a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000896c:	431a      	orrs	r2, r3
7000896e:	687b      	ldr	r3, [r7, #4]
70008970:	699b      	ldr	r3, [r3, #24]
70008972:	431a      	orrs	r2, r3
70008974:	687b      	ldr	r3, [r7, #4]
70008976:	691b      	ldr	r3, [r3, #16]
70008978:	431a      	orrs	r2, r3
7000897a:	687b      	ldr	r3, [r7, #4]
7000897c:	695b      	ldr	r3, [r3, #20]
7000897e:	431a      	orrs	r2, r3
70008980:	687b      	ldr	r3, [r7, #4]
70008982:	6a1b      	ldr	r3, [r3, #32]
70008984:	431a      	orrs	r2, r3
70008986:	687b      	ldr	r3, [r7, #4]
70008988:	685b      	ldr	r3, [r3, #4]
7000898a:	431a      	orrs	r2, r3
7000898c:	687b      	ldr	r3, [r7, #4]
7000898e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70008990:	431a      	orrs	r2, r3
70008992:	687b      	ldr	r3, [r7, #4]
70008994:	689b      	ldr	r3, [r3, #8]
70008996:	431a      	orrs	r2, r3
70008998:	687b      	ldr	r3, [r7, #4]
7000899a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
7000899c:	431a      	orrs	r2, r3
7000899e:	687b      	ldr	r3, [r7, #4]
700089a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700089a2:	431a      	orrs	r2, r3
700089a4:	687b      	ldr	r3, [r7, #4]
700089a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700089a8:	ea42 0103 	orr.w	r1, r2, r3
700089ac:	687b      	ldr	r3, [r7, #4]
700089ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
700089b0:	687b      	ldr	r3, [r7, #4]
700089b2:	681b      	ldr	r3, [r3, #0]
700089b4:	430a      	orrs	r2, r1
700089b6:	60da      	str	r2, [r3, #12]
                                   hspi->Init.ReadyMasterManagement   | hspi->Init.ReadyPolarity));

#if (USE_SPI_CRC != 0UL)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
700089b8:	687b      	ldr	r3, [r7, #4]
700089ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700089bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700089c0:	d173      	bne.n	70008aaa <HAL_SPI_Init+0x33e>
  {
    /* Initialize TXCRC Pattern Initial Value */
    if (hspi->Init.TxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
700089c2:	687b      	ldr	r3, [r7, #4]
700089c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700089c6:	2b01      	cmp	r3, #1
700089c8:	d108      	bne.n	700089dc <HAL_SPI_Init+0x270>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
700089ca:	687b      	ldr	r3, [r7, #4]
700089cc:	681b      	ldr	r3, [r3, #0]
700089ce:	681a      	ldr	r2, [r3, #0]
700089d0:	687b      	ldr	r3, [r7, #4]
700089d2:	681b      	ldr	r3, [r3, #0]
700089d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
700089d8:	601a      	str	r2, [r3, #0]
700089da:	e007      	b.n	700089ec <HAL_SPI_Init+0x280>
    }
    else
    {
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
700089dc:	687b      	ldr	r3, [r7, #4]
700089de:	681b      	ldr	r3, [r3, #0]
700089e0:	681a      	ldr	r2, [r3, #0]
700089e2:	687b      	ldr	r3, [r7, #4]
700089e4:	681b      	ldr	r3, [r3, #0]
700089e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
700089ea:	601a      	str	r2, [r3, #0]
    }

    /* Initialize RXCRC Pattern Initial Value */
    if (hspi->Init.RxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
700089ec:	687b      	ldr	r3, [r7, #4]
700089ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700089f0:	2b01      	cmp	r3, #1
700089f2:	d108      	bne.n	70008a06 <HAL_SPI_Init+0x29a>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
700089f4:	687b      	ldr	r3, [r7, #4]
700089f6:	681b      	ldr	r3, [r3, #0]
700089f8:	681a      	ldr	r2, [r3, #0]
700089fa:	687b      	ldr	r3, [r7, #4]
700089fc:	681b      	ldr	r3, [r3, #0]
700089fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
70008a02:	601a      	str	r2, [r3, #0]
70008a04:	e007      	b.n	70008a16 <HAL_SPI_Init+0x2aa>
    }
    else
    {
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
70008a06:	687b      	ldr	r3, [r7, #4]
70008a08:	681b      	ldr	r3, [r3, #0]
70008a0a:	681a      	ldr	r2, [r3, #0]
70008a0c:	687b      	ldr	r3, [r7, #4]
70008a0e:	681b      	ldr	r3, [r3, #0]
70008a10:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
70008a14:	601a      	str	r2, [r3, #0]
    }

    /* Enable 33/17 bits CRC computation */
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
70008a16:	687b      	ldr	r3, [r7, #4]
70008a18:	681b      	ldr	r3, [r3, #0]
70008a1a:	4a3d      	ldr	r2, [pc, #244]	@ (70008b10 <HAL_SPI_Init+0x3a4>)
70008a1c:	4293      	cmp	r3, r2
70008a1e:	d004      	beq.n	70008a2a <HAL_SPI_Init+0x2be>
70008a20:	687b      	ldr	r3, [r7, #4]
70008a22:	681b      	ldr	r3, [r3, #0]
70008a24:	4a3b      	ldr	r2, [pc, #236]	@ (70008b14 <HAL_SPI_Init+0x3a8>)
70008a26:	4293      	cmp	r3, r2
70008a28:	d103      	bne.n	70008a32 <HAL_SPI_Init+0x2c6>
70008a2a:	697b      	ldr	r3, [r7, #20]
70008a2c:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
70008a30:	d017      	beq.n	70008a62 <HAL_SPI_Init+0x2f6>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
70008a32:	687b      	ldr	r3, [r7, #4]
70008a34:	681b      	ldr	r3, [r3, #0]
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
70008a36:	4a38      	ldr	r2, [pc, #224]	@ (70008b18 <HAL_SPI_Init+0x3ac>)
70008a38:	4293      	cmp	r3, r2
70008a3a:	d00e      	beq.n	70008a5a <HAL_SPI_Init+0x2ee>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
70008a3c:	687b      	ldr	r3, [r7, #4]
70008a3e:	681b      	ldr	r3, [r3, #0]
70008a40:	4a36      	ldr	r2, [pc, #216]	@ (70008b1c <HAL_SPI_Init+0x3b0>)
70008a42:	4293      	cmp	r3, r2
70008a44:	d009      	beq.n	70008a5a <HAL_SPI_Init+0x2ee>
70008a46:	687b      	ldr	r3, [r7, #4]
70008a48:	681b      	ldr	r3, [r3, #0]
70008a4a:	4a35      	ldr	r2, [pc, #212]	@ (70008b20 <HAL_SPI_Init+0x3b4>)
70008a4c:	4293      	cmp	r3, r2
70008a4e:	d004      	beq.n	70008a5a <HAL_SPI_Init+0x2ee>
70008a50:	687b      	ldr	r3, [r7, #4]
70008a52:	681b      	ldr	r3, [r3, #0]
70008a54:	4a33      	ldr	r2, [pc, #204]	@ (70008b24 <HAL_SPI_Init+0x3b8>)
70008a56:	4293      	cmp	r3, r2
70008a58:	d111      	bne.n	70008a7e <HAL_SPI_Init+0x312>
70008a5a:	697b      	ldr	r3, [r7, #20]
70008a5c:	f5b3 1ff8 	cmp.w	r3, #2031616	@ 0x1f0000
70008a60:	d10d      	bne.n	70008a7e <HAL_SPI_Init+0x312>
    {
      /* Set SPI_CR1_CRC33_17 bit */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
70008a62:	687b      	ldr	r3, [r7, #4]
70008a64:	681b      	ldr	r3, [r3, #0]
70008a66:	681a      	ldr	r2, [r3, #0]
70008a68:	687b      	ldr	r3, [r7, #4]
70008a6a:	681b      	ldr	r3, [r3, #0]
70008a6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
70008a70:	601a      	str	r2, [r3, #0]
      /* Write CRC polynomial in SPI Register */
      WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
70008a72:	687b      	ldr	r3, [r7, #4]
70008a74:	681b      	ldr	r3, [r3, #0]
70008a76:	687a      	ldr	r2, [r7, #4]
70008a78:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
70008a7a:	641a      	str	r2, [r3, #64]	@ 0x40
70008a7c:	e015      	b.n	70008aaa <HAL_SPI_Init+0x33e>
    }
    else
    {
      /* Clear SPI_CR1_CRC33_17 bit */
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
70008a7e:	687b      	ldr	r3, [r7, #4]
70008a80:	681b      	ldr	r3, [r3, #0]
70008a82:	681a      	ldr	r2, [r3, #0]
70008a84:	687b      	ldr	r3, [r7, #4]
70008a86:	681b      	ldr	r3, [r3, #0]
70008a88:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
70008a8c:	601a      	str	r2, [r3, #0]

      /* Write CRC polynomial and set MSB bit at 1 in SPI Register */
      /* Set MSB is mandatory for a correct CRC computation        */
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
70008a8e:	697b      	ldr	r3, [r7, #20]
70008a90:	0c1b      	lsrs	r3, r3, #16
70008a92:	3301      	adds	r3, #1
70008a94:	2201      	movs	r2, #1
70008a96:	fa02 f303 	lsl.w	r3, r2, r3
70008a9a:	60fb      	str	r3, [r7, #12]
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
70008a9c:	687b      	ldr	r3, [r7, #4]
70008a9e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70008aa0:	687b      	ldr	r3, [r7, #4]
70008aa2:	681b      	ldr	r3, [r3, #0]
70008aa4:	68fa      	ldr	r2, [r7, #12]
70008aa6:	430a      	orrs	r2, r1
70008aa8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
70008aaa:	687b      	ldr	r3, [r7, #4]
70008aac:	685b      	ldr	r3, [r3, #4]
70008aae:	2b00      	cmp	r3, #0
70008ab0:	d107      	bne.n	70008ac2 <HAL_SPI_Init+0x356>
  {
#if (USE_SPI_CRC != 0UL)
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG);
70008ab2:	687b      	ldr	r3, [r7, #4]
70008ab4:	681b      	ldr	r3, [r3, #0]
70008ab6:	689a      	ldr	r2, [r3, #8]
70008ab8:	687b      	ldr	r3, [r7, #4]
70008aba:	681b      	ldr	r3, [r3, #0]
70008abc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
70008ac0:	609a      	str	r2, [r3, #8]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
70008ac2:	687b      	ldr	r3, [r7, #4]
70008ac4:	681b      	ldr	r3, [r3, #0]
70008ac6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
70008ac8:	687b      	ldr	r3, [r7, #4]
70008aca:	681b      	ldr	r3, [r3, #0]
70008acc:	f022 0201 	bic.w	r2, r2, #1
70008ad0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
70008ad2:	687b      	ldr	r3, [r7, #4]
70008ad4:	685b      	ldr	r3, [r3, #4]
70008ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70008ada:	2b00      	cmp	r3, #0
70008adc:	d00a      	beq.n	70008af4 <HAL_SPI_Init+0x388>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
70008ade:	687b      	ldr	r3, [r7, #4]
70008ae0:	681b      	ldr	r3, [r3, #0]
70008ae2:	68db      	ldr	r3, [r3, #12]
70008ae4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
70008ae8:	687b      	ldr	r3, [r7, #4]
70008aea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
70008aec:	687b      	ldr	r3, [r7, #4]
70008aee:	681b      	ldr	r3, [r3, #0]
70008af0:	430a      	orrs	r2, r1
70008af2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
70008af4:	687b      	ldr	r3, [r7, #4]
70008af6:	2200      	movs	r2, #0
70008af8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
70008afc:	687b      	ldr	r3, [r7, #4]
70008afe:	2201      	movs	r2, #1
70008b00:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
70008b04:	2300      	movs	r3, #0
}
70008b06:	4618      	mov	r0, r3
70008b08:	3718      	adds	r7, #24
70008b0a:	46bd      	mov	sp, r7
70008b0c:	bd80      	pop	{r7, pc}
70008b0e:	bf00      	nop
70008b10:	42003400 	.word	0x42003400
70008b14:	42005000 	.word	0x42005000
70008b18:	42003000 	.word	0x42003000
70008b1c:	40003800 	.word	0x40003800
70008b20:	40003c00 	.word	0x40003c00
70008b24:	58001400 	.word	0x58001400

70008b28 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
70008b28:	b480      	push	{r7}
70008b2a:	b085      	sub	sp, #20
70008b2c:	af00      	add	r7, sp, #0
70008b2e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
70008b30:	687b      	ldr	r3, [r7, #4]
70008b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70008b34:	095b      	lsrs	r3, r3, #5
70008b36:	3301      	adds	r3, #1
70008b38:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
70008b3a:	687b      	ldr	r3, [r7, #4]
70008b3c:	68db      	ldr	r3, [r3, #12]
70008b3e:	3301      	adds	r3, #1
70008b40:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
70008b42:	68bb      	ldr	r3, [r7, #8]
70008b44:	3307      	adds	r3, #7
70008b46:	08db      	lsrs	r3, r3, #3
70008b48:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
70008b4a:	68bb      	ldr	r3, [r7, #8]
70008b4c:	68fa      	ldr	r2, [r7, #12]
70008b4e:	fb02 f303 	mul.w	r3, r2, r3
}
70008b52:	4618      	mov	r0, r3
70008b54:	3714      	adds	r7, #20
70008b56:	46bd      	mov	sp, r7
70008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
70008b5c:	4770      	bx	lr

70008b5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
70008b5e:	b580      	push	{r7, lr}
70008b60:	b082      	sub	sp, #8
70008b62:	af00      	add	r7, sp, #0
70008b64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
70008b66:	687b      	ldr	r3, [r7, #4]
70008b68:	2b00      	cmp	r3, #0
70008b6a:	d101      	bne.n	70008b70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
70008b6c:	2301      	movs	r3, #1
70008b6e:	e049      	b.n	70008c04 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
70008b70:	687b      	ldr	r3, [r7, #4]
70008b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
70008b76:	b2db      	uxtb	r3, r3
70008b78:	2b00      	cmp	r3, #0
70008b7a:	d106      	bne.n	70008b8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
70008b7c:	687b      	ldr	r3, [r7, #4]
70008b7e:	2200      	movs	r2, #0
70008b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
70008b84:	6878      	ldr	r0, [r7, #4]
70008b86:	f7f9 fcc1 	bl	7000250c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
70008b8a:	687b      	ldr	r3, [r7, #4]
70008b8c:	2202      	movs	r2, #2
70008b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
70008b92:	687b      	ldr	r3, [r7, #4]
70008b94:	681a      	ldr	r2, [r3, #0]
70008b96:	687b      	ldr	r3, [r7, #4]
70008b98:	3304      	adds	r3, #4
70008b9a:	4619      	mov	r1, r3
70008b9c:	4610      	mov	r0, r2
70008b9e:	f000 fb83 	bl	700092a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
70008ba2:	687b      	ldr	r3, [r7, #4]
70008ba4:	2201      	movs	r2, #1
70008ba6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
70008baa:	687b      	ldr	r3, [r7, #4]
70008bac:	2201      	movs	r2, #1
70008bae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
70008bb2:	687b      	ldr	r3, [r7, #4]
70008bb4:	2201      	movs	r2, #1
70008bb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
70008bba:	687b      	ldr	r3, [r7, #4]
70008bbc:	2201      	movs	r2, #1
70008bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
70008bc2:	687b      	ldr	r3, [r7, #4]
70008bc4:	2201      	movs	r2, #1
70008bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
70008bca:	687b      	ldr	r3, [r7, #4]
70008bcc:	2201      	movs	r2, #1
70008bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
70008bd2:	687b      	ldr	r3, [r7, #4]
70008bd4:	2201      	movs	r2, #1
70008bd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
70008bda:	687b      	ldr	r3, [r7, #4]
70008bdc:	2201      	movs	r2, #1
70008bde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
70008be2:	687b      	ldr	r3, [r7, #4]
70008be4:	2201      	movs	r2, #1
70008be6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
70008bea:	687b      	ldr	r3, [r7, #4]
70008bec:	2201      	movs	r2, #1
70008bee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
70008bf2:	687b      	ldr	r3, [r7, #4]
70008bf4:	2201      	movs	r2, #1
70008bf6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
70008bfa:	687b      	ldr	r3, [r7, #4]
70008bfc:	2201      	movs	r2, #1
70008bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
70008c02:	2300      	movs	r3, #0
}
70008c04:	4618      	mov	r0, r3
70008c06:	3708      	adds	r7, #8
70008c08:	46bd      	mov	sp, r7
70008c0a:	bd80      	pop	{r7, pc}

70008c0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
70008c0c:	b480      	push	{r7}
70008c0e:	b085      	sub	sp, #20
70008c10:	af00      	add	r7, sp, #0
70008c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
70008c14:	687b      	ldr	r3, [r7, #4]
70008c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
70008c1a:	b2db      	uxtb	r3, r3
70008c1c:	2b01      	cmp	r3, #1
70008c1e:	d001      	beq.n	70008c24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
70008c20:	2301      	movs	r3, #1
70008c22:	e054      	b.n	70008cce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
70008c24:	687b      	ldr	r3, [r7, #4]
70008c26:	2202      	movs	r2, #2
70008c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
70008c2c:	687b      	ldr	r3, [r7, #4]
70008c2e:	681b      	ldr	r3, [r3, #0]
70008c30:	68da      	ldr	r2, [r3, #12]
70008c32:	687b      	ldr	r3, [r7, #4]
70008c34:	681b      	ldr	r3, [r3, #0]
70008c36:	f042 0201 	orr.w	r2, r2, #1
70008c3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
70008c3c:	687b      	ldr	r3, [r7, #4]
70008c3e:	681b      	ldr	r3, [r3, #0]
70008c40:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
70008c44:	d022      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c46:	687b      	ldr	r3, [r7, #4]
70008c48:	681b      	ldr	r3, [r3, #0]
70008c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70008c4e:	d01d      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c50:	687b      	ldr	r3, [r7, #4]
70008c52:	681b      	ldr	r3, [r3, #0]
70008c54:	4a21      	ldr	r2, [pc, #132]	@ (70008cdc <HAL_TIM_Base_Start_IT+0xd0>)
70008c56:	4293      	cmp	r3, r2
70008c58:	d018      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c5a:	687b      	ldr	r3, [r7, #4]
70008c5c:	681b      	ldr	r3, [r3, #0]
70008c5e:	4a20      	ldr	r2, [pc, #128]	@ (70008ce0 <HAL_TIM_Base_Start_IT+0xd4>)
70008c60:	4293      	cmp	r3, r2
70008c62:	d013      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c64:	687b      	ldr	r3, [r7, #4]
70008c66:	681b      	ldr	r3, [r3, #0]
70008c68:	4a1e      	ldr	r2, [pc, #120]	@ (70008ce4 <HAL_TIM_Base_Start_IT+0xd8>)
70008c6a:	4293      	cmp	r3, r2
70008c6c:	d00e      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c6e:	687b      	ldr	r3, [r7, #4]
70008c70:	681b      	ldr	r3, [r3, #0]
70008c72:	4a1d      	ldr	r2, [pc, #116]	@ (70008ce8 <HAL_TIM_Base_Start_IT+0xdc>)
70008c74:	4293      	cmp	r3, r2
70008c76:	d009      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c78:	687b      	ldr	r3, [r7, #4]
70008c7a:	681b      	ldr	r3, [r3, #0]
70008c7c:	4a1b      	ldr	r2, [pc, #108]	@ (70008cec <HAL_TIM_Base_Start_IT+0xe0>)
70008c7e:	4293      	cmp	r3, r2
70008c80:	d004      	beq.n	70008c8c <HAL_TIM_Base_Start_IT+0x80>
70008c82:	687b      	ldr	r3, [r7, #4]
70008c84:	681b      	ldr	r3, [r3, #0]
70008c86:	4a1a      	ldr	r2, [pc, #104]	@ (70008cf0 <HAL_TIM_Base_Start_IT+0xe4>)
70008c88:	4293      	cmp	r3, r2
70008c8a:	d115      	bne.n	70008cb8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
70008c8c:	687b      	ldr	r3, [r7, #4]
70008c8e:	681b      	ldr	r3, [r3, #0]
70008c90:	689a      	ldr	r2, [r3, #8]
70008c92:	4b18      	ldr	r3, [pc, #96]	@ (70008cf4 <HAL_TIM_Base_Start_IT+0xe8>)
70008c94:	4013      	ands	r3, r2
70008c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
70008c98:	68fb      	ldr	r3, [r7, #12]
70008c9a:	2b06      	cmp	r3, #6
70008c9c:	d015      	beq.n	70008cca <HAL_TIM_Base_Start_IT+0xbe>
70008c9e:	68fb      	ldr	r3, [r7, #12]
70008ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70008ca4:	d011      	beq.n	70008cca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
70008ca6:	687b      	ldr	r3, [r7, #4]
70008ca8:	681b      	ldr	r3, [r3, #0]
70008caa:	681a      	ldr	r2, [r3, #0]
70008cac:	687b      	ldr	r3, [r7, #4]
70008cae:	681b      	ldr	r3, [r3, #0]
70008cb0:	f042 0201 	orr.w	r2, r2, #1
70008cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
70008cb6:	e008      	b.n	70008cca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
70008cb8:	687b      	ldr	r3, [r7, #4]
70008cba:	681b      	ldr	r3, [r3, #0]
70008cbc:	681a      	ldr	r2, [r3, #0]
70008cbe:	687b      	ldr	r3, [r7, #4]
70008cc0:	681b      	ldr	r3, [r3, #0]
70008cc2:	f042 0201 	orr.w	r2, r2, #1
70008cc6:	601a      	str	r2, [r3, #0]
70008cc8:	e000      	b.n	70008ccc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
70008cca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
70008ccc:	2300      	movs	r3, #0
}
70008cce:	4618      	mov	r0, r3
70008cd0:	3714      	adds	r7, #20
70008cd2:	46bd      	mov	sp, r7
70008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
70008cd8:	4770      	bx	lr
70008cda:	bf00      	nop
70008cdc:	40000400 	.word	0x40000400
70008ce0:	40000800 	.word	0x40000800
70008ce4:	40000c00 	.word	0x40000c00
70008ce8:	42004c00 	.word	0x42004c00
70008cec:	40001800 	.word	0x40001800
70008cf0:	42004000 	.word	0x42004000
70008cf4:	00010007 	.word	0x00010007

70008cf8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
70008cf8:	b480      	push	{r7}
70008cfa:	b083      	sub	sp, #12
70008cfc:	af00      	add	r7, sp, #0
70008cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
70008d00:	687b      	ldr	r3, [r7, #4]
70008d02:	681b      	ldr	r3, [r3, #0]
70008d04:	68da      	ldr	r2, [r3, #12]
70008d06:	687b      	ldr	r3, [r7, #4]
70008d08:	681b      	ldr	r3, [r3, #0]
70008d0a:	f022 0201 	bic.w	r2, r2, #1
70008d0e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
70008d10:	687b      	ldr	r3, [r7, #4]
70008d12:	681b      	ldr	r3, [r3, #0]
70008d14:	6a1a      	ldr	r2, [r3, #32]
70008d16:	f241 1311 	movw	r3, #4369	@ 0x1111
70008d1a:	4013      	ands	r3, r2
70008d1c:	2b00      	cmp	r3, #0
70008d1e:	d10f      	bne.n	70008d40 <HAL_TIM_Base_Stop_IT+0x48>
70008d20:	687b      	ldr	r3, [r7, #4]
70008d22:	681b      	ldr	r3, [r3, #0]
70008d24:	6a1a      	ldr	r2, [r3, #32]
70008d26:	f244 4344 	movw	r3, #17476	@ 0x4444
70008d2a:	4013      	ands	r3, r2
70008d2c:	2b00      	cmp	r3, #0
70008d2e:	d107      	bne.n	70008d40 <HAL_TIM_Base_Stop_IT+0x48>
70008d30:	687b      	ldr	r3, [r7, #4]
70008d32:	681b      	ldr	r3, [r3, #0]
70008d34:	681a      	ldr	r2, [r3, #0]
70008d36:	687b      	ldr	r3, [r7, #4]
70008d38:	681b      	ldr	r3, [r3, #0]
70008d3a:	f022 0201 	bic.w	r2, r2, #1
70008d3e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
70008d40:	687b      	ldr	r3, [r7, #4]
70008d42:	2201      	movs	r2, #1
70008d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
70008d48:	2300      	movs	r3, #0
}
70008d4a:	4618      	mov	r0, r3
70008d4c:	370c      	adds	r7, #12
70008d4e:	46bd      	mov	sp, r7
70008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
70008d54:	4770      	bx	lr

70008d56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
70008d56:	b580      	push	{r7, lr}
70008d58:	b084      	sub	sp, #16
70008d5a:	af00      	add	r7, sp, #0
70008d5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
70008d5e:	687b      	ldr	r3, [r7, #4]
70008d60:	681b      	ldr	r3, [r3, #0]
70008d62:	68db      	ldr	r3, [r3, #12]
70008d64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
70008d66:	687b      	ldr	r3, [r7, #4]
70008d68:	681b      	ldr	r3, [r3, #0]
70008d6a:	691b      	ldr	r3, [r3, #16]
70008d6c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
70008d6e:	68bb      	ldr	r3, [r7, #8]
70008d70:	f003 0302 	and.w	r3, r3, #2
70008d74:	2b00      	cmp	r3, #0
70008d76:	d020      	beq.n	70008dba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
70008d78:	68fb      	ldr	r3, [r7, #12]
70008d7a:	f003 0302 	and.w	r3, r3, #2
70008d7e:	2b00      	cmp	r3, #0
70008d80:	d01b      	beq.n	70008dba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
70008d82:	687b      	ldr	r3, [r7, #4]
70008d84:	681b      	ldr	r3, [r3, #0]
70008d86:	f06f 0202 	mvn.w	r2, #2
70008d8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
70008d8c:	687b      	ldr	r3, [r7, #4]
70008d8e:	2201      	movs	r2, #1
70008d90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
70008d92:	687b      	ldr	r3, [r7, #4]
70008d94:	681b      	ldr	r3, [r3, #0]
70008d96:	699b      	ldr	r3, [r3, #24]
70008d98:	f003 0303 	and.w	r3, r3, #3
70008d9c:	2b00      	cmp	r3, #0
70008d9e:	d003      	beq.n	70008da8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
70008da0:	6878      	ldr	r0, [r7, #4]
70008da2:	f000 fa63 	bl	7000926c <HAL_TIM_IC_CaptureCallback>
70008da6:	e005      	b.n	70008db4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
70008da8:	6878      	ldr	r0, [r7, #4]
70008daa:	f000 fa55 	bl	70009258 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
70008dae:	6878      	ldr	r0, [r7, #4]
70008db0:	f000 fa66 	bl	70009280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
70008db4:	687b      	ldr	r3, [r7, #4]
70008db6:	2200      	movs	r2, #0
70008db8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
70008dba:	68bb      	ldr	r3, [r7, #8]
70008dbc:	f003 0304 	and.w	r3, r3, #4
70008dc0:	2b00      	cmp	r3, #0
70008dc2:	d020      	beq.n	70008e06 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
70008dc4:	68fb      	ldr	r3, [r7, #12]
70008dc6:	f003 0304 	and.w	r3, r3, #4
70008dca:	2b00      	cmp	r3, #0
70008dcc:	d01b      	beq.n	70008e06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
70008dce:	687b      	ldr	r3, [r7, #4]
70008dd0:	681b      	ldr	r3, [r3, #0]
70008dd2:	f06f 0204 	mvn.w	r2, #4
70008dd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
70008dd8:	687b      	ldr	r3, [r7, #4]
70008dda:	2202      	movs	r2, #2
70008ddc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
70008dde:	687b      	ldr	r3, [r7, #4]
70008de0:	681b      	ldr	r3, [r3, #0]
70008de2:	699b      	ldr	r3, [r3, #24]
70008de4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70008de8:	2b00      	cmp	r3, #0
70008dea:	d003      	beq.n	70008df4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
70008dec:	6878      	ldr	r0, [r7, #4]
70008dee:	f000 fa3d 	bl	7000926c <HAL_TIM_IC_CaptureCallback>
70008df2:	e005      	b.n	70008e00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
70008df4:	6878      	ldr	r0, [r7, #4]
70008df6:	f000 fa2f 	bl	70009258 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
70008dfa:	6878      	ldr	r0, [r7, #4]
70008dfc:	f000 fa40 	bl	70009280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
70008e00:	687b      	ldr	r3, [r7, #4]
70008e02:	2200      	movs	r2, #0
70008e04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
70008e06:	68bb      	ldr	r3, [r7, #8]
70008e08:	f003 0308 	and.w	r3, r3, #8
70008e0c:	2b00      	cmp	r3, #0
70008e0e:	d020      	beq.n	70008e52 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
70008e10:	68fb      	ldr	r3, [r7, #12]
70008e12:	f003 0308 	and.w	r3, r3, #8
70008e16:	2b00      	cmp	r3, #0
70008e18:	d01b      	beq.n	70008e52 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
70008e1a:	687b      	ldr	r3, [r7, #4]
70008e1c:	681b      	ldr	r3, [r3, #0]
70008e1e:	f06f 0208 	mvn.w	r2, #8
70008e22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
70008e24:	687b      	ldr	r3, [r7, #4]
70008e26:	2204      	movs	r2, #4
70008e28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
70008e2a:	687b      	ldr	r3, [r7, #4]
70008e2c:	681b      	ldr	r3, [r3, #0]
70008e2e:	69db      	ldr	r3, [r3, #28]
70008e30:	f003 0303 	and.w	r3, r3, #3
70008e34:	2b00      	cmp	r3, #0
70008e36:	d003      	beq.n	70008e40 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
70008e38:	6878      	ldr	r0, [r7, #4]
70008e3a:	f000 fa17 	bl	7000926c <HAL_TIM_IC_CaptureCallback>
70008e3e:	e005      	b.n	70008e4c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
70008e40:	6878      	ldr	r0, [r7, #4]
70008e42:	f000 fa09 	bl	70009258 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
70008e46:	6878      	ldr	r0, [r7, #4]
70008e48:	f000 fa1a 	bl	70009280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
70008e4c:	687b      	ldr	r3, [r7, #4]
70008e4e:	2200      	movs	r2, #0
70008e50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
70008e52:	68bb      	ldr	r3, [r7, #8]
70008e54:	f003 0310 	and.w	r3, r3, #16
70008e58:	2b00      	cmp	r3, #0
70008e5a:	d020      	beq.n	70008e9e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
70008e5c:	68fb      	ldr	r3, [r7, #12]
70008e5e:	f003 0310 	and.w	r3, r3, #16
70008e62:	2b00      	cmp	r3, #0
70008e64:	d01b      	beq.n	70008e9e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
70008e66:	687b      	ldr	r3, [r7, #4]
70008e68:	681b      	ldr	r3, [r3, #0]
70008e6a:	f06f 0210 	mvn.w	r2, #16
70008e6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
70008e70:	687b      	ldr	r3, [r7, #4]
70008e72:	2208      	movs	r2, #8
70008e74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
70008e76:	687b      	ldr	r3, [r7, #4]
70008e78:	681b      	ldr	r3, [r3, #0]
70008e7a:	69db      	ldr	r3, [r3, #28]
70008e7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70008e80:	2b00      	cmp	r3, #0
70008e82:	d003      	beq.n	70008e8c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
70008e84:	6878      	ldr	r0, [r7, #4]
70008e86:	f000 f9f1 	bl	7000926c <HAL_TIM_IC_CaptureCallback>
70008e8a:	e005      	b.n	70008e98 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
70008e8c:	6878      	ldr	r0, [r7, #4]
70008e8e:	f000 f9e3 	bl	70009258 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
70008e92:	6878      	ldr	r0, [r7, #4]
70008e94:	f000 f9f4 	bl	70009280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
70008e98:	687b      	ldr	r3, [r7, #4]
70008e9a:	2200      	movs	r2, #0
70008e9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
70008e9e:	68bb      	ldr	r3, [r7, #8]
70008ea0:	f003 0301 	and.w	r3, r3, #1
70008ea4:	2b00      	cmp	r3, #0
70008ea6:	d00c      	beq.n	70008ec2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
70008ea8:	68fb      	ldr	r3, [r7, #12]
70008eaa:	f003 0301 	and.w	r3, r3, #1
70008eae:	2b00      	cmp	r3, #0
70008eb0:	d007      	beq.n	70008ec2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
70008eb2:	687b      	ldr	r3, [r7, #4]
70008eb4:	681b      	ldr	r3, [r3, #0]
70008eb6:	f06f 0201 	mvn.w	r2, #1
70008eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
70008ebc:	6878      	ldr	r0, [r7, #4]
70008ebe:	f000 f9c1 	bl	70009244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
70008ec2:	68bb      	ldr	r3, [r7, #8]
70008ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70008ec8:	2b00      	cmp	r3, #0
70008eca:	d104      	bne.n	70008ed6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
70008ecc:	68bb      	ldr	r3, [r7, #8]
70008ece:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
70008ed2:	2b00      	cmp	r3, #0
70008ed4:	d00c      	beq.n	70008ef0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
70008ed6:	68fb      	ldr	r3, [r7, #12]
70008ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70008edc:	2b00      	cmp	r3, #0
70008ede:	d007      	beq.n	70008ef0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
70008ee0:	687b      	ldr	r3, [r7, #4]
70008ee2:	681b      	ldr	r3, [r3, #0]
70008ee4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
70008ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
70008eea:	6878      	ldr	r0, [r7, #4]
70008eec:	f000 fbbc 	bl	70009668 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
70008ef0:	68bb      	ldr	r3, [r7, #8]
70008ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70008ef6:	2b00      	cmp	r3, #0
70008ef8:	d00c      	beq.n	70008f14 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
70008efa:	68fb      	ldr	r3, [r7, #12]
70008efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70008f00:	2b00      	cmp	r3, #0
70008f02:	d007      	beq.n	70008f14 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
70008f04:	687b      	ldr	r3, [r7, #4]
70008f06:	681b      	ldr	r3, [r3, #0]
70008f08:	f46f 7280 	mvn.w	r2, #256	@ 0x100
70008f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
70008f0e:	6878      	ldr	r0, [r7, #4]
70008f10:	f000 fbb4 	bl	7000967c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
70008f14:	68bb      	ldr	r3, [r7, #8]
70008f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70008f1a:	2b00      	cmp	r3, #0
70008f1c:	d00c      	beq.n	70008f38 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
70008f1e:	68fb      	ldr	r3, [r7, #12]
70008f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70008f24:	2b00      	cmp	r3, #0
70008f26:	d007      	beq.n	70008f38 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
70008f28:	687b      	ldr	r3, [r7, #4]
70008f2a:	681b      	ldr	r3, [r3, #0]
70008f2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
70008f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
70008f32:	6878      	ldr	r0, [r7, #4]
70008f34:	f000 f9ae 	bl	70009294 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
70008f38:	68bb      	ldr	r3, [r7, #8]
70008f3a:	f003 0320 	and.w	r3, r3, #32
70008f3e:	2b00      	cmp	r3, #0
70008f40:	d00c      	beq.n	70008f5c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
70008f42:	68fb      	ldr	r3, [r7, #12]
70008f44:	f003 0320 	and.w	r3, r3, #32
70008f48:	2b00      	cmp	r3, #0
70008f4a:	d007      	beq.n	70008f5c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
70008f4c:	687b      	ldr	r3, [r7, #4]
70008f4e:	681b      	ldr	r3, [r3, #0]
70008f50:	f06f 0220 	mvn.w	r2, #32
70008f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
70008f56:	6878      	ldr	r0, [r7, #4]
70008f58:	f000 fb7c 	bl	70009654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
70008f5c:	68bb      	ldr	r3, [r7, #8]
70008f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70008f62:	2b00      	cmp	r3, #0
70008f64:	d00c      	beq.n	70008f80 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
70008f66:	68fb      	ldr	r3, [r7, #12]
70008f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70008f6c:	2b00      	cmp	r3, #0
70008f6e:	d007      	beq.n	70008f80 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
70008f70:	687b      	ldr	r3, [r7, #4]
70008f72:	681b      	ldr	r3, [r3, #0]
70008f74:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
70008f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
70008f7a:	6878      	ldr	r0, [r7, #4]
70008f7c:	f000 fb88 	bl	70009690 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
70008f80:	68bb      	ldr	r3, [r7, #8]
70008f82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70008f86:	2b00      	cmp	r3, #0
70008f88:	d00c      	beq.n	70008fa4 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
70008f8a:	68fb      	ldr	r3, [r7, #12]
70008f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70008f90:	2b00      	cmp	r3, #0
70008f92:	d007      	beq.n	70008fa4 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
70008f94:	687b      	ldr	r3, [r7, #4]
70008f96:	681b      	ldr	r3, [r3, #0]
70008f98:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
70008f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
70008f9e:	6878      	ldr	r0, [r7, #4]
70008fa0:	f000 fb80 	bl	700096a4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
70008fa4:	68bb      	ldr	r3, [r7, #8]
70008fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70008faa:	2b00      	cmp	r3, #0
70008fac:	d00c      	beq.n	70008fc8 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
70008fae:	68fb      	ldr	r3, [r7, #12]
70008fb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70008fb4:	2b00      	cmp	r3, #0
70008fb6:	d007      	beq.n	70008fc8 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
70008fb8:	687b      	ldr	r3, [r7, #4]
70008fba:	681b      	ldr	r3, [r3, #0]
70008fbc:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
70008fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
70008fc2:	6878      	ldr	r0, [r7, #4]
70008fc4:	f000 fb78 	bl	700096b8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
70008fc8:	68bb      	ldr	r3, [r7, #8]
70008fca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70008fce:	2b00      	cmp	r3, #0
70008fd0:	d00c      	beq.n	70008fec <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
70008fd2:	68fb      	ldr	r3, [r7, #12]
70008fd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70008fd8:	2b00      	cmp	r3, #0
70008fda:	d007      	beq.n	70008fec <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
70008fdc:	687b      	ldr	r3, [r7, #4]
70008fde:	681b      	ldr	r3, [r3, #0]
70008fe0:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
70008fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
70008fe6:	6878      	ldr	r0, [r7, #4]
70008fe8:	f000 fb70 	bl	700096cc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
70008fec:	bf00      	nop
70008fee:	3710      	adds	r7, #16
70008ff0:	46bd      	mov	sp, r7
70008ff2:	bd80      	pop	{r7, pc}

70008ff4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
70008ff4:	b580      	push	{r7, lr}
70008ff6:	b084      	sub	sp, #16
70008ff8:	af00      	add	r7, sp, #0
70008ffa:	6078      	str	r0, [r7, #4]
70008ffc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
70008ffe:	2300      	movs	r3, #0
70009000:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
70009002:	687b      	ldr	r3, [r7, #4]
70009004:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
70009008:	2b01      	cmp	r3, #1
7000900a:	d101      	bne.n	70009010 <HAL_TIM_ConfigClockSource+0x1c>
7000900c:	2302      	movs	r3, #2
7000900e:	e104      	b.n	7000921a <HAL_TIM_ConfigClockSource+0x226>
70009010:	687b      	ldr	r3, [r7, #4]
70009012:	2201      	movs	r2, #1
70009014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
70009018:	687b      	ldr	r3, [r7, #4]
7000901a:	2202      	movs	r2, #2
7000901c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
70009020:	687b      	ldr	r3, [r7, #4]
70009022:	681b      	ldr	r3, [r3, #0]
70009024:	689b      	ldr	r3, [r3, #8]
70009026:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
70009028:	68ba      	ldr	r2, [r7, #8]
7000902a:	4b7e      	ldr	r3, [pc, #504]	@ (70009224 <HAL_TIM_ConfigClockSource+0x230>)
7000902c:	4013      	ands	r3, r2
7000902e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
70009030:	68bb      	ldr	r3, [r7, #8]
70009032:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
70009036:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
70009038:	687b      	ldr	r3, [r7, #4]
7000903a:	681b      	ldr	r3, [r3, #0]
7000903c:	68ba      	ldr	r2, [r7, #8]
7000903e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
70009040:	683b      	ldr	r3, [r7, #0]
70009042:	681b      	ldr	r3, [r3, #0]
70009044:	f1b3 1f20 	cmp.w	r3, #2097184	@ 0x200020
70009048:	f000 80d1 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000904c:	f1b3 1f20 	cmp.w	r3, #2097184	@ 0x200020
70009050:	f200 80d6 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009054:	4a74      	ldr	r2, [pc, #464]	@ (70009228 <HAL_TIM_ConfigClockSource+0x234>)
70009056:	4293      	cmp	r3, r2
70009058:	f000 80c9 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000905c:	4a72      	ldr	r2, [pc, #456]	@ (70009228 <HAL_TIM_ConfigClockSource+0x234>)
7000905e:	4293      	cmp	r3, r2
70009060:	f200 80ce 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009064:	4a71      	ldr	r2, [pc, #452]	@ (7000922c <HAL_TIM_ConfigClockSource+0x238>)
70009066:	4293      	cmp	r3, r2
70009068:	f000 80c1 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000906c:	4a6f      	ldr	r2, [pc, #444]	@ (7000922c <HAL_TIM_ConfigClockSource+0x238>)
7000906e:	4293      	cmp	r3, r2
70009070:	f200 80c6 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009074:	4a6e      	ldr	r2, [pc, #440]	@ (70009230 <HAL_TIM_ConfigClockSource+0x23c>)
70009076:	4293      	cmp	r3, r2
70009078:	f000 80b9 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000907c:	4a6c      	ldr	r2, [pc, #432]	@ (70009230 <HAL_TIM_ConfigClockSource+0x23c>)
7000907e:	4293      	cmp	r3, r2
70009080:	f200 80be 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009084:	4a6b      	ldr	r2, [pc, #428]	@ (70009234 <HAL_TIM_ConfigClockSource+0x240>)
70009086:	4293      	cmp	r3, r2
70009088:	f000 80b1 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000908c:	4a69      	ldr	r2, [pc, #420]	@ (70009234 <HAL_TIM_ConfigClockSource+0x240>)
7000908e:	4293      	cmp	r3, r2
70009090:	f200 80b6 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009094:	4a68      	ldr	r2, [pc, #416]	@ (70009238 <HAL_TIM_ConfigClockSource+0x244>)
70009096:	4293      	cmp	r3, r2
70009098:	f000 80a9 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000909c:	4a66      	ldr	r2, [pc, #408]	@ (70009238 <HAL_TIM_ConfigClockSource+0x244>)
7000909e:	4293      	cmp	r3, r2
700090a0:	f200 80ae 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
700090a4:	4a65      	ldr	r2, [pc, #404]	@ (7000923c <HAL_TIM_ConfigClockSource+0x248>)
700090a6:	4293      	cmp	r3, r2
700090a8:	f000 80a1 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
700090ac:	4a63      	ldr	r2, [pc, #396]	@ (7000923c <HAL_TIM_ConfigClockSource+0x248>)
700090ae:	4293      	cmp	r3, r2
700090b0:	f200 80a6 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
700090b4:	4a62      	ldr	r2, [pc, #392]	@ (70009240 <HAL_TIM_ConfigClockSource+0x24c>)
700090b6:	4293      	cmp	r3, r2
700090b8:	f000 8099 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
700090bc:	4a60      	ldr	r2, [pc, #384]	@ (70009240 <HAL_TIM_ConfigClockSource+0x24c>)
700090be:	4293      	cmp	r3, r2
700090c0:	f200 809e 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
700090c4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
700090c8:	f000 8091 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
700090cc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
700090d0:	f200 8096 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
700090d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700090d8:	f000 8089 	beq.w	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
700090dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700090e0:	f200 808e 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
700090e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700090e8:	d03e      	beq.n	70009168 <HAL_TIM_ConfigClockSource+0x174>
700090ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700090ee:	f200 8087 	bhi.w	70009200 <HAL_TIM_ConfigClockSource+0x20c>
700090f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700090f6:	f000 8086 	beq.w	70009206 <HAL_TIM_ConfigClockSource+0x212>
700090fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700090fe:	d87f      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009100:	2b70      	cmp	r3, #112	@ 0x70
70009102:	d01a      	beq.n	7000913a <HAL_TIM_ConfigClockSource+0x146>
70009104:	2b70      	cmp	r3, #112	@ 0x70
70009106:	d87b      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009108:	2b60      	cmp	r3, #96	@ 0x60
7000910a:	d050      	beq.n	700091ae <HAL_TIM_ConfigClockSource+0x1ba>
7000910c:	2b60      	cmp	r3, #96	@ 0x60
7000910e:	d877      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009110:	2b50      	cmp	r3, #80	@ 0x50
70009112:	d03c      	beq.n	7000918e <HAL_TIM_ConfigClockSource+0x19a>
70009114:	2b50      	cmp	r3, #80	@ 0x50
70009116:	d873      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009118:	2b40      	cmp	r3, #64	@ 0x40
7000911a:	d058      	beq.n	700091ce <HAL_TIM_ConfigClockSource+0x1da>
7000911c:	2b40      	cmp	r3, #64	@ 0x40
7000911e:	d86f      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009120:	2b30      	cmp	r3, #48	@ 0x30
70009122:	d064      	beq.n	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
70009124:	2b30      	cmp	r3, #48	@ 0x30
70009126:	d86b      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009128:	2b20      	cmp	r3, #32
7000912a:	d060      	beq.n	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
7000912c:	2b20      	cmp	r3, #32
7000912e:	d867      	bhi.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
70009130:	2b00      	cmp	r3, #0
70009132:	d05c      	beq.n	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
70009134:	2b10      	cmp	r3, #16
70009136:	d05a      	beq.n	700091ee <HAL_TIM_ConfigClockSource+0x1fa>
70009138:	e062      	b.n	70009200 <HAL_TIM_ConfigClockSource+0x20c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
7000913a:	687b      	ldr	r3, [r7, #4]
7000913c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
7000913e:	683b      	ldr	r3, [r7, #0]
70009140:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
70009142:	683b      	ldr	r3, [r7, #0]
70009144:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
70009146:	683b      	ldr	r3, [r7, #0]
70009148:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
7000914a:	f000 f9d9 	bl	70009500 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
7000914e:	687b      	ldr	r3, [r7, #4]
70009150:	681b      	ldr	r3, [r3, #0]
70009152:	689b      	ldr	r3, [r3, #8]
70009154:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
70009156:	68bb      	ldr	r3, [r7, #8]
70009158:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
7000915c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
7000915e:	687b      	ldr	r3, [r7, #4]
70009160:	681b      	ldr	r3, [r3, #0]
70009162:	68ba      	ldr	r2, [r7, #8]
70009164:	609a      	str	r2, [r3, #8]
      break;
70009166:	e04f      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
70009168:	687b      	ldr	r3, [r7, #4]
7000916a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
7000916c:	683b      	ldr	r3, [r7, #0]
7000916e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
70009170:	683b      	ldr	r3, [r7, #0]
70009172:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
70009174:	683b      	ldr	r3, [r7, #0]
70009176:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
70009178:	f000 f9c2 	bl	70009500 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
7000917c:	687b      	ldr	r3, [r7, #4]
7000917e:	681b      	ldr	r3, [r3, #0]
70009180:	689a      	ldr	r2, [r3, #8]
70009182:	687b      	ldr	r3, [r7, #4]
70009184:	681b      	ldr	r3, [r3, #0]
70009186:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
7000918a:	609a      	str	r2, [r3, #8]
      break;
7000918c:	e03c      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
7000918e:	687b      	ldr	r3, [r7, #4]
70009190:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
70009192:	683b      	ldr	r3, [r7, #0]
70009194:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
70009196:	683b      	ldr	r3, [r7, #0]
70009198:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
7000919a:	461a      	mov	r2, r3
7000919c:	f000 f932 	bl	70009404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
700091a0:	687b      	ldr	r3, [r7, #4]
700091a2:	681b      	ldr	r3, [r3, #0]
700091a4:	2150      	movs	r1, #80	@ 0x50
700091a6:	4618      	mov	r0, r3
700091a8:	f000 f98c 	bl	700094c4 <TIM_ITRx_SetConfig>
      break;
700091ac:	e02c      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
700091ae:	687b      	ldr	r3, [r7, #4]
700091b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
700091b2:	683b      	ldr	r3, [r7, #0]
700091b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
700091b6:	683b      	ldr	r3, [r7, #0]
700091b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
700091ba:	461a      	mov	r2, r3
700091bc:	f000 f951 	bl	70009462 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
700091c0:	687b      	ldr	r3, [r7, #4]
700091c2:	681b      	ldr	r3, [r3, #0]
700091c4:	2160      	movs	r1, #96	@ 0x60
700091c6:	4618      	mov	r0, r3
700091c8:	f000 f97c 	bl	700094c4 <TIM_ITRx_SetConfig>
      break;
700091cc:	e01c      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
700091ce:	687b      	ldr	r3, [r7, #4]
700091d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
700091d2:	683b      	ldr	r3, [r7, #0]
700091d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
700091d6:	683b      	ldr	r3, [r7, #0]
700091d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
700091da:	461a      	mov	r2, r3
700091dc:	f000 f912 	bl	70009404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
700091e0:	687b      	ldr	r3, [r7, #4]
700091e2:	681b      	ldr	r3, [r3, #0]
700091e4:	2140      	movs	r1, #64	@ 0x40
700091e6:	4618      	mov	r0, r3
700091e8:	f000 f96c 	bl	700094c4 <TIM_ITRx_SetConfig>
      break;
700091ec:	e00c      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>
    case TIM_CLOCKSOURCE_ITR14:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
700091ee:	687b      	ldr	r3, [r7, #4]
700091f0:	681a      	ldr	r2, [r3, #0]
700091f2:	683b      	ldr	r3, [r7, #0]
700091f4:	681b      	ldr	r3, [r3, #0]
700091f6:	4619      	mov	r1, r3
700091f8:	4610      	mov	r0, r2
700091fa:	f000 f963 	bl	700094c4 <TIM_ITRx_SetConfig>
      break;
700091fe:	e003      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>
    }

    default:
      status = HAL_ERROR;
70009200:	2301      	movs	r3, #1
70009202:	73fb      	strb	r3, [r7, #15]
      break;
70009204:	e000      	b.n	70009208 <HAL_TIM_ConfigClockSource+0x214>
      break;
70009206:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
70009208:	687b      	ldr	r3, [r7, #4]
7000920a:	2201      	movs	r2, #1
7000920c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
70009210:	687b      	ldr	r3, [r7, #4]
70009212:	2200      	movs	r2, #0
70009214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
70009218:	7bfb      	ldrb	r3, [r7, #15]
}
7000921a:	4618      	mov	r0, r3
7000921c:	3710      	adds	r7, #16
7000921e:	46bd      	mov	sp, r7
70009220:	bd80      	pop	{r7, pc}
70009222:	bf00      	nop
70009224:	ffceff88 	.word	0xffceff88
70009228:	00200010 	.word	0x00200010
7000922c:	00100070 	.word	0x00100070
70009230:	00100060 	.word	0x00100060
70009234:	00100050 	.word	0x00100050
70009238:	00100040 	.word	0x00100040
7000923c:	00100030 	.word	0x00100030
70009240:	00100020 	.word	0x00100020

70009244 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
70009244:	b480      	push	{r7}
70009246:	b083      	sub	sp, #12
70009248:	af00      	add	r7, sp, #0
7000924a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
7000924c:	bf00      	nop
7000924e:	370c      	adds	r7, #12
70009250:	46bd      	mov	sp, r7
70009252:	f85d 7b04 	ldr.w	r7, [sp], #4
70009256:	4770      	bx	lr

70009258 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
70009258:	b480      	push	{r7}
7000925a:	b083      	sub	sp, #12
7000925c:	af00      	add	r7, sp, #0
7000925e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
70009260:	bf00      	nop
70009262:	370c      	adds	r7, #12
70009264:	46bd      	mov	sp, r7
70009266:	f85d 7b04 	ldr.w	r7, [sp], #4
7000926a:	4770      	bx	lr

7000926c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
7000926c:	b480      	push	{r7}
7000926e:	b083      	sub	sp, #12
70009270:	af00      	add	r7, sp, #0
70009272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
70009274:	bf00      	nop
70009276:	370c      	adds	r7, #12
70009278:	46bd      	mov	sp, r7
7000927a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000927e:	4770      	bx	lr

70009280 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
70009280:	b480      	push	{r7}
70009282:	b083      	sub	sp, #12
70009284:	af00      	add	r7, sp, #0
70009286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
70009288:	bf00      	nop
7000928a:	370c      	adds	r7, #12
7000928c:	46bd      	mov	sp, r7
7000928e:	f85d 7b04 	ldr.w	r7, [sp], #4
70009292:	4770      	bx	lr

70009294 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
70009294:	b480      	push	{r7}
70009296:	b083      	sub	sp, #12
70009298:	af00      	add	r7, sp, #0
7000929a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
7000929c:	bf00      	nop
7000929e:	370c      	adds	r7, #12
700092a0:	46bd      	mov	sp, r7
700092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
700092a6:	4770      	bx	lr

700092a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
700092a8:	b480      	push	{r7}
700092aa:	b085      	sub	sp, #20
700092ac:	af00      	add	r7, sp, #0
700092ae:	6078      	str	r0, [r7, #4]
700092b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
700092b2:	687b      	ldr	r3, [r7, #4]
700092b4:	681b      	ldr	r3, [r3, #0]
700092b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
700092b8:	687b      	ldr	r3, [r7, #4]
700092ba:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
700092be:	d00f      	beq.n	700092e0 <TIM_Base_SetConfig+0x38>
700092c0:	687b      	ldr	r3, [r7, #4]
700092c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
700092c6:	d00b      	beq.n	700092e0 <TIM_Base_SetConfig+0x38>
700092c8:	687b      	ldr	r3, [r7, #4]
700092ca:	4a44      	ldr	r2, [pc, #272]	@ (700093dc <TIM_Base_SetConfig+0x134>)
700092cc:	4293      	cmp	r3, r2
700092ce:	d007      	beq.n	700092e0 <TIM_Base_SetConfig+0x38>
700092d0:	687b      	ldr	r3, [r7, #4]
700092d2:	4a43      	ldr	r2, [pc, #268]	@ (700093e0 <TIM_Base_SetConfig+0x138>)
700092d4:	4293      	cmp	r3, r2
700092d6:	d003      	beq.n	700092e0 <TIM_Base_SetConfig+0x38>
700092d8:	687b      	ldr	r3, [r7, #4]
700092da:	4a42      	ldr	r2, [pc, #264]	@ (700093e4 <TIM_Base_SetConfig+0x13c>)
700092dc:	4293      	cmp	r3, r2
700092de:	d108      	bne.n	700092f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
700092e0:	68fb      	ldr	r3, [r7, #12]
700092e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
700092e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
700092e8:	683b      	ldr	r3, [r7, #0]
700092ea:	685b      	ldr	r3, [r3, #4]
700092ec:	68fa      	ldr	r2, [r7, #12]
700092ee:	4313      	orrs	r3, r2
700092f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
700092f2:	687b      	ldr	r3, [r7, #4]
700092f4:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
700092f8:	d02b      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
700092fa:	687b      	ldr	r3, [r7, #4]
700092fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70009300:	d027      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
70009302:	687b      	ldr	r3, [r7, #4]
70009304:	4a35      	ldr	r2, [pc, #212]	@ (700093dc <TIM_Base_SetConfig+0x134>)
70009306:	4293      	cmp	r3, r2
70009308:	d023      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
7000930a:	687b      	ldr	r3, [r7, #4]
7000930c:	4a34      	ldr	r2, [pc, #208]	@ (700093e0 <TIM_Base_SetConfig+0x138>)
7000930e:	4293      	cmp	r3, r2
70009310:	d01f      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
70009312:	687b      	ldr	r3, [r7, #4]
70009314:	4a33      	ldr	r2, [pc, #204]	@ (700093e4 <TIM_Base_SetConfig+0x13c>)
70009316:	4293      	cmp	r3, r2
70009318:	d01b      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
7000931a:	687b      	ldr	r3, [r7, #4]
7000931c:	4a32      	ldr	r2, [pc, #200]	@ (700093e8 <TIM_Base_SetConfig+0x140>)
7000931e:	4293      	cmp	r3, r2
70009320:	d017      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
70009322:	687b      	ldr	r3, [r7, #4]
70009324:	4a31      	ldr	r2, [pc, #196]	@ (700093ec <TIM_Base_SetConfig+0x144>)
70009326:	4293      	cmp	r3, r2
70009328:	d013      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
7000932a:	687b      	ldr	r3, [r7, #4]
7000932c:	4a30      	ldr	r2, [pc, #192]	@ (700093f0 <TIM_Base_SetConfig+0x148>)
7000932e:	4293      	cmp	r3, r2
70009330:	d00f      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
70009332:	687b      	ldr	r3, [r7, #4]
70009334:	4a2f      	ldr	r2, [pc, #188]	@ (700093f4 <TIM_Base_SetConfig+0x14c>)
70009336:	4293      	cmp	r3, r2
70009338:	d00b      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
7000933a:	687b      	ldr	r3, [r7, #4]
7000933c:	4a2e      	ldr	r2, [pc, #184]	@ (700093f8 <TIM_Base_SetConfig+0x150>)
7000933e:	4293      	cmp	r3, r2
70009340:	d007      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
70009342:	687b      	ldr	r3, [r7, #4]
70009344:	4a2d      	ldr	r2, [pc, #180]	@ (700093fc <TIM_Base_SetConfig+0x154>)
70009346:	4293      	cmp	r3, r2
70009348:	d003      	beq.n	70009352 <TIM_Base_SetConfig+0xaa>
7000934a:	687b      	ldr	r3, [r7, #4]
7000934c:	4a2c      	ldr	r2, [pc, #176]	@ (70009400 <TIM_Base_SetConfig+0x158>)
7000934e:	4293      	cmp	r3, r2
70009350:	d108      	bne.n	70009364 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
70009352:	68fb      	ldr	r3, [r7, #12]
70009354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
70009358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
7000935a:	683b      	ldr	r3, [r7, #0]
7000935c:	68db      	ldr	r3, [r3, #12]
7000935e:	68fa      	ldr	r2, [r7, #12]
70009360:	4313      	orrs	r3, r2
70009362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
70009364:	68fb      	ldr	r3, [r7, #12]
70009366:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
7000936a:	683b      	ldr	r3, [r7, #0]
7000936c:	695b      	ldr	r3, [r3, #20]
7000936e:	4313      	orrs	r3, r2
70009370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
70009372:	687b      	ldr	r3, [r7, #4]
70009374:	68fa      	ldr	r2, [r7, #12]
70009376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
70009378:	683b      	ldr	r3, [r7, #0]
7000937a:	689a      	ldr	r2, [r3, #8]
7000937c:	687b      	ldr	r3, [r7, #4]
7000937e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
70009380:	683b      	ldr	r3, [r7, #0]
70009382:	681a      	ldr	r2, [r3, #0]
70009384:	687b      	ldr	r3, [r7, #4]
70009386:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
70009388:	687b      	ldr	r3, [r7, #4]
7000938a:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
7000938e:	d00b      	beq.n	700093a8 <TIM_Base_SetConfig+0x100>
70009390:	687b      	ldr	r3, [r7, #4]
70009392:	4a19      	ldr	r2, [pc, #100]	@ (700093f8 <TIM_Base_SetConfig+0x150>)
70009394:	4293      	cmp	r3, r2
70009396:	d007      	beq.n	700093a8 <TIM_Base_SetConfig+0x100>
70009398:	687b      	ldr	r3, [r7, #4]
7000939a:	4a18      	ldr	r2, [pc, #96]	@ (700093fc <TIM_Base_SetConfig+0x154>)
7000939c:	4293      	cmp	r3, r2
7000939e:	d003      	beq.n	700093a8 <TIM_Base_SetConfig+0x100>
700093a0:	687b      	ldr	r3, [r7, #4]
700093a2:	4a17      	ldr	r2, [pc, #92]	@ (70009400 <TIM_Base_SetConfig+0x158>)
700093a4:	4293      	cmp	r3, r2
700093a6:	d103      	bne.n	700093b0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
700093a8:	683b      	ldr	r3, [r7, #0]
700093aa:	691a      	ldr	r2, [r3, #16]
700093ac:	687b      	ldr	r3, [r7, #4]
700093ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
700093b0:	687b      	ldr	r3, [r7, #4]
700093b2:	2201      	movs	r2, #1
700093b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
700093b6:	687b      	ldr	r3, [r7, #4]
700093b8:	691b      	ldr	r3, [r3, #16]
700093ba:	f003 0301 	and.w	r3, r3, #1
700093be:	2b01      	cmp	r3, #1
700093c0:	d105      	bne.n	700093ce <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
700093c2:	687b      	ldr	r3, [r7, #4]
700093c4:	691b      	ldr	r3, [r3, #16]
700093c6:	f023 0201 	bic.w	r2, r3, #1
700093ca:	687b      	ldr	r3, [r7, #4]
700093cc:	611a      	str	r2, [r3, #16]
  }
}
700093ce:	bf00      	nop
700093d0:	3714      	adds	r7, #20
700093d2:	46bd      	mov	sp, r7
700093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
700093d8:	4770      	bx	lr
700093da:	bf00      	nop
700093dc:	40000400 	.word	0x40000400
700093e0:	40000800 	.word	0x40000800
700093e4:	40000c00 	.word	0x40000c00
700093e8:	42004c00 	.word	0x42004c00
700093ec:	40001800 	.word	0x40001800
700093f0:	40001c00 	.word	0x40001c00
700093f4:	40002000 	.word	0x40002000
700093f8:	42004000 	.word	0x42004000
700093fc:	42004400 	.word	0x42004400
70009400:	42004800 	.word	0x42004800

70009404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
70009404:	b480      	push	{r7}
70009406:	b087      	sub	sp, #28
70009408:	af00      	add	r7, sp, #0
7000940a:	60f8      	str	r0, [r7, #12]
7000940c:	60b9      	str	r1, [r7, #8]
7000940e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
70009410:	68fb      	ldr	r3, [r7, #12]
70009412:	6a1b      	ldr	r3, [r3, #32]
70009414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
70009416:	68fb      	ldr	r3, [r7, #12]
70009418:	6a1b      	ldr	r3, [r3, #32]
7000941a:	f023 0201 	bic.w	r2, r3, #1
7000941e:	68fb      	ldr	r3, [r7, #12]
70009420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
70009422:	68fb      	ldr	r3, [r7, #12]
70009424:	699b      	ldr	r3, [r3, #24]
70009426:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
70009428:	693b      	ldr	r3, [r7, #16]
7000942a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
7000942e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
70009430:	687b      	ldr	r3, [r7, #4]
70009432:	011b      	lsls	r3, r3, #4
70009434:	693a      	ldr	r2, [r7, #16]
70009436:	4313      	orrs	r3, r2
70009438:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
7000943a:	697b      	ldr	r3, [r7, #20]
7000943c:	f023 030a 	bic.w	r3, r3, #10
70009440:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
70009442:	697a      	ldr	r2, [r7, #20]
70009444:	68bb      	ldr	r3, [r7, #8]
70009446:	4313      	orrs	r3, r2
70009448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
7000944a:	68fb      	ldr	r3, [r7, #12]
7000944c:	693a      	ldr	r2, [r7, #16]
7000944e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
70009450:	68fb      	ldr	r3, [r7, #12]
70009452:	697a      	ldr	r2, [r7, #20]
70009454:	621a      	str	r2, [r3, #32]
}
70009456:	bf00      	nop
70009458:	371c      	adds	r7, #28
7000945a:	46bd      	mov	sp, r7
7000945c:	f85d 7b04 	ldr.w	r7, [sp], #4
70009460:	4770      	bx	lr

70009462 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
70009462:	b480      	push	{r7}
70009464:	b087      	sub	sp, #28
70009466:	af00      	add	r7, sp, #0
70009468:	60f8      	str	r0, [r7, #12]
7000946a:	60b9      	str	r1, [r7, #8]
7000946c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
7000946e:	68fb      	ldr	r3, [r7, #12]
70009470:	6a1b      	ldr	r3, [r3, #32]
70009472:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
70009474:	68fb      	ldr	r3, [r7, #12]
70009476:	6a1b      	ldr	r3, [r3, #32]
70009478:	f023 0210 	bic.w	r2, r3, #16
7000947c:	68fb      	ldr	r3, [r7, #12]
7000947e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
70009480:	68fb      	ldr	r3, [r7, #12]
70009482:	699b      	ldr	r3, [r3, #24]
70009484:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
70009486:	693b      	ldr	r3, [r7, #16]
70009488:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
7000948c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
7000948e:	687b      	ldr	r3, [r7, #4]
70009490:	031b      	lsls	r3, r3, #12
70009492:	693a      	ldr	r2, [r7, #16]
70009494:	4313      	orrs	r3, r2
70009496:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
70009498:	697b      	ldr	r3, [r7, #20]
7000949a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
7000949e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
700094a0:	68bb      	ldr	r3, [r7, #8]
700094a2:	011b      	lsls	r3, r3, #4
700094a4:	697a      	ldr	r2, [r7, #20]
700094a6:	4313      	orrs	r3, r2
700094a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
700094aa:	68fb      	ldr	r3, [r7, #12]
700094ac:	693a      	ldr	r2, [r7, #16]
700094ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
700094b0:	68fb      	ldr	r3, [r7, #12]
700094b2:	697a      	ldr	r2, [r7, #20]
700094b4:	621a      	str	r2, [r3, #32]
}
700094b6:	bf00      	nop
700094b8:	371c      	adds	r7, #28
700094ba:	46bd      	mov	sp, r7
700094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
700094c0:	4770      	bx	lr
	...

700094c4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
700094c4:	b480      	push	{r7}
700094c6:	b085      	sub	sp, #20
700094c8:	af00      	add	r7, sp, #0
700094ca:	6078      	str	r0, [r7, #4]
700094cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
700094ce:	687b      	ldr	r3, [r7, #4]
700094d0:	689b      	ldr	r3, [r3, #8]
700094d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
700094d4:	68fa      	ldr	r2, [r7, #12]
700094d6:	4b09      	ldr	r3, [pc, #36]	@ (700094fc <TIM_ITRx_SetConfig+0x38>)
700094d8:	4013      	ands	r3, r2
700094da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
700094dc:	683a      	ldr	r2, [r7, #0]
700094de:	68fb      	ldr	r3, [r7, #12]
700094e0:	4313      	orrs	r3, r2
700094e2:	f043 0307 	orr.w	r3, r3, #7
700094e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
700094e8:	687b      	ldr	r3, [r7, #4]
700094ea:	68fa      	ldr	r2, [r7, #12]
700094ec:	609a      	str	r2, [r3, #8]
}
700094ee:	bf00      	nop
700094f0:	3714      	adds	r7, #20
700094f2:	46bd      	mov	sp, r7
700094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
700094f8:	4770      	bx	lr
700094fa:	bf00      	nop
700094fc:	ffcfff8f 	.word	0xffcfff8f

70009500 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
70009500:	b480      	push	{r7}
70009502:	b087      	sub	sp, #28
70009504:	af00      	add	r7, sp, #0
70009506:	60f8      	str	r0, [r7, #12]
70009508:	60b9      	str	r1, [r7, #8]
7000950a:	607a      	str	r2, [r7, #4]
7000950c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
7000950e:	68fb      	ldr	r3, [r7, #12]
70009510:	689b      	ldr	r3, [r3, #8]
70009512:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
70009514:	697b      	ldr	r3, [r7, #20]
70009516:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
7000951a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
7000951c:	683b      	ldr	r3, [r7, #0]
7000951e:	021a      	lsls	r2, r3, #8
70009520:	687b      	ldr	r3, [r7, #4]
70009522:	431a      	orrs	r2, r3
70009524:	68bb      	ldr	r3, [r7, #8]
70009526:	4313      	orrs	r3, r2
70009528:	697a      	ldr	r2, [r7, #20]
7000952a:	4313      	orrs	r3, r2
7000952c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
7000952e:	68fb      	ldr	r3, [r7, #12]
70009530:	697a      	ldr	r2, [r7, #20]
70009532:	609a      	str	r2, [r3, #8]
}
70009534:	bf00      	nop
70009536:	371c      	adds	r7, #28
70009538:	46bd      	mov	sp, r7
7000953a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000953e:	4770      	bx	lr

70009540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
70009540:	b480      	push	{r7}
70009542:	b085      	sub	sp, #20
70009544:	af00      	add	r7, sp, #0
70009546:	6078      	str	r0, [r7, #4]
70009548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
7000954a:	687b      	ldr	r3, [r7, #4]
7000954c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
70009550:	2b01      	cmp	r3, #1
70009552:	d101      	bne.n	70009558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
70009554:	2302      	movs	r3, #2
70009556:	e068      	b.n	7000962a <HAL_TIMEx_MasterConfigSynchronization+0xea>
70009558:	687b      	ldr	r3, [r7, #4]
7000955a:	2201      	movs	r2, #1
7000955c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
70009560:	687b      	ldr	r3, [r7, #4]
70009562:	2202      	movs	r2, #2
70009564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
70009568:	687b      	ldr	r3, [r7, #4]
7000956a:	681b      	ldr	r3, [r3, #0]
7000956c:	685b      	ldr	r3, [r3, #4]
7000956e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
70009570:	687b      	ldr	r3, [r7, #4]
70009572:	681b      	ldr	r3, [r3, #0]
70009574:	689b      	ldr	r3, [r3, #8]
70009576:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
70009578:	687b      	ldr	r3, [r7, #4]
7000957a:	681b      	ldr	r3, [r3, #0]
7000957c:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
70009580:	d108      	bne.n	70009594 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
70009582:	68fb      	ldr	r3, [r7, #12]
70009584:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
70009588:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
7000958a:	683b      	ldr	r3, [r7, #0]
7000958c:	685b      	ldr	r3, [r3, #4]
7000958e:	68fa      	ldr	r2, [r7, #12]
70009590:	4313      	orrs	r3, r2
70009592:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
70009594:	68fa      	ldr	r2, [r7, #12]
70009596:	4b28      	ldr	r3, [pc, #160]	@ (70009638 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
70009598:	4013      	ands	r3, r2
7000959a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
7000959c:	683b      	ldr	r3, [r7, #0]
7000959e:	681b      	ldr	r3, [r3, #0]
700095a0:	68fa      	ldr	r2, [r7, #12]
700095a2:	4313      	orrs	r3, r2
700095a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
700095a6:	687b      	ldr	r3, [r7, #4]
700095a8:	681b      	ldr	r3, [r3, #0]
700095aa:	68fa      	ldr	r2, [r7, #12]
700095ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
700095ae:	687b      	ldr	r3, [r7, #4]
700095b0:	681b      	ldr	r3, [r3, #0]
700095b2:	f1b3 4f84 	cmp.w	r3, #1107296256	@ 0x42000000
700095b6:	d022      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095b8:	687b      	ldr	r3, [r7, #4]
700095ba:	681b      	ldr	r3, [r3, #0]
700095bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
700095c0:	d01d      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095c2:	687b      	ldr	r3, [r7, #4]
700095c4:	681b      	ldr	r3, [r3, #0]
700095c6:	4a1d      	ldr	r2, [pc, #116]	@ (7000963c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
700095c8:	4293      	cmp	r3, r2
700095ca:	d018      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095cc:	687b      	ldr	r3, [r7, #4]
700095ce:	681b      	ldr	r3, [r3, #0]
700095d0:	4a1b      	ldr	r2, [pc, #108]	@ (70009640 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
700095d2:	4293      	cmp	r3, r2
700095d4:	d013      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095d6:	687b      	ldr	r3, [r7, #4]
700095d8:	681b      	ldr	r3, [r3, #0]
700095da:	4a1a      	ldr	r2, [pc, #104]	@ (70009644 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
700095dc:	4293      	cmp	r3, r2
700095de:	d00e      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095e0:	687b      	ldr	r3, [r7, #4]
700095e2:	681b      	ldr	r3, [r3, #0]
700095e4:	4a18      	ldr	r2, [pc, #96]	@ (70009648 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
700095e6:	4293      	cmp	r3, r2
700095e8:	d009      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095ea:	687b      	ldr	r3, [r7, #4]
700095ec:	681b      	ldr	r3, [r3, #0]
700095ee:	4a17      	ldr	r2, [pc, #92]	@ (7000964c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
700095f0:	4293      	cmp	r3, r2
700095f2:	d004      	beq.n	700095fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
700095f4:	687b      	ldr	r3, [r7, #4]
700095f6:	681b      	ldr	r3, [r3, #0]
700095f8:	4a15      	ldr	r2, [pc, #84]	@ (70009650 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
700095fa:	4293      	cmp	r3, r2
700095fc:	d10c      	bne.n	70009618 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
700095fe:	68bb      	ldr	r3, [r7, #8]
70009600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70009604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
70009606:	683b      	ldr	r3, [r7, #0]
70009608:	689b      	ldr	r3, [r3, #8]
7000960a:	68ba      	ldr	r2, [r7, #8]
7000960c:	4313      	orrs	r3, r2
7000960e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
70009610:	687b      	ldr	r3, [r7, #4]
70009612:	681b      	ldr	r3, [r3, #0]
70009614:	68ba      	ldr	r2, [r7, #8]
70009616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
70009618:	687b      	ldr	r3, [r7, #4]
7000961a:	2201      	movs	r2, #1
7000961c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
70009620:	687b      	ldr	r3, [r7, #4]
70009622:	2200      	movs	r2, #0
70009624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
70009628:	2300      	movs	r3, #0
}
7000962a:	4618      	mov	r0, r3
7000962c:	3714      	adds	r7, #20
7000962e:	46bd      	mov	sp, r7
70009630:	f85d 7b04 	ldr.w	r7, [sp], #4
70009634:	4770      	bx	lr
70009636:	bf00      	nop
70009638:	fdffff8f 	.word	0xfdffff8f
7000963c:	40000400 	.word	0x40000400
70009640:	40000800 	.word	0x40000800
70009644:	40000c00 	.word	0x40000c00
70009648:	42004c00 	.word	0x42004c00
7000964c:	40001800 	.word	0x40001800
70009650:	42004000 	.word	0x42004000

70009654 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
70009654:	b480      	push	{r7}
70009656:	b083      	sub	sp, #12
70009658:	af00      	add	r7, sp, #0
7000965a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
7000965c:	bf00      	nop
7000965e:	370c      	adds	r7, #12
70009660:	46bd      	mov	sp, r7
70009662:	f85d 7b04 	ldr.w	r7, [sp], #4
70009666:	4770      	bx	lr

70009668 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
70009668:	b480      	push	{r7}
7000966a:	b083      	sub	sp, #12
7000966c:	af00      	add	r7, sp, #0
7000966e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
70009670:	bf00      	nop
70009672:	370c      	adds	r7, #12
70009674:	46bd      	mov	sp, r7
70009676:	f85d 7b04 	ldr.w	r7, [sp], #4
7000967a:	4770      	bx	lr

7000967c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
7000967c:	b480      	push	{r7}
7000967e:	b083      	sub	sp, #12
70009680:	af00      	add	r7, sp, #0
70009682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
70009684:	bf00      	nop
70009686:	370c      	adds	r7, #12
70009688:	46bd      	mov	sp, r7
7000968a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000968e:	4770      	bx	lr

70009690 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
70009690:	b480      	push	{r7}
70009692:	b083      	sub	sp, #12
70009694:	af00      	add	r7, sp, #0
70009696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
70009698:	bf00      	nop
7000969a:	370c      	adds	r7, #12
7000969c:	46bd      	mov	sp, r7
7000969e:	f85d 7b04 	ldr.w	r7, [sp], #4
700096a2:	4770      	bx	lr

700096a4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
700096a4:	b480      	push	{r7}
700096a6:	b083      	sub	sp, #12
700096a8:	af00      	add	r7, sp, #0
700096aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
700096ac:	bf00      	nop
700096ae:	370c      	adds	r7, #12
700096b0:	46bd      	mov	sp, r7
700096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
700096b6:	4770      	bx	lr

700096b8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
700096b8:	b480      	push	{r7}
700096ba:	b083      	sub	sp, #12
700096bc:	af00      	add	r7, sp, #0
700096be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
700096c0:	bf00      	nop
700096c2:	370c      	adds	r7, #12
700096c4:	46bd      	mov	sp, r7
700096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
700096ca:	4770      	bx	lr

700096cc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
700096cc:	b480      	push	{r7}
700096ce:	b083      	sub	sp, #12
700096d0:	af00      	add	r7, sp, #0
700096d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
700096d4:	bf00      	nop
700096d6:	370c      	adds	r7, #12
700096d8:	46bd      	mov	sp, r7
700096da:	f85d 7b04 	ldr.w	r7, [sp], #4
700096de:	4770      	bx	lr

700096e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
700096e0:	b580      	push	{r7, lr}
700096e2:	b082      	sub	sp, #8
700096e4:	af00      	add	r7, sp, #0
700096e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
700096e8:	687b      	ldr	r3, [r7, #4]
700096ea:	2b00      	cmp	r3, #0
700096ec:	d101      	bne.n	700096f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
700096ee:	2301      	movs	r3, #1
700096f0:	e042      	b.n	70009778 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
700096f2:	687b      	ldr	r3, [r7, #4]
700096f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
700096f8:	2b00      	cmp	r3, #0
700096fa:	d106      	bne.n	7000970a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
700096fc:	687b      	ldr	r3, [r7, #4]
700096fe:	2200      	movs	r2, #0
70009700:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
70009704:	6878      	ldr	r0, [r7, #4]
70009706:	f7f9 f80b 	bl	70002720 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
7000970a:	687b      	ldr	r3, [r7, #4]
7000970c:	2224      	movs	r2, #36	@ 0x24
7000970e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
70009712:	687b      	ldr	r3, [r7, #4]
70009714:	681b      	ldr	r3, [r3, #0]
70009716:	681a      	ldr	r2, [r3, #0]
70009718:	687b      	ldr	r3, [r7, #4]
7000971a:	681b      	ldr	r3, [r3, #0]
7000971c:	f022 0201 	bic.w	r2, r2, #1
70009720:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
70009722:	687b      	ldr	r3, [r7, #4]
70009724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70009726:	2b00      	cmp	r3, #0
70009728:	d002      	beq.n	70009730 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
7000972a:	6878      	ldr	r0, [r7, #4]
7000972c:	f000 fc4c 	bl	70009fc8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
70009730:	6878      	ldr	r0, [r7, #4]
70009732:	f000 f8b3 	bl	7000989c <UART_SetConfig>
70009736:	4603      	mov	r3, r0
70009738:	2b01      	cmp	r3, #1
7000973a:	d101      	bne.n	70009740 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
7000973c:	2301      	movs	r3, #1
7000973e:	e01b      	b.n	70009778 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
70009740:	687b      	ldr	r3, [r7, #4]
70009742:	681b      	ldr	r3, [r3, #0]
70009744:	685a      	ldr	r2, [r3, #4]
70009746:	687b      	ldr	r3, [r7, #4]
70009748:	681b      	ldr	r3, [r3, #0]
7000974a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
7000974e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
70009750:	687b      	ldr	r3, [r7, #4]
70009752:	681b      	ldr	r3, [r3, #0]
70009754:	689a      	ldr	r2, [r3, #8]
70009756:	687b      	ldr	r3, [r7, #4]
70009758:	681b      	ldr	r3, [r3, #0]
7000975a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
7000975e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
70009760:	687b      	ldr	r3, [r7, #4]
70009762:	681b      	ldr	r3, [r3, #0]
70009764:	681a      	ldr	r2, [r3, #0]
70009766:	687b      	ldr	r3, [r7, #4]
70009768:	681b      	ldr	r3, [r3, #0]
7000976a:	f042 0201 	orr.w	r2, r2, #1
7000976e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
70009770:	6878      	ldr	r0, [r7, #4]
70009772:	f000 fccb 	bl	7000a10c <UART_CheckIdleState>
70009776:	4603      	mov	r3, r0
}
70009778:	4618      	mov	r0, r3
7000977a:	3708      	adds	r7, #8
7000977c:	46bd      	mov	sp, r7
7000977e:	bd80      	pop	{r7, pc}

70009780 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
70009780:	b580      	push	{r7, lr}
70009782:	b08a      	sub	sp, #40	@ 0x28
70009784:	af02      	add	r7, sp, #8
70009786:	60f8      	str	r0, [r7, #12]
70009788:	60b9      	str	r1, [r7, #8]
7000978a:	603b      	str	r3, [r7, #0]
7000978c:	4613      	mov	r3, r2
7000978e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
70009790:	68fb      	ldr	r3, [r7, #12]
70009792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70009796:	2b20      	cmp	r3, #32
70009798:	d17b      	bne.n	70009892 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
7000979a:	68bb      	ldr	r3, [r7, #8]
7000979c:	2b00      	cmp	r3, #0
7000979e:	d002      	beq.n	700097a6 <HAL_UART_Transmit+0x26>
700097a0:	88fb      	ldrh	r3, [r7, #6]
700097a2:	2b00      	cmp	r3, #0
700097a4:	d101      	bne.n	700097aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
700097a6:	2301      	movs	r3, #1
700097a8:	e074      	b.n	70009894 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
700097aa:	68fb      	ldr	r3, [r7, #12]
700097ac:	2200      	movs	r2, #0
700097ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
700097b2:	68fb      	ldr	r3, [r7, #12]
700097b4:	2221      	movs	r2, #33	@ 0x21
700097b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
700097ba:	f7f9 f95d 	bl	70002a78 <HAL_GetTick>
700097be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
700097c0:	68fb      	ldr	r3, [r7, #12]
700097c2:	88fa      	ldrh	r2, [r7, #6]
700097c4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
700097c8:	68fb      	ldr	r3, [r7, #12]
700097ca:	88fa      	ldrh	r2, [r7, #6]
700097cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
700097d0:	68fb      	ldr	r3, [r7, #12]
700097d2:	689b      	ldr	r3, [r3, #8]
700097d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700097d8:	d108      	bne.n	700097ec <HAL_UART_Transmit+0x6c>
700097da:	68fb      	ldr	r3, [r7, #12]
700097dc:	691b      	ldr	r3, [r3, #16]
700097de:	2b00      	cmp	r3, #0
700097e0:	d104      	bne.n	700097ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
700097e2:	2300      	movs	r3, #0
700097e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
700097e6:	68bb      	ldr	r3, [r7, #8]
700097e8:	61bb      	str	r3, [r7, #24]
700097ea:	e003      	b.n	700097f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
700097ec:	68bb      	ldr	r3, [r7, #8]
700097ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
700097f0:	2300      	movs	r3, #0
700097f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
700097f4:	e030      	b.n	70009858 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
700097f6:	683b      	ldr	r3, [r7, #0]
700097f8:	9300      	str	r3, [sp, #0]
700097fa:	697b      	ldr	r3, [r7, #20]
700097fc:	2200      	movs	r2, #0
700097fe:	2180      	movs	r1, #128	@ 0x80
70009800:	68f8      	ldr	r0, [r7, #12]
70009802:	f000 fd2d 	bl	7000a260 <UART_WaitOnFlagUntilTimeout>
70009806:	4603      	mov	r3, r0
70009808:	2b00      	cmp	r3, #0
7000980a:	d005      	beq.n	70009818 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
7000980c:	68fb      	ldr	r3, [r7, #12]
7000980e:	2220      	movs	r2, #32
70009810:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
70009814:	2303      	movs	r3, #3
70009816:	e03d      	b.n	70009894 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
70009818:	69fb      	ldr	r3, [r7, #28]
7000981a:	2b00      	cmp	r3, #0
7000981c:	d10b      	bne.n	70009836 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
7000981e:	69bb      	ldr	r3, [r7, #24]
70009820:	881b      	ldrh	r3, [r3, #0]
70009822:	461a      	mov	r2, r3
70009824:	68fb      	ldr	r3, [r7, #12]
70009826:	681b      	ldr	r3, [r3, #0]
70009828:	f3c2 0208 	ubfx	r2, r2, #0, #9
7000982c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
7000982e:	69bb      	ldr	r3, [r7, #24]
70009830:	3302      	adds	r3, #2
70009832:	61bb      	str	r3, [r7, #24]
70009834:	e007      	b.n	70009846 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
70009836:	69fb      	ldr	r3, [r7, #28]
70009838:	781a      	ldrb	r2, [r3, #0]
7000983a:	68fb      	ldr	r3, [r7, #12]
7000983c:	681b      	ldr	r3, [r3, #0]
7000983e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
70009840:	69fb      	ldr	r3, [r7, #28]
70009842:	3301      	adds	r3, #1
70009844:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
70009846:	68fb      	ldr	r3, [r7, #12]
70009848:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
7000984c:	b29b      	uxth	r3, r3
7000984e:	3b01      	subs	r3, #1
70009850:	b29a      	uxth	r2, r3
70009852:	68fb      	ldr	r3, [r7, #12]
70009854:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
70009858:	68fb      	ldr	r3, [r7, #12]
7000985a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
7000985e:	b29b      	uxth	r3, r3
70009860:	2b00      	cmp	r3, #0
70009862:	d1c8      	bne.n	700097f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
70009864:	683b      	ldr	r3, [r7, #0]
70009866:	9300      	str	r3, [sp, #0]
70009868:	697b      	ldr	r3, [r7, #20]
7000986a:	2200      	movs	r2, #0
7000986c:	2140      	movs	r1, #64	@ 0x40
7000986e:	68f8      	ldr	r0, [r7, #12]
70009870:	f000 fcf6 	bl	7000a260 <UART_WaitOnFlagUntilTimeout>
70009874:	4603      	mov	r3, r0
70009876:	2b00      	cmp	r3, #0
70009878:	d005      	beq.n	70009886 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
7000987a:	68fb      	ldr	r3, [r7, #12]
7000987c:	2220      	movs	r2, #32
7000987e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
70009882:	2303      	movs	r3, #3
70009884:	e006      	b.n	70009894 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
70009886:	68fb      	ldr	r3, [r7, #12]
70009888:	2220      	movs	r2, #32
7000988a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
7000988e:	2300      	movs	r3, #0
70009890:	e000      	b.n	70009894 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
70009892:	2302      	movs	r3, #2
  }
}
70009894:	4618      	mov	r0, r3
70009896:	3720      	adds	r7, #32
70009898:	46bd      	mov	sp, r7
7000989a:	bd80      	pop	{r7, pc}

7000989c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
7000989c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
700098a0:	b08c      	sub	sp, #48	@ 0x30
700098a2:	af00      	add	r7, sp, #0
700098a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
700098a6:	2300      	movs	r3, #0
700098a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
700098ac:	697b      	ldr	r3, [r7, #20]
700098ae:	689a      	ldr	r2, [r3, #8]
700098b0:	697b      	ldr	r3, [r7, #20]
700098b2:	691b      	ldr	r3, [r3, #16]
700098b4:	431a      	orrs	r2, r3
700098b6:	697b      	ldr	r3, [r7, #20]
700098b8:	695b      	ldr	r3, [r3, #20]
700098ba:	431a      	orrs	r2, r3
700098bc:	697b      	ldr	r3, [r7, #20]
700098be:	69db      	ldr	r3, [r3, #28]
700098c0:	4313      	orrs	r3, r2
700098c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
700098c4:	697b      	ldr	r3, [r7, #20]
700098c6:	681b      	ldr	r3, [r3, #0]
700098c8:	681a      	ldr	r2, [r3, #0]
700098ca:	4bb3      	ldr	r3, [pc, #716]	@ (70009b98 <UART_SetConfig+0x2fc>)
700098cc:	4013      	ands	r3, r2
700098ce:	697a      	ldr	r2, [r7, #20]
700098d0:	6812      	ldr	r2, [r2, #0]
700098d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
700098d4:	430b      	orrs	r3, r1
700098d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
700098d8:	697b      	ldr	r3, [r7, #20]
700098da:	681b      	ldr	r3, [r3, #0]
700098dc:	685b      	ldr	r3, [r3, #4]
700098de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
700098e2:	697b      	ldr	r3, [r7, #20]
700098e4:	68da      	ldr	r2, [r3, #12]
700098e6:	697b      	ldr	r3, [r7, #20]
700098e8:	681b      	ldr	r3, [r3, #0]
700098ea:	430a      	orrs	r2, r1
700098ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
700098ee:	697b      	ldr	r3, [r7, #20]
700098f0:	699b      	ldr	r3, [r3, #24]
700098f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
700098f4:	697b      	ldr	r3, [r7, #20]
700098f6:	681b      	ldr	r3, [r3, #0]
700098f8:	4aa8      	ldr	r2, [pc, #672]	@ (70009b9c <UART_SetConfig+0x300>)
700098fa:	4293      	cmp	r3, r2
700098fc:	d004      	beq.n	70009908 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
700098fe:	697b      	ldr	r3, [r7, #20]
70009900:	6a1b      	ldr	r3, [r3, #32]
70009902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70009904:	4313      	orrs	r3, r2
70009906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
70009908:	697b      	ldr	r3, [r7, #20]
7000990a:	681b      	ldr	r3, [r3, #0]
7000990c:	689a      	ldr	r2, [r3, #8]
7000990e:	4ba4      	ldr	r3, [pc, #656]	@ (70009ba0 <UART_SetConfig+0x304>)
70009910:	4013      	ands	r3, r2
70009912:	697a      	ldr	r2, [r7, #20]
70009914:	6812      	ldr	r2, [r2, #0]
70009916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
70009918:	430b      	orrs	r3, r1
7000991a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
7000991c:	697b      	ldr	r3, [r7, #20]
7000991e:	681b      	ldr	r3, [r3, #0]
70009920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70009922:	f023 010f 	bic.w	r1, r3, #15
70009926:	697b      	ldr	r3, [r7, #20]
70009928:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
7000992a:	697b      	ldr	r3, [r7, #20]
7000992c:	681b      	ldr	r3, [r3, #0]
7000992e:	430a      	orrs	r2, r1
70009930:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
70009932:	697b      	ldr	r3, [r7, #20]
70009934:	681b      	ldr	r3, [r3, #0]
70009936:	4a9b      	ldr	r2, [pc, #620]	@ (70009ba4 <UART_SetConfig+0x308>)
70009938:	4293      	cmp	r3, r2
7000993a:	d131      	bne.n	700099a0 <UART_SetConfig+0x104>
7000993c:	4b9a      	ldr	r3, [pc, #616]	@ (70009ba8 <UART_SetConfig+0x30c>)
7000993e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70009940:	f003 0307 	and.w	r3, r3, #7
70009944:	2b05      	cmp	r3, #5
70009946:	d827      	bhi.n	70009998 <UART_SetConfig+0xfc>
70009948:	a201      	add	r2, pc, #4	@ (adr r2, 70009950 <UART_SetConfig+0xb4>)
7000994a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000994e:	bf00      	nop
70009950:	70009969 	.word	0x70009969
70009954:	70009971 	.word	0x70009971
70009958:	70009979 	.word	0x70009979
7000995c:	70009981 	.word	0x70009981
70009960:	70009989 	.word	0x70009989
70009964:	70009991 	.word	0x70009991
70009968:	2301      	movs	r3, #1
7000996a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000996e:	e0a0      	b.n	70009ab2 <UART_SetConfig+0x216>
70009970:	2304      	movs	r3, #4
70009972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009976:	e09c      	b.n	70009ab2 <UART_SetConfig+0x216>
70009978:	2308      	movs	r3, #8
7000997a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000997e:	e098      	b.n	70009ab2 <UART_SetConfig+0x216>
70009980:	2310      	movs	r3, #16
70009982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009986:	e094      	b.n	70009ab2 <UART_SetConfig+0x216>
70009988:	2320      	movs	r3, #32
7000998a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000998e:	e090      	b.n	70009ab2 <UART_SetConfig+0x216>
70009990:	2340      	movs	r3, #64	@ 0x40
70009992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009996:	e08c      	b.n	70009ab2 <UART_SetConfig+0x216>
70009998:	2380      	movs	r3, #128	@ 0x80
7000999a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000999e:	e088      	b.n	70009ab2 <UART_SetConfig+0x216>
700099a0:	697b      	ldr	r3, [r7, #20]
700099a2:	681b      	ldr	r3, [r3, #0]
700099a4:	4a81      	ldr	r2, [pc, #516]	@ (70009bac <UART_SetConfig+0x310>)
700099a6:	4293      	cmp	r3, r2
700099a8:	d018      	beq.n	700099dc <UART_SetConfig+0x140>
700099aa:	697b      	ldr	r3, [r7, #20]
700099ac:	681b      	ldr	r3, [r3, #0]
700099ae:	4a80      	ldr	r2, [pc, #512]	@ (70009bb0 <UART_SetConfig+0x314>)
700099b0:	4293      	cmp	r3, r2
700099b2:	d013      	beq.n	700099dc <UART_SetConfig+0x140>
700099b4:	697b      	ldr	r3, [r7, #20]
700099b6:	681b      	ldr	r3, [r3, #0]
700099b8:	4a7e      	ldr	r2, [pc, #504]	@ (70009bb4 <UART_SetConfig+0x318>)
700099ba:	4293      	cmp	r3, r2
700099bc:	d00e      	beq.n	700099dc <UART_SetConfig+0x140>
700099be:	697b      	ldr	r3, [r7, #20]
700099c0:	681b      	ldr	r3, [r3, #0]
700099c2:	4a7d      	ldr	r2, [pc, #500]	@ (70009bb8 <UART_SetConfig+0x31c>)
700099c4:	4293      	cmp	r3, r2
700099c6:	d009      	beq.n	700099dc <UART_SetConfig+0x140>
700099c8:	697b      	ldr	r3, [r7, #20]
700099ca:	681b      	ldr	r3, [r3, #0]
700099cc:	4a7b      	ldr	r2, [pc, #492]	@ (70009bbc <UART_SetConfig+0x320>)
700099ce:	4293      	cmp	r3, r2
700099d0:	d004      	beq.n	700099dc <UART_SetConfig+0x140>
700099d2:	697b      	ldr	r3, [r7, #20]
700099d4:	681b      	ldr	r3, [r3, #0]
700099d6:	4a7a      	ldr	r2, [pc, #488]	@ (70009bc0 <UART_SetConfig+0x324>)
700099d8:	4293      	cmp	r3, r2
700099da:	d131      	bne.n	70009a40 <UART_SetConfig+0x1a4>
700099dc:	4b72      	ldr	r3, [pc, #456]	@ (70009ba8 <UART_SetConfig+0x30c>)
700099de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700099e0:	f003 0307 	and.w	r3, r3, #7
700099e4:	2b05      	cmp	r3, #5
700099e6:	d827      	bhi.n	70009a38 <UART_SetConfig+0x19c>
700099e8:	a201      	add	r2, pc, #4	@ (adr r2, 700099f0 <UART_SetConfig+0x154>)
700099ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700099ee:	bf00      	nop
700099f0:	70009a09 	.word	0x70009a09
700099f4:	70009a11 	.word	0x70009a11
700099f8:	70009a19 	.word	0x70009a19
700099fc:	70009a21 	.word	0x70009a21
70009a00:	70009a29 	.word	0x70009a29
70009a04:	70009a31 	.word	0x70009a31
70009a08:	2300      	movs	r3, #0
70009a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a0e:	e016      	b.n	70009a3e <UART_SetConfig+0x1a2>
70009a10:	2304      	movs	r3, #4
70009a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a16:	e012      	b.n	70009a3e <UART_SetConfig+0x1a2>
70009a18:	2308      	movs	r3, #8
70009a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a1e:	e00e      	b.n	70009a3e <UART_SetConfig+0x1a2>
70009a20:	2310      	movs	r3, #16
70009a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a26:	e00a      	b.n	70009a3e <UART_SetConfig+0x1a2>
70009a28:	2320      	movs	r3, #32
70009a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a2e:	e006      	b.n	70009a3e <UART_SetConfig+0x1a2>
70009a30:	2340      	movs	r3, #64	@ 0x40
70009a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a36:	e002      	b.n	70009a3e <UART_SetConfig+0x1a2>
70009a38:	2380      	movs	r3, #128	@ 0x80
70009a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a3e:	e038      	b.n	70009ab2 <UART_SetConfig+0x216>
70009a40:	697b      	ldr	r3, [r7, #20]
70009a42:	681b      	ldr	r3, [r3, #0]
70009a44:	4a55      	ldr	r2, [pc, #340]	@ (70009b9c <UART_SetConfig+0x300>)
70009a46:	4293      	cmp	r3, r2
70009a48:	d130      	bne.n	70009aac <UART_SetConfig+0x210>
70009a4a:	4b57      	ldr	r3, [pc, #348]	@ (70009ba8 <UART_SetConfig+0x30c>)
70009a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70009a4e:	f003 0307 	and.w	r3, r3, #7
70009a52:	2b05      	cmp	r3, #5
70009a54:	d826      	bhi.n	70009aa4 <UART_SetConfig+0x208>
70009a56:	a201      	add	r2, pc, #4	@ (adr r2, 70009a5c <UART_SetConfig+0x1c0>)
70009a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70009a5c:	70009a75 	.word	0x70009a75
70009a60:	70009a7d 	.word	0x70009a7d
70009a64:	70009a85 	.word	0x70009a85
70009a68:	70009a8d 	.word	0x70009a8d
70009a6c:	70009a95 	.word	0x70009a95
70009a70:	70009a9d 	.word	0x70009a9d
70009a74:	2302      	movs	r3, #2
70009a76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a7a:	e01a      	b.n	70009ab2 <UART_SetConfig+0x216>
70009a7c:	2304      	movs	r3, #4
70009a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a82:	e016      	b.n	70009ab2 <UART_SetConfig+0x216>
70009a84:	2308      	movs	r3, #8
70009a86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a8a:	e012      	b.n	70009ab2 <UART_SetConfig+0x216>
70009a8c:	2310      	movs	r3, #16
70009a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a92:	e00e      	b.n	70009ab2 <UART_SetConfig+0x216>
70009a94:	2320      	movs	r3, #32
70009a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009a9a:	e00a      	b.n	70009ab2 <UART_SetConfig+0x216>
70009a9c:	2340      	movs	r3, #64	@ 0x40
70009a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009aa2:	e006      	b.n	70009ab2 <UART_SetConfig+0x216>
70009aa4:	2380      	movs	r3, #128	@ 0x80
70009aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70009aaa:	e002      	b.n	70009ab2 <UART_SetConfig+0x216>
70009aac:	2380      	movs	r3, #128	@ 0x80
70009aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
70009ab2:	697b      	ldr	r3, [r7, #20]
70009ab4:	681b      	ldr	r3, [r3, #0]
70009ab6:	4a39      	ldr	r2, [pc, #228]	@ (70009b9c <UART_SetConfig+0x300>)
70009ab8:	4293      	cmp	r3, r2
70009aba:	f040 80fe 	bne.w	70009cba <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
70009abe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70009ac2:	2b20      	cmp	r3, #32
70009ac4:	dc48      	bgt.n	70009b58 <UART_SetConfig+0x2bc>
70009ac6:	2b02      	cmp	r3, #2
70009ac8:	f2c0 8088 	blt.w	70009bdc <UART_SetConfig+0x340>
70009acc:	3b02      	subs	r3, #2
70009ace:	2b1e      	cmp	r3, #30
70009ad0:	f200 8084 	bhi.w	70009bdc <UART_SetConfig+0x340>
70009ad4:	a201      	add	r2, pc, #4	@ (adr r2, 70009adc <UART_SetConfig+0x240>)
70009ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70009ada:	bf00      	nop
70009adc:	70009b6f 	.word	0x70009b6f
70009ae0:	70009bdd 	.word	0x70009bdd
70009ae4:	70009b5f 	.word	0x70009b5f
70009ae8:	70009bdd 	.word	0x70009bdd
70009aec:	70009bdd 	.word	0x70009bdd
70009af0:	70009bdd 	.word	0x70009bdd
70009af4:	70009b67 	.word	0x70009b67
70009af8:	70009bdd 	.word	0x70009bdd
70009afc:	70009bdd 	.word	0x70009bdd
70009b00:	70009bdd 	.word	0x70009bdd
70009b04:	70009bdd 	.word	0x70009bdd
70009b08:	70009bdd 	.word	0x70009bdd
70009b0c:	70009bdd 	.word	0x70009bdd
70009b10:	70009bdd 	.word	0x70009bdd
70009b14:	70009b77 	.word	0x70009b77
70009b18:	70009bdd 	.word	0x70009bdd
70009b1c:	70009bdd 	.word	0x70009bdd
70009b20:	70009bdd 	.word	0x70009bdd
70009b24:	70009bdd 	.word	0x70009bdd
70009b28:	70009bdd 	.word	0x70009bdd
70009b2c:	70009bdd 	.word	0x70009bdd
70009b30:	70009bdd 	.word	0x70009bdd
70009b34:	70009bdd 	.word	0x70009bdd
70009b38:	70009bdd 	.word	0x70009bdd
70009b3c:	70009bdd 	.word	0x70009bdd
70009b40:	70009bdd 	.word	0x70009bdd
70009b44:	70009bdd 	.word	0x70009bdd
70009b48:	70009bdd 	.word	0x70009bdd
70009b4c:	70009bdd 	.word	0x70009bdd
70009b50:	70009bdd 	.word	0x70009bdd
70009b54:	70009bcf 	.word	0x70009bcf
70009b58:	2b40      	cmp	r3, #64	@ 0x40
70009b5a:	d03b      	beq.n	70009bd4 <UART_SetConfig+0x338>
70009b5c:	e03e      	b.n	70009bdc <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70009b5e:	f7fa ff71 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
70009b62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009b64:	e040      	b.n	70009be8 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
70009b66:	f7fa ffdd 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
70009b6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009b6c:	e03c      	b.n	70009be8 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
70009b6e:	f7fa ff21 	bl	700049b4 <HAL_RCC_GetPCLK4Freq>
70009b72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009b74:	e038      	b.n	70009be8 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70009b76:	4b0c      	ldr	r3, [pc, #48]	@ (70009ba8 <UART_SetConfig+0x30c>)
70009b78:	681b      	ldr	r3, [r3, #0]
70009b7a:	f003 0320 	and.w	r3, r3, #32
70009b7e:	2b00      	cmp	r3, #0
70009b80:	d022      	beq.n	70009bc8 <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
70009b82:	4b09      	ldr	r3, [pc, #36]	@ (70009ba8 <UART_SetConfig+0x30c>)
70009b84:	681b      	ldr	r3, [r3, #0]
70009b86:	08db      	lsrs	r3, r3, #3
70009b88:	f003 0303 	and.w	r3, r3, #3
70009b8c:	4a0d      	ldr	r2, [pc, #52]	@ (70009bc4 <UART_SetConfig+0x328>)
70009b8e:	fa22 f303 	lsr.w	r3, r2, r3
70009b92:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70009b94:	e028      	b.n	70009be8 <UART_SetConfig+0x34c>
70009b96:	bf00      	nop
70009b98:	cfff69f3 	.word	0xcfff69f3
70009b9c:	58000c00 	.word	0x58000c00
70009ba0:	11fff4ff 	.word	0x11fff4ff
70009ba4:	42001000 	.word	0x42001000
70009ba8:	58024400 	.word	0x58024400
70009bac:	40004400 	.word	0x40004400
70009bb0:	40004800 	.word	0x40004800
70009bb4:	40004c00 	.word	0x40004c00
70009bb8:	40005000 	.word	0x40005000
70009bbc:	40007800 	.word	0x40007800
70009bc0:	40007c00 	.word	0x40007c00
70009bc4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
70009bc8:	4b99      	ldr	r3, [pc, #612]	@ (70009e30 <UART_SetConfig+0x594>)
70009bca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009bcc:	e00c      	b.n	70009be8 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70009bce:	4b99      	ldr	r3, [pc, #612]	@ (70009e34 <UART_SetConfig+0x598>)
70009bd0:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009bd2:	e009      	b.n	70009be8 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
70009bd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70009bd8:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009bda:	e005      	b.n	70009be8 <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
70009bdc:	2300      	movs	r3, #0
70009bde:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70009be0:	2301      	movs	r3, #1
70009be2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70009be6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
70009be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009bea:	2b00      	cmp	r3, #0
70009bec:	f000 81ce 	beq.w	70009f8c <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
70009bf0:	697b      	ldr	r3, [r7, #20]
70009bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70009bf4:	4a90      	ldr	r2, [pc, #576]	@ (70009e38 <UART_SetConfig+0x59c>)
70009bf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70009bfa:	461a      	mov	r2, r3
70009bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009bfe:	fbb3 f3f2 	udiv	r3, r3, r2
70009c02:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
70009c04:	697b      	ldr	r3, [r7, #20]
70009c06:	685a      	ldr	r2, [r3, #4]
70009c08:	4613      	mov	r3, r2
70009c0a:	005b      	lsls	r3, r3, #1
70009c0c:	4413      	add	r3, r2
70009c0e:	69ba      	ldr	r2, [r7, #24]
70009c10:	429a      	cmp	r2, r3
70009c12:	d305      	bcc.n	70009c20 <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
70009c14:	697b      	ldr	r3, [r7, #20]
70009c16:	685b      	ldr	r3, [r3, #4]
70009c18:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
70009c1a:	69ba      	ldr	r2, [r7, #24]
70009c1c:	429a      	cmp	r2, r3
70009c1e:	d903      	bls.n	70009c28 <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
70009c20:	2301      	movs	r3, #1
70009c22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70009c26:	e1b1      	b.n	70009f8c <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70009c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009c2a:	2200      	movs	r2, #0
70009c2c:	60bb      	str	r3, [r7, #8]
70009c2e:	60fa      	str	r2, [r7, #12]
70009c30:	697b      	ldr	r3, [r7, #20]
70009c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70009c34:	4a80      	ldr	r2, [pc, #512]	@ (70009e38 <UART_SetConfig+0x59c>)
70009c36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70009c3a:	b29b      	uxth	r3, r3
70009c3c:	2200      	movs	r2, #0
70009c3e:	603b      	str	r3, [r7, #0]
70009c40:	607a      	str	r2, [r7, #4]
70009c42:	e9d7 2300 	ldrd	r2, r3, [r7]
70009c46:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
70009c4a:	f7f6 fdb5 	bl	700007b8 <__aeabi_uldivmod>
70009c4e:	4602      	mov	r2, r0
70009c50:	460b      	mov	r3, r1
70009c52:	4610      	mov	r0, r2
70009c54:	4619      	mov	r1, r3
70009c56:	f04f 0200 	mov.w	r2, #0
70009c5a:	f04f 0300 	mov.w	r3, #0
70009c5e:	020b      	lsls	r3, r1, #8
70009c60:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
70009c64:	0202      	lsls	r2, r0, #8
70009c66:	6979      	ldr	r1, [r7, #20]
70009c68:	6849      	ldr	r1, [r1, #4]
70009c6a:	0849      	lsrs	r1, r1, #1
70009c6c:	2000      	movs	r0, #0
70009c6e:	460c      	mov	r4, r1
70009c70:	4605      	mov	r5, r0
70009c72:	eb12 0804 	adds.w	r8, r2, r4
70009c76:	eb43 0905 	adc.w	r9, r3, r5
70009c7a:	697b      	ldr	r3, [r7, #20]
70009c7c:	685b      	ldr	r3, [r3, #4]
70009c7e:	2200      	movs	r2, #0
70009c80:	469a      	mov	sl, r3
70009c82:	4693      	mov	fp, r2
70009c84:	4652      	mov	r2, sl
70009c86:	465b      	mov	r3, fp
70009c88:	4640      	mov	r0, r8
70009c8a:	4649      	mov	r1, r9
70009c8c:	f7f6 fd94 	bl	700007b8 <__aeabi_uldivmod>
70009c90:	4602      	mov	r2, r0
70009c92:	460b      	mov	r3, r1
70009c94:	4613      	mov	r3, r2
70009c96:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
70009c98:	6a3b      	ldr	r3, [r7, #32]
70009c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70009c9e:	d308      	bcc.n	70009cb2 <UART_SetConfig+0x416>
70009ca0:	6a3b      	ldr	r3, [r7, #32]
70009ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70009ca6:	d204      	bcs.n	70009cb2 <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
70009ca8:	697b      	ldr	r3, [r7, #20]
70009caa:	681b      	ldr	r3, [r3, #0]
70009cac:	6a3a      	ldr	r2, [r7, #32]
70009cae:	60da      	str	r2, [r3, #12]
70009cb0:	e16c      	b.n	70009f8c <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
70009cb2:	2301      	movs	r3, #1
70009cb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70009cb8:	e168      	b.n	70009f8c <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
70009cba:	697b      	ldr	r3, [r7, #20]
70009cbc:	69db      	ldr	r3, [r3, #28]
70009cbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70009cc2:	f040 80bd 	bne.w	70009e40 <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
70009cc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70009cca:	2b20      	cmp	r3, #32
70009ccc:	dc48      	bgt.n	70009d60 <UART_SetConfig+0x4c4>
70009cce:	2b00      	cmp	r3, #0
70009cd0:	db73      	blt.n	70009dba <UART_SetConfig+0x51e>
70009cd2:	2b20      	cmp	r3, #32
70009cd4:	d871      	bhi.n	70009dba <UART_SetConfig+0x51e>
70009cd6:	a201      	add	r2, pc, #4	@ (adr r2, 70009cdc <UART_SetConfig+0x440>)
70009cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70009cdc:	70009d67 	.word	0x70009d67
70009ce0:	70009d6f 	.word	0x70009d6f
70009ce4:	70009dbb 	.word	0x70009dbb
70009ce8:	70009dbb 	.word	0x70009dbb
70009cec:	70009d77 	.word	0x70009d77
70009cf0:	70009dbb 	.word	0x70009dbb
70009cf4:	70009dbb 	.word	0x70009dbb
70009cf8:	70009dbb 	.word	0x70009dbb
70009cfc:	70009d7f 	.word	0x70009d7f
70009d00:	70009dbb 	.word	0x70009dbb
70009d04:	70009dbb 	.word	0x70009dbb
70009d08:	70009dbb 	.word	0x70009dbb
70009d0c:	70009dbb 	.word	0x70009dbb
70009d10:	70009dbb 	.word	0x70009dbb
70009d14:	70009dbb 	.word	0x70009dbb
70009d18:	70009dbb 	.word	0x70009dbb
70009d1c:	70009d87 	.word	0x70009d87
70009d20:	70009dbb 	.word	0x70009dbb
70009d24:	70009dbb 	.word	0x70009dbb
70009d28:	70009dbb 	.word	0x70009dbb
70009d2c:	70009dbb 	.word	0x70009dbb
70009d30:	70009dbb 	.word	0x70009dbb
70009d34:	70009dbb 	.word	0x70009dbb
70009d38:	70009dbb 	.word	0x70009dbb
70009d3c:	70009dbb 	.word	0x70009dbb
70009d40:	70009dbb 	.word	0x70009dbb
70009d44:	70009dbb 	.word	0x70009dbb
70009d48:	70009dbb 	.word	0x70009dbb
70009d4c:	70009dbb 	.word	0x70009dbb
70009d50:	70009dbb 	.word	0x70009dbb
70009d54:	70009dbb 	.word	0x70009dbb
70009d58:	70009dbb 	.word	0x70009dbb
70009d5c:	70009dad 	.word	0x70009dad
70009d60:	2b40      	cmp	r3, #64	@ 0x40
70009d62:	d026      	beq.n	70009db2 <UART_SetConfig+0x516>
70009d64:	e029      	b.n	70009dba <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
70009d66:	f7fa fded 	bl	70004944 <HAL_RCC_GetPCLK1Freq>
70009d6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009d6c:	e02b      	b.n	70009dc6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
70009d6e:	f7fa fe05 	bl	7000497c <HAL_RCC_GetPCLK2Freq>
70009d72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009d74:	e027      	b.n	70009dc6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70009d76:	f7fa fe65 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
70009d7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009d7c:	e023      	b.n	70009dc6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
70009d7e:	f7fa fed1 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
70009d82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009d84:	e01f      	b.n	70009dc6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70009d86:	4b2d      	ldr	r3, [pc, #180]	@ (70009e3c <UART_SetConfig+0x5a0>)
70009d88:	681b      	ldr	r3, [r3, #0]
70009d8a:	f003 0320 	and.w	r3, r3, #32
70009d8e:	2b00      	cmp	r3, #0
70009d90:	d009      	beq.n	70009da6 <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
70009d92:	4b2a      	ldr	r3, [pc, #168]	@ (70009e3c <UART_SetConfig+0x5a0>)
70009d94:	681b      	ldr	r3, [r3, #0]
70009d96:	08db      	lsrs	r3, r3, #3
70009d98:	f003 0303 	and.w	r3, r3, #3
70009d9c:	4a24      	ldr	r2, [pc, #144]	@ (70009e30 <UART_SetConfig+0x594>)
70009d9e:	fa22 f303 	lsr.w	r3, r2, r3
70009da2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70009da4:	e00f      	b.n	70009dc6 <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
70009da6:	4b22      	ldr	r3, [pc, #136]	@ (70009e30 <UART_SetConfig+0x594>)
70009da8:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009daa:	e00c      	b.n	70009dc6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70009dac:	4b21      	ldr	r3, [pc, #132]	@ (70009e34 <UART_SetConfig+0x598>)
70009dae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009db0:	e009      	b.n	70009dc6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
70009db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70009db6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009db8:	e005      	b.n	70009dc6 <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
70009dba:	2300      	movs	r3, #0
70009dbc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70009dbe:	2301      	movs	r3, #1
70009dc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70009dc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
70009dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009dc8:	2b00      	cmp	r3, #0
70009dca:	f000 80df 	beq.w	70009f8c <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70009dce:	697b      	ldr	r3, [r7, #20]
70009dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70009dd2:	4a19      	ldr	r2, [pc, #100]	@ (70009e38 <UART_SetConfig+0x59c>)
70009dd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70009dd8:	461a      	mov	r2, r3
70009dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009ddc:	fbb3 f3f2 	udiv	r3, r3, r2
70009de0:	005a      	lsls	r2, r3, #1
70009de2:	697b      	ldr	r3, [r7, #20]
70009de4:	685b      	ldr	r3, [r3, #4]
70009de6:	085b      	lsrs	r3, r3, #1
70009de8:	441a      	add	r2, r3
70009dea:	697b      	ldr	r3, [r7, #20]
70009dec:	685b      	ldr	r3, [r3, #4]
70009dee:	fbb2 f3f3 	udiv	r3, r2, r3
70009df2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
70009df4:	6a3b      	ldr	r3, [r7, #32]
70009df6:	2b0f      	cmp	r3, #15
70009df8:	d916      	bls.n	70009e28 <UART_SetConfig+0x58c>
70009dfa:	6a3b      	ldr	r3, [r7, #32]
70009dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70009e00:	d212      	bcs.n	70009e28 <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
70009e02:	6a3b      	ldr	r3, [r7, #32]
70009e04:	b29b      	uxth	r3, r3
70009e06:	f023 030f 	bic.w	r3, r3, #15
70009e0a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
70009e0c:	6a3b      	ldr	r3, [r7, #32]
70009e0e:	085b      	lsrs	r3, r3, #1
70009e10:	b29b      	uxth	r3, r3
70009e12:	f003 0307 	and.w	r3, r3, #7
70009e16:	b29a      	uxth	r2, r3
70009e18:	8bfb      	ldrh	r3, [r7, #30]
70009e1a:	4313      	orrs	r3, r2
70009e1c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
70009e1e:	697b      	ldr	r3, [r7, #20]
70009e20:	681b      	ldr	r3, [r3, #0]
70009e22:	8bfa      	ldrh	r2, [r7, #30]
70009e24:	60da      	str	r2, [r3, #12]
70009e26:	e0b1      	b.n	70009f8c <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
70009e28:	2301      	movs	r3, #1
70009e2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70009e2e:	e0ad      	b.n	70009f8c <UART_SetConfig+0x6f0>
70009e30:	03d09000 	.word	0x03d09000
70009e34:	003d0900 	.word	0x003d0900
70009e38:	7001154c 	.word	0x7001154c
70009e3c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
70009e40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70009e44:	2b20      	cmp	r3, #32
70009e46:	dc49      	bgt.n	70009edc <UART_SetConfig+0x640>
70009e48:	2b00      	cmp	r3, #0
70009e4a:	db74      	blt.n	70009f36 <UART_SetConfig+0x69a>
70009e4c:	2b20      	cmp	r3, #32
70009e4e:	d872      	bhi.n	70009f36 <UART_SetConfig+0x69a>
70009e50:	a201      	add	r2, pc, #4	@ (adr r2, 70009e58 <UART_SetConfig+0x5bc>)
70009e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70009e56:	bf00      	nop
70009e58:	70009ee3 	.word	0x70009ee3
70009e5c:	70009eeb 	.word	0x70009eeb
70009e60:	70009f37 	.word	0x70009f37
70009e64:	70009f37 	.word	0x70009f37
70009e68:	70009ef3 	.word	0x70009ef3
70009e6c:	70009f37 	.word	0x70009f37
70009e70:	70009f37 	.word	0x70009f37
70009e74:	70009f37 	.word	0x70009f37
70009e78:	70009efb 	.word	0x70009efb
70009e7c:	70009f37 	.word	0x70009f37
70009e80:	70009f37 	.word	0x70009f37
70009e84:	70009f37 	.word	0x70009f37
70009e88:	70009f37 	.word	0x70009f37
70009e8c:	70009f37 	.word	0x70009f37
70009e90:	70009f37 	.word	0x70009f37
70009e94:	70009f37 	.word	0x70009f37
70009e98:	70009f03 	.word	0x70009f03
70009e9c:	70009f37 	.word	0x70009f37
70009ea0:	70009f37 	.word	0x70009f37
70009ea4:	70009f37 	.word	0x70009f37
70009ea8:	70009f37 	.word	0x70009f37
70009eac:	70009f37 	.word	0x70009f37
70009eb0:	70009f37 	.word	0x70009f37
70009eb4:	70009f37 	.word	0x70009f37
70009eb8:	70009f37 	.word	0x70009f37
70009ebc:	70009f37 	.word	0x70009f37
70009ec0:	70009f37 	.word	0x70009f37
70009ec4:	70009f37 	.word	0x70009f37
70009ec8:	70009f37 	.word	0x70009f37
70009ecc:	70009f37 	.word	0x70009f37
70009ed0:	70009f37 	.word	0x70009f37
70009ed4:	70009f37 	.word	0x70009f37
70009ed8:	70009f29 	.word	0x70009f29
70009edc:	2b40      	cmp	r3, #64	@ 0x40
70009ede:	d026      	beq.n	70009f2e <UART_SetConfig+0x692>
70009ee0:	e029      	b.n	70009f36 <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
70009ee2:	f7fa fd2f 	bl	70004944 <HAL_RCC_GetPCLK1Freq>
70009ee6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009ee8:	e02b      	b.n	70009f42 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
70009eea:	f7fa fd47 	bl	7000497c <HAL_RCC_GetPCLK2Freq>
70009eee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009ef0:	e027      	b.n	70009f42 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70009ef2:	f7fa fda7 	bl	70004a44 <HAL_RCC_GetPLL2QFreq>
70009ef6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009ef8:	e023      	b.n	70009f42 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
70009efa:	f7fa fe13 	bl	70004b24 <HAL_RCC_GetPLL3QFreq>
70009efe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70009f00:	e01f      	b.n	70009f42 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70009f02:	4b2d      	ldr	r3, [pc, #180]	@ (70009fb8 <UART_SetConfig+0x71c>)
70009f04:	681b      	ldr	r3, [r3, #0]
70009f06:	f003 0320 	and.w	r3, r3, #32
70009f0a:	2b00      	cmp	r3, #0
70009f0c:	d009      	beq.n	70009f22 <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
70009f0e:	4b2a      	ldr	r3, [pc, #168]	@ (70009fb8 <UART_SetConfig+0x71c>)
70009f10:	681b      	ldr	r3, [r3, #0]
70009f12:	08db      	lsrs	r3, r3, #3
70009f14:	f003 0303 	and.w	r3, r3, #3
70009f18:	4a28      	ldr	r2, [pc, #160]	@ (70009fbc <UART_SetConfig+0x720>)
70009f1a:	fa22 f303 	lsr.w	r3, r2, r3
70009f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70009f20:	e00f      	b.n	70009f42 <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
70009f22:	4b26      	ldr	r3, [pc, #152]	@ (70009fbc <UART_SetConfig+0x720>)
70009f24:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009f26:	e00c      	b.n	70009f42 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70009f28:	4b25      	ldr	r3, [pc, #148]	@ (70009fc0 <UART_SetConfig+0x724>)
70009f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009f2c:	e009      	b.n	70009f42 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
70009f2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70009f32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70009f34:	e005      	b.n	70009f42 <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
70009f36:	2300      	movs	r3, #0
70009f38:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70009f3a:	2301      	movs	r3, #1
70009f3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70009f40:	bf00      	nop
    }

    if (pclk != 0U)
70009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009f44:	2b00      	cmp	r3, #0
70009f46:	d021      	beq.n	70009f8c <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70009f48:	697b      	ldr	r3, [r7, #20]
70009f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70009f4c:	4a1d      	ldr	r2, [pc, #116]	@ (70009fc4 <UART_SetConfig+0x728>)
70009f4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70009f52:	461a      	mov	r2, r3
70009f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70009f56:	fbb3 f2f2 	udiv	r2, r3, r2
70009f5a:	697b      	ldr	r3, [r7, #20]
70009f5c:	685b      	ldr	r3, [r3, #4]
70009f5e:	085b      	lsrs	r3, r3, #1
70009f60:	441a      	add	r2, r3
70009f62:	697b      	ldr	r3, [r7, #20]
70009f64:	685b      	ldr	r3, [r3, #4]
70009f66:	fbb2 f3f3 	udiv	r3, r2, r3
70009f6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
70009f6c:	6a3b      	ldr	r3, [r7, #32]
70009f6e:	2b0f      	cmp	r3, #15
70009f70:	d909      	bls.n	70009f86 <UART_SetConfig+0x6ea>
70009f72:	6a3b      	ldr	r3, [r7, #32]
70009f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70009f78:	d205      	bcs.n	70009f86 <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
70009f7a:	6a3b      	ldr	r3, [r7, #32]
70009f7c:	b29a      	uxth	r2, r3
70009f7e:	697b      	ldr	r3, [r7, #20]
70009f80:	681b      	ldr	r3, [r3, #0]
70009f82:	60da      	str	r2, [r3, #12]
70009f84:	e002      	b.n	70009f8c <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
70009f86:	2301      	movs	r3, #1
70009f88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
70009f8c:	697b      	ldr	r3, [r7, #20]
70009f8e:	2201      	movs	r2, #1
70009f90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
70009f94:	697b      	ldr	r3, [r7, #20]
70009f96:	2201      	movs	r2, #1
70009f98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
70009f9c:	697b      	ldr	r3, [r7, #20]
70009f9e:	2200      	movs	r2, #0
70009fa0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
70009fa2:	697b      	ldr	r3, [r7, #20]
70009fa4:	2200      	movs	r2, #0
70009fa6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
70009fa8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
70009fac:	4618      	mov	r0, r3
70009fae:	3730      	adds	r7, #48	@ 0x30
70009fb0:	46bd      	mov	sp, r7
70009fb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
70009fb6:	bf00      	nop
70009fb8:	58024400 	.word	0x58024400
70009fbc:	03d09000 	.word	0x03d09000
70009fc0:	003d0900 	.word	0x003d0900
70009fc4:	7001154c 	.word	0x7001154c

70009fc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
70009fc8:	b480      	push	{r7}
70009fca:	b083      	sub	sp, #12
70009fcc:	af00      	add	r7, sp, #0
70009fce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
70009fd0:	687b      	ldr	r3, [r7, #4]
70009fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70009fd4:	f003 0308 	and.w	r3, r3, #8
70009fd8:	2b00      	cmp	r3, #0
70009fda:	d00a      	beq.n	70009ff2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
70009fdc:	687b      	ldr	r3, [r7, #4]
70009fde:	681b      	ldr	r3, [r3, #0]
70009fe0:	685b      	ldr	r3, [r3, #4]
70009fe2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
70009fe6:	687b      	ldr	r3, [r7, #4]
70009fe8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
70009fea:	687b      	ldr	r3, [r7, #4]
70009fec:	681b      	ldr	r3, [r3, #0]
70009fee:	430a      	orrs	r2, r1
70009ff0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
70009ff2:	687b      	ldr	r3, [r7, #4]
70009ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70009ff6:	f003 0301 	and.w	r3, r3, #1
70009ffa:	2b00      	cmp	r3, #0
70009ffc:	d00a      	beq.n	7000a014 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
70009ffe:	687b      	ldr	r3, [r7, #4]
7000a000:	681b      	ldr	r3, [r3, #0]
7000a002:	685b      	ldr	r3, [r3, #4]
7000a004:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
7000a008:	687b      	ldr	r3, [r7, #4]
7000a00a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
7000a00c:	687b      	ldr	r3, [r7, #4]
7000a00e:	681b      	ldr	r3, [r3, #0]
7000a010:	430a      	orrs	r2, r1
7000a012:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
7000a014:	687b      	ldr	r3, [r7, #4]
7000a016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000a018:	f003 0302 	and.w	r3, r3, #2
7000a01c:	2b00      	cmp	r3, #0
7000a01e:	d00a      	beq.n	7000a036 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
7000a020:	687b      	ldr	r3, [r7, #4]
7000a022:	681b      	ldr	r3, [r3, #0]
7000a024:	685b      	ldr	r3, [r3, #4]
7000a026:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
7000a02a:	687b      	ldr	r3, [r7, #4]
7000a02c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
7000a02e:	687b      	ldr	r3, [r7, #4]
7000a030:	681b      	ldr	r3, [r3, #0]
7000a032:	430a      	orrs	r2, r1
7000a034:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
7000a036:	687b      	ldr	r3, [r7, #4]
7000a038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000a03a:	f003 0304 	and.w	r3, r3, #4
7000a03e:	2b00      	cmp	r3, #0
7000a040:	d00a      	beq.n	7000a058 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
7000a042:	687b      	ldr	r3, [r7, #4]
7000a044:	681b      	ldr	r3, [r3, #0]
7000a046:	685b      	ldr	r3, [r3, #4]
7000a048:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
7000a04c:	687b      	ldr	r3, [r7, #4]
7000a04e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000a050:	687b      	ldr	r3, [r7, #4]
7000a052:	681b      	ldr	r3, [r3, #0]
7000a054:	430a      	orrs	r2, r1
7000a056:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
7000a058:	687b      	ldr	r3, [r7, #4]
7000a05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000a05c:	f003 0310 	and.w	r3, r3, #16
7000a060:	2b00      	cmp	r3, #0
7000a062:	d00a      	beq.n	7000a07a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
7000a064:	687b      	ldr	r3, [r7, #4]
7000a066:	681b      	ldr	r3, [r3, #0]
7000a068:	689b      	ldr	r3, [r3, #8]
7000a06a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
7000a06e:	687b      	ldr	r3, [r7, #4]
7000a070:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
7000a072:	687b      	ldr	r3, [r7, #4]
7000a074:	681b      	ldr	r3, [r3, #0]
7000a076:	430a      	orrs	r2, r1
7000a078:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
7000a07a:	687b      	ldr	r3, [r7, #4]
7000a07c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000a07e:	f003 0320 	and.w	r3, r3, #32
7000a082:	2b00      	cmp	r3, #0
7000a084:	d00a      	beq.n	7000a09c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
7000a086:	687b      	ldr	r3, [r7, #4]
7000a088:	681b      	ldr	r3, [r3, #0]
7000a08a:	689b      	ldr	r3, [r3, #8]
7000a08c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
7000a090:	687b      	ldr	r3, [r7, #4]
7000a092:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
7000a094:	687b      	ldr	r3, [r7, #4]
7000a096:	681b      	ldr	r3, [r3, #0]
7000a098:	430a      	orrs	r2, r1
7000a09a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
7000a09c:	687b      	ldr	r3, [r7, #4]
7000a09e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000a0a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000a0a4:	2b00      	cmp	r3, #0
7000a0a6:	d01a      	beq.n	7000a0de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
7000a0a8:	687b      	ldr	r3, [r7, #4]
7000a0aa:	681b      	ldr	r3, [r3, #0]
7000a0ac:	685b      	ldr	r3, [r3, #4]
7000a0ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
7000a0b2:	687b      	ldr	r3, [r7, #4]
7000a0b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
7000a0b6:	687b      	ldr	r3, [r7, #4]
7000a0b8:	681b      	ldr	r3, [r3, #0]
7000a0ba:	430a      	orrs	r2, r1
7000a0bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
7000a0be:	687b      	ldr	r3, [r7, #4]
7000a0c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000a0c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
7000a0c6:	d10a      	bne.n	7000a0de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
7000a0c8:	687b      	ldr	r3, [r7, #4]
7000a0ca:	681b      	ldr	r3, [r3, #0]
7000a0cc:	685b      	ldr	r3, [r3, #4]
7000a0ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
7000a0d2:	687b      	ldr	r3, [r7, #4]
7000a0d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
7000a0d6:	687b      	ldr	r3, [r7, #4]
7000a0d8:	681b      	ldr	r3, [r3, #0]
7000a0da:	430a      	orrs	r2, r1
7000a0dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
7000a0de:	687b      	ldr	r3, [r7, #4]
7000a0e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000a0e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000a0e6:	2b00      	cmp	r3, #0
7000a0e8:	d00a      	beq.n	7000a100 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
7000a0ea:	687b      	ldr	r3, [r7, #4]
7000a0ec:	681b      	ldr	r3, [r3, #0]
7000a0ee:	685b      	ldr	r3, [r3, #4]
7000a0f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
7000a0f4:	687b      	ldr	r3, [r7, #4]
7000a0f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
7000a0f8:	687b      	ldr	r3, [r7, #4]
7000a0fa:	681b      	ldr	r3, [r3, #0]
7000a0fc:	430a      	orrs	r2, r1
7000a0fe:	605a      	str	r2, [r3, #4]
  }
}
7000a100:	bf00      	nop
7000a102:	370c      	adds	r7, #12
7000a104:	46bd      	mov	sp, r7
7000a106:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a10a:	4770      	bx	lr

7000a10c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
7000a10c:	b580      	push	{r7, lr}
7000a10e:	b098      	sub	sp, #96	@ 0x60
7000a110:	af02      	add	r7, sp, #8
7000a112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
7000a114:	687b      	ldr	r3, [r7, #4]
7000a116:	2200      	movs	r2, #0
7000a118:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
7000a11c:	f7f8 fcac 	bl	70002a78 <HAL_GetTick>
7000a120:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
7000a122:	687b      	ldr	r3, [r7, #4]
7000a124:	681b      	ldr	r3, [r3, #0]
7000a126:	681b      	ldr	r3, [r3, #0]
7000a128:	f003 0308 	and.w	r3, r3, #8
7000a12c:	2b08      	cmp	r3, #8
7000a12e:	d12f      	bne.n	7000a190 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
7000a130:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
7000a134:	9300      	str	r3, [sp, #0]
7000a136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
7000a138:	2200      	movs	r2, #0
7000a13a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
7000a13e:	6878      	ldr	r0, [r7, #4]
7000a140:	f000 f88e 	bl	7000a260 <UART_WaitOnFlagUntilTimeout>
7000a144:	4603      	mov	r3, r0
7000a146:	2b00      	cmp	r3, #0
7000a148:	d022      	beq.n	7000a190 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
7000a14a:	687b      	ldr	r3, [r7, #4]
7000a14c:	681b      	ldr	r3, [r3, #0]
7000a14e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000a150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
7000a152:	e853 3f00 	ldrex	r3, [r3]
7000a156:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
7000a158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
7000a15a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000a15e:	653b      	str	r3, [r7, #80]	@ 0x50
7000a160:	687b      	ldr	r3, [r7, #4]
7000a162:	681b      	ldr	r3, [r3, #0]
7000a164:	461a      	mov	r2, r3
7000a166:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
7000a168:	647b      	str	r3, [r7, #68]	@ 0x44
7000a16a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000a16c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
7000a16e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
7000a170:	e841 2300 	strex	r3, r2, [r1]
7000a174:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
7000a176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
7000a178:	2b00      	cmp	r3, #0
7000a17a:	d1e6      	bne.n	7000a14a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
7000a17c:	687b      	ldr	r3, [r7, #4]
7000a17e:	2220      	movs	r2, #32
7000a180:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
7000a184:	687b      	ldr	r3, [r7, #4]
7000a186:	2200      	movs	r2, #0
7000a188:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
7000a18c:	2303      	movs	r3, #3
7000a18e:	e063      	b.n	7000a258 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
7000a190:	687b      	ldr	r3, [r7, #4]
7000a192:	681b      	ldr	r3, [r3, #0]
7000a194:	681b      	ldr	r3, [r3, #0]
7000a196:	f003 0304 	and.w	r3, r3, #4
7000a19a:	2b04      	cmp	r3, #4
7000a19c:	d149      	bne.n	7000a232 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
7000a19e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
7000a1a2:	9300      	str	r3, [sp, #0]
7000a1a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
7000a1a6:	2200      	movs	r2, #0
7000a1a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
7000a1ac:	6878      	ldr	r0, [r7, #4]
7000a1ae:	f000 f857 	bl	7000a260 <UART_WaitOnFlagUntilTimeout>
7000a1b2:	4603      	mov	r3, r0
7000a1b4:	2b00      	cmp	r3, #0
7000a1b6:	d03c      	beq.n	7000a232 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
7000a1b8:	687b      	ldr	r3, [r7, #4]
7000a1ba:	681b      	ldr	r3, [r3, #0]
7000a1bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000a1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a1c0:	e853 3f00 	ldrex	r3, [r3]
7000a1c4:	623b      	str	r3, [r7, #32]
   return(result);
7000a1c6:	6a3b      	ldr	r3, [r7, #32]
7000a1c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
7000a1cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
7000a1ce:	687b      	ldr	r3, [r7, #4]
7000a1d0:	681b      	ldr	r3, [r3, #0]
7000a1d2:	461a      	mov	r2, r3
7000a1d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
7000a1d6:	633b      	str	r3, [r7, #48]	@ 0x30
7000a1d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000a1da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
7000a1dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
7000a1de:	e841 2300 	strex	r3, r2, [r1]
7000a1e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
7000a1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000a1e6:	2b00      	cmp	r3, #0
7000a1e8:	d1e6      	bne.n	7000a1b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
7000a1ea:	687b      	ldr	r3, [r7, #4]
7000a1ec:	681b      	ldr	r3, [r3, #0]
7000a1ee:	3308      	adds	r3, #8
7000a1f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000a1f2:	693b      	ldr	r3, [r7, #16]
7000a1f4:	e853 3f00 	ldrex	r3, [r3]
7000a1f8:	60fb      	str	r3, [r7, #12]
   return(result);
7000a1fa:	68fb      	ldr	r3, [r7, #12]
7000a1fc:	f023 0301 	bic.w	r3, r3, #1
7000a200:	64bb      	str	r3, [r7, #72]	@ 0x48
7000a202:	687b      	ldr	r3, [r7, #4]
7000a204:	681b      	ldr	r3, [r3, #0]
7000a206:	3308      	adds	r3, #8
7000a208:	6cba      	ldr	r2, [r7, #72]	@ 0x48
7000a20a:	61fa      	str	r2, [r7, #28]
7000a20c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000a20e:	69b9      	ldr	r1, [r7, #24]
7000a210:	69fa      	ldr	r2, [r7, #28]
7000a212:	e841 2300 	strex	r3, r2, [r1]
7000a216:	617b      	str	r3, [r7, #20]
   return(result);
7000a218:	697b      	ldr	r3, [r7, #20]
7000a21a:	2b00      	cmp	r3, #0
7000a21c:	d1e5      	bne.n	7000a1ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
7000a21e:	687b      	ldr	r3, [r7, #4]
7000a220:	2220      	movs	r2, #32
7000a222:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
7000a226:	687b      	ldr	r3, [r7, #4]
7000a228:	2200      	movs	r2, #0
7000a22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
7000a22e:	2303      	movs	r3, #3
7000a230:	e012      	b.n	7000a258 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
7000a232:	687b      	ldr	r3, [r7, #4]
7000a234:	2220      	movs	r2, #32
7000a236:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
7000a23a:	687b      	ldr	r3, [r7, #4]
7000a23c:	2220      	movs	r2, #32
7000a23e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
7000a242:	687b      	ldr	r3, [r7, #4]
7000a244:	2200      	movs	r2, #0
7000a246:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
7000a248:	687b      	ldr	r3, [r7, #4]
7000a24a:	2200      	movs	r2, #0
7000a24c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
7000a24e:	687b      	ldr	r3, [r7, #4]
7000a250:	2200      	movs	r2, #0
7000a252:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000a256:	2300      	movs	r3, #0
}
7000a258:	4618      	mov	r0, r3
7000a25a:	3758      	adds	r7, #88	@ 0x58
7000a25c:	46bd      	mov	sp, r7
7000a25e:	bd80      	pop	{r7, pc}

7000a260 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
7000a260:	b580      	push	{r7, lr}
7000a262:	b084      	sub	sp, #16
7000a264:	af00      	add	r7, sp, #0
7000a266:	60f8      	str	r0, [r7, #12]
7000a268:	60b9      	str	r1, [r7, #8]
7000a26a:	603b      	str	r3, [r7, #0]
7000a26c:	4613      	mov	r3, r2
7000a26e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
7000a270:	e04f      	b.n	7000a312 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
7000a272:	69bb      	ldr	r3, [r7, #24]
7000a274:	f1b3 3fff 	cmp.w	r3, #4294967295
7000a278:	d04b      	beq.n	7000a312 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
7000a27a:	f7f8 fbfd 	bl	70002a78 <HAL_GetTick>
7000a27e:	4602      	mov	r2, r0
7000a280:	683b      	ldr	r3, [r7, #0]
7000a282:	1ad3      	subs	r3, r2, r3
7000a284:	69ba      	ldr	r2, [r7, #24]
7000a286:	429a      	cmp	r2, r3
7000a288:	d302      	bcc.n	7000a290 <UART_WaitOnFlagUntilTimeout+0x30>
7000a28a:	69bb      	ldr	r3, [r7, #24]
7000a28c:	2b00      	cmp	r3, #0
7000a28e:	d101      	bne.n	7000a294 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
7000a290:	2303      	movs	r3, #3
7000a292:	e04e      	b.n	7000a332 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
7000a294:	68fb      	ldr	r3, [r7, #12]
7000a296:	681b      	ldr	r3, [r3, #0]
7000a298:	681b      	ldr	r3, [r3, #0]
7000a29a:	f003 0304 	and.w	r3, r3, #4
7000a29e:	2b00      	cmp	r3, #0
7000a2a0:	d037      	beq.n	7000a312 <UART_WaitOnFlagUntilTimeout+0xb2>
7000a2a2:	68bb      	ldr	r3, [r7, #8]
7000a2a4:	2b80      	cmp	r3, #128	@ 0x80
7000a2a6:	d034      	beq.n	7000a312 <UART_WaitOnFlagUntilTimeout+0xb2>
7000a2a8:	68bb      	ldr	r3, [r7, #8]
7000a2aa:	2b40      	cmp	r3, #64	@ 0x40
7000a2ac:	d031      	beq.n	7000a312 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
7000a2ae:	68fb      	ldr	r3, [r7, #12]
7000a2b0:	681b      	ldr	r3, [r3, #0]
7000a2b2:	69db      	ldr	r3, [r3, #28]
7000a2b4:	f003 0308 	and.w	r3, r3, #8
7000a2b8:	2b08      	cmp	r3, #8
7000a2ba:	d110      	bne.n	7000a2de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
7000a2bc:	68fb      	ldr	r3, [r7, #12]
7000a2be:	681b      	ldr	r3, [r3, #0]
7000a2c0:	2208      	movs	r2, #8
7000a2c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
7000a2c4:	68f8      	ldr	r0, [r7, #12]
7000a2c6:	f000 f839 	bl	7000a33c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
7000a2ca:	68fb      	ldr	r3, [r7, #12]
7000a2cc:	2208      	movs	r2, #8
7000a2ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
7000a2d2:	68fb      	ldr	r3, [r7, #12]
7000a2d4:	2200      	movs	r2, #0
7000a2d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
7000a2da:	2301      	movs	r3, #1
7000a2dc:	e029      	b.n	7000a332 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
7000a2de:	68fb      	ldr	r3, [r7, #12]
7000a2e0:	681b      	ldr	r3, [r3, #0]
7000a2e2:	69db      	ldr	r3, [r3, #28]
7000a2e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
7000a2e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
7000a2ec:	d111      	bne.n	7000a312 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
7000a2ee:	68fb      	ldr	r3, [r7, #12]
7000a2f0:	681b      	ldr	r3, [r3, #0]
7000a2f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
7000a2f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
7000a2f8:	68f8      	ldr	r0, [r7, #12]
7000a2fa:	f000 f81f 	bl	7000a33c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
7000a2fe:	68fb      	ldr	r3, [r7, #12]
7000a300:	2220      	movs	r2, #32
7000a302:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
7000a306:	68fb      	ldr	r3, [r7, #12]
7000a308:	2200      	movs	r2, #0
7000a30a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
7000a30e:	2303      	movs	r3, #3
7000a310:	e00f      	b.n	7000a332 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
7000a312:	68fb      	ldr	r3, [r7, #12]
7000a314:	681b      	ldr	r3, [r3, #0]
7000a316:	69da      	ldr	r2, [r3, #28]
7000a318:	68bb      	ldr	r3, [r7, #8]
7000a31a:	4013      	ands	r3, r2
7000a31c:	68ba      	ldr	r2, [r7, #8]
7000a31e:	429a      	cmp	r2, r3
7000a320:	bf0c      	ite	eq
7000a322:	2301      	moveq	r3, #1
7000a324:	2300      	movne	r3, #0
7000a326:	b2db      	uxtb	r3, r3
7000a328:	461a      	mov	r2, r3
7000a32a:	79fb      	ldrb	r3, [r7, #7]
7000a32c:	429a      	cmp	r2, r3
7000a32e:	d0a0      	beq.n	7000a272 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
7000a330:	2300      	movs	r3, #0
}
7000a332:	4618      	mov	r0, r3
7000a334:	3710      	adds	r7, #16
7000a336:	46bd      	mov	sp, r7
7000a338:	bd80      	pop	{r7, pc}
	...

7000a33c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
7000a33c:	b480      	push	{r7}
7000a33e:	b095      	sub	sp, #84	@ 0x54
7000a340:	af00      	add	r7, sp, #0
7000a342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
7000a344:	687b      	ldr	r3, [r7, #4]
7000a346:	681b      	ldr	r3, [r3, #0]
7000a348:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000a34a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
7000a34c:	e853 3f00 	ldrex	r3, [r3]
7000a350:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
7000a352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
7000a354:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
7000a358:	64fb      	str	r3, [r7, #76]	@ 0x4c
7000a35a:	687b      	ldr	r3, [r7, #4]
7000a35c:	681b      	ldr	r3, [r3, #0]
7000a35e:	461a      	mov	r2, r3
7000a360:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
7000a362:	643b      	str	r3, [r7, #64]	@ 0x40
7000a364:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000a366:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
7000a368:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
7000a36a:	e841 2300 	strex	r3, r2, [r1]
7000a36e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
7000a370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
7000a372:	2b00      	cmp	r3, #0
7000a374:	d1e6      	bne.n	7000a344 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
7000a376:	687b      	ldr	r3, [r7, #4]
7000a378:	681b      	ldr	r3, [r3, #0]
7000a37a:	3308      	adds	r3, #8
7000a37c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000a37e:	6a3b      	ldr	r3, [r7, #32]
7000a380:	e853 3f00 	ldrex	r3, [r3]
7000a384:	61fb      	str	r3, [r7, #28]
   return(result);
7000a386:	69fa      	ldr	r2, [r7, #28]
7000a388:	4b1e      	ldr	r3, [pc, #120]	@ (7000a404 <UART_EndRxTransfer+0xc8>)
7000a38a:	4013      	ands	r3, r2
7000a38c:	64bb      	str	r3, [r7, #72]	@ 0x48
7000a38e:	687b      	ldr	r3, [r7, #4]
7000a390:	681b      	ldr	r3, [r3, #0]
7000a392:	3308      	adds	r3, #8
7000a394:	6cba      	ldr	r2, [r7, #72]	@ 0x48
7000a396:	62fa      	str	r2, [r7, #44]	@ 0x2c
7000a398:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000a39a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
7000a39c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
7000a39e:	e841 2300 	strex	r3, r2, [r1]
7000a3a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
7000a3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a3a6:	2b00      	cmp	r3, #0
7000a3a8:	d1e5      	bne.n	7000a376 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
7000a3aa:	687b      	ldr	r3, [r7, #4]
7000a3ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
7000a3ae:	2b01      	cmp	r3, #1
7000a3b0:	d118      	bne.n	7000a3e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
7000a3b2:	687b      	ldr	r3, [r7, #4]
7000a3b4:	681b      	ldr	r3, [r3, #0]
7000a3b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000a3b8:	68fb      	ldr	r3, [r7, #12]
7000a3ba:	e853 3f00 	ldrex	r3, [r3]
7000a3be:	60bb      	str	r3, [r7, #8]
   return(result);
7000a3c0:	68bb      	ldr	r3, [r7, #8]
7000a3c2:	f023 0310 	bic.w	r3, r3, #16
7000a3c6:	647b      	str	r3, [r7, #68]	@ 0x44
7000a3c8:	687b      	ldr	r3, [r7, #4]
7000a3ca:	681b      	ldr	r3, [r3, #0]
7000a3cc:	461a      	mov	r2, r3
7000a3ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
7000a3d0:	61bb      	str	r3, [r7, #24]
7000a3d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000a3d4:	6979      	ldr	r1, [r7, #20]
7000a3d6:	69ba      	ldr	r2, [r7, #24]
7000a3d8:	e841 2300 	strex	r3, r2, [r1]
7000a3dc:	613b      	str	r3, [r7, #16]
   return(result);
7000a3de:	693b      	ldr	r3, [r7, #16]
7000a3e0:	2b00      	cmp	r3, #0
7000a3e2:	d1e6      	bne.n	7000a3b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
7000a3e4:	687b      	ldr	r3, [r7, #4]
7000a3e6:	2220      	movs	r2, #32
7000a3e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
7000a3ec:	687b      	ldr	r3, [r7, #4]
7000a3ee:	2200      	movs	r2, #0
7000a3f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
7000a3f2:	687b      	ldr	r3, [r7, #4]
7000a3f4:	2200      	movs	r2, #0
7000a3f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
7000a3f8:	bf00      	nop
7000a3fa:	3754      	adds	r7, #84	@ 0x54
7000a3fc:	46bd      	mov	sp, r7
7000a3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a402:	4770      	bx	lr
7000a404:	effffffe 	.word	0xeffffffe

7000a408 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
7000a408:	b480      	push	{r7}
7000a40a:	b085      	sub	sp, #20
7000a40c:	af00      	add	r7, sp, #0
7000a40e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
7000a410:	687b      	ldr	r3, [r7, #4]
7000a412:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
7000a416:	2b01      	cmp	r3, #1
7000a418:	d101      	bne.n	7000a41e <HAL_UARTEx_DisableFifoMode+0x16>
7000a41a:	2302      	movs	r3, #2
7000a41c:	e027      	b.n	7000a46e <HAL_UARTEx_DisableFifoMode+0x66>
7000a41e:	687b      	ldr	r3, [r7, #4]
7000a420:	2201      	movs	r2, #1
7000a422:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
7000a426:	687b      	ldr	r3, [r7, #4]
7000a428:	2224      	movs	r2, #36	@ 0x24
7000a42a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
7000a42e:	687b      	ldr	r3, [r7, #4]
7000a430:	681b      	ldr	r3, [r3, #0]
7000a432:	681b      	ldr	r3, [r3, #0]
7000a434:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
7000a436:	687b      	ldr	r3, [r7, #4]
7000a438:	681b      	ldr	r3, [r3, #0]
7000a43a:	681a      	ldr	r2, [r3, #0]
7000a43c:	687b      	ldr	r3, [r7, #4]
7000a43e:	681b      	ldr	r3, [r3, #0]
7000a440:	f022 0201 	bic.w	r2, r2, #1
7000a444:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
7000a446:	68fb      	ldr	r3, [r7, #12]
7000a448:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
7000a44c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
7000a44e:	687b      	ldr	r3, [r7, #4]
7000a450:	2200      	movs	r2, #0
7000a452:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
7000a454:	687b      	ldr	r3, [r7, #4]
7000a456:	681b      	ldr	r3, [r3, #0]
7000a458:	68fa      	ldr	r2, [r7, #12]
7000a45a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
7000a45c:	687b      	ldr	r3, [r7, #4]
7000a45e:	2220      	movs	r2, #32
7000a460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
7000a464:	687b      	ldr	r3, [r7, #4]
7000a466:	2200      	movs	r2, #0
7000a468:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000a46c:	2300      	movs	r3, #0
}
7000a46e:	4618      	mov	r0, r3
7000a470:	3714      	adds	r7, #20
7000a472:	46bd      	mov	sp, r7
7000a474:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a478:	4770      	bx	lr

7000a47a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
7000a47a:	b580      	push	{r7, lr}
7000a47c:	b084      	sub	sp, #16
7000a47e:	af00      	add	r7, sp, #0
7000a480:	6078      	str	r0, [r7, #4]
7000a482:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
7000a484:	687b      	ldr	r3, [r7, #4]
7000a486:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
7000a48a:	2b01      	cmp	r3, #1
7000a48c:	d101      	bne.n	7000a492 <HAL_UARTEx_SetTxFifoThreshold+0x18>
7000a48e:	2302      	movs	r3, #2
7000a490:	e02d      	b.n	7000a4ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
7000a492:	687b      	ldr	r3, [r7, #4]
7000a494:	2201      	movs	r2, #1
7000a496:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
7000a49a:	687b      	ldr	r3, [r7, #4]
7000a49c:	2224      	movs	r2, #36	@ 0x24
7000a49e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
7000a4a2:	687b      	ldr	r3, [r7, #4]
7000a4a4:	681b      	ldr	r3, [r3, #0]
7000a4a6:	681b      	ldr	r3, [r3, #0]
7000a4a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
7000a4aa:	687b      	ldr	r3, [r7, #4]
7000a4ac:	681b      	ldr	r3, [r3, #0]
7000a4ae:	681a      	ldr	r2, [r3, #0]
7000a4b0:	687b      	ldr	r3, [r7, #4]
7000a4b2:	681b      	ldr	r3, [r3, #0]
7000a4b4:	f022 0201 	bic.w	r2, r2, #1
7000a4b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
7000a4ba:	687b      	ldr	r3, [r7, #4]
7000a4bc:	681b      	ldr	r3, [r3, #0]
7000a4be:	689b      	ldr	r3, [r3, #8]
7000a4c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
7000a4c4:	687b      	ldr	r3, [r7, #4]
7000a4c6:	681b      	ldr	r3, [r3, #0]
7000a4c8:	683a      	ldr	r2, [r7, #0]
7000a4ca:	430a      	orrs	r2, r1
7000a4cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
7000a4ce:	6878      	ldr	r0, [r7, #4]
7000a4d0:	f000 f850 	bl	7000a574 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
7000a4d4:	687b      	ldr	r3, [r7, #4]
7000a4d6:	681b      	ldr	r3, [r3, #0]
7000a4d8:	68fa      	ldr	r2, [r7, #12]
7000a4da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
7000a4dc:	687b      	ldr	r3, [r7, #4]
7000a4de:	2220      	movs	r2, #32
7000a4e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
7000a4e4:	687b      	ldr	r3, [r7, #4]
7000a4e6:	2200      	movs	r2, #0
7000a4e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000a4ec:	2300      	movs	r3, #0
}
7000a4ee:	4618      	mov	r0, r3
7000a4f0:	3710      	adds	r7, #16
7000a4f2:	46bd      	mov	sp, r7
7000a4f4:	bd80      	pop	{r7, pc}

7000a4f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
7000a4f6:	b580      	push	{r7, lr}
7000a4f8:	b084      	sub	sp, #16
7000a4fa:	af00      	add	r7, sp, #0
7000a4fc:	6078      	str	r0, [r7, #4]
7000a4fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
7000a500:	687b      	ldr	r3, [r7, #4]
7000a502:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
7000a506:	2b01      	cmp	r3, #1
7000a508:	d101      	bne.n	7000a50e <HAL_UARTEx_SetRxFifoThreshold+0x18>
7000a50a:	2302      	movs	r3, #2
7000a50c:	e02d      	b.n	7000a56a <HAL_UARTEx_SetRxFifoThreshold+0x74>
7000a50e:	687b      	ldr	r3, [r7, #4]
7000a510:	2201      	movs	r2, #1
7000a512:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
7000a516:	687b      	ldr	r3, [r7, #4]
7000a518:	2224      	movs	r2, #36	@ 0x24
7000a51a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
7000a51e:	687b      	ldr	r3, [r7, #4]
7000a520:	681b      	ldr	r3, [r3, #0]
7000a522:	681b      	ldr	r3, [r3, #0]
7000a524:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
7000a526:	687b      	ldr	r3, [r7, #4]
7000a528:	681b      	ldr	r3, [r3, #0]
7000a52a:	681a      	ldr	r2, [r3, #0]
7000a52c:	687b      	ldr	r3, [r7, #4]
7000a52e:	681b      	ldr	r3, [r3, #0]
7000a530:	f022 0201 	bic.w	r2, r2, #1
7000a534:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
7000a536:	687b      	ldr	r3, [r7, #4]
7000a538:	681b      	ldr	r3, [r3, #0]
7000a53a:	689b      	ldr	r3, [r3, #8]
7000a53c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
7000a540:	687b      	ldr	r3, [r7, #4]
7000a542:	681b      	ldr	r3, [r3, #0]
7000a544:	683a      	ldr	r2, [r7, #0]
7000a546:	430a      	orrs	r2, r1
7000a548:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
7000a54a:	6878      	ldr	r0, [r7, #4]
7000a54c:	f000 f812 	bl	7000a574 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
7000a550:	687b      	ldr	r3, [r7, #4]
7000a552:	681b      	ldr	r3, [r3, #0]
7000a554:	68fa      	ldr	r2, [r7, #12]
7000a556:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
7000a558:	687b      	ldr	r3, [r7, #4]
7000a55a:	2220      	movs	r2, #32
7000a55c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
7000a560:	687b      	ldr	r3, [r7, #4]
7000a562:	2200      	movs	r2, #0
7000a564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000a568:	2300      	movs	r3, #0
}
7000a56a:	4618      	mov	r0, r3
7000a56c:	3710      	adds	r7, #16
7000a56e:	46bd      	mov	sp, r7
7000a570:	bd80      	pop	{r7, pc}
	...

7000a574 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
7000a574:	b480      	push	{r7}
7000a576:	b085      	sub	sp, #20
7000a578:	af00      	add	r7, sp, #0
7000a57a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
7000a57c:	687b      	ldr	r3, [r7, #4]
7000a57e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
7000a580:	2b00      	cmp	r3, #0
7000a582:	d108      	bne.n	7000a596 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
7000a584:	687b      	ldr	r3, [r7, #4]
7000a586:	2201      	movs	r2, #1
7000a588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
7000a58c:	687b      	ldr	r3, [r7, #4]
7000a58e:	2201      	movs	r2, #1
7000a590:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
7000a594:	e031      	b.n	7000a5fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
7000a596:	2310      	movs	r3, #16
7000a598:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
7000a59a:	2310      	movs	r3, #16
7000a59c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
7000a59e:	687b      	ldr	r3, [r7, #4]
7000a5a0:	681b      	ldr	r3, [r3, #0]
7000a5a2:	689b      	ldr	r3, [r3, #8]
7000a5a4:	0e5b      	lsrs	r3, r3, #25
7000a5a6:	b2db      	uxtb	r3, r3
7000a5a8:	f003 0307 	and.w	r3, r3, #7
7000a5ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
7000a5ae:	687b      	ldr	r3, [r7, #4]
7000a5b0:	681b      	ldr	r3, [r3, #0]
7000a5b2:	689b      	ldr	r3, [r3, #8]
7000a5b4:	0f5b      	lsrs	r3, r3, #29
7000a5b6:	b2db      	uxtb	r3, r3
7000a5b8:	f003 0307 	and.w	r3, r3, #7
7000a5bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
7000a5be:	7bbb      	ldrb	r3, [r7, #14]
7000a5c0:	7b3a      	ldrb	r2, [r7, #12]
7000a5c2:	4911      	ldr	r1, [pc, #68]	@ (7000a608 <UARTEx_SetNbDataToProcess+0x94>)
7000a5c4:	5c8a      	ldrb	r2, [r1, r2]
7000a5c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
7000a5ca:	7b3a      	ldrb	r2, [r7, #12]
7000a5cc:	490f      	ldr	r1, [pc, #60]	@ (7000a60c <UARTEx_SetNbDataToProcess+0x98>)
7000a5ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
7000a5d0:	fb93 f3f2 	sdiv	r3, r3, r2
7000a5d4:	b29a      	uxth	r2, r3
7000a5d6:	687b      	ldr	r3, [r7, #4]
7000a5d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
7000a5dc:	7bfb      	ldrb	r3, [r7, #15]
7000a5de:	7b7a      	ldrb	r2, [r7, #13]
7000a5e0:	4909      	ldr	r1, [pc, #36]	@ (7000a608 <UARTEx_SetNbDataToProcess+0x94>)
7000a5e2:	5c8a      	ldrb	r2, [r1, r2]
7000a5e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
7000a5e8:	7b7a      	ldrb	r2, [r7, #13]
7000a5ea:	4908      	ldr	r1, [pc, #32]	@ (7000a60c <UARTEx_SetNbDataToProcess+0x98>)
7000a5ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
7000a5ee:	fb93 f3f2 	sdiv	r3, r3, r2
7000a5f2:	b29a      	uxth	r2, r3
7000a5f4:	687b      	ldr	r3, [r7, #4]
7000a5f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
7000a5fa:	bf00      	nop
7000a5fc:	3714      	adds	r7, #20
7000a5fe:	46bd      	mov	sp, r7
7000a600:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a604:	4770      	bx	lr
7000a606:	bf00      	nop
7000a608:	70011564 	.word	0x70011564
7000a60c:	7001156c 	.word	0x7001156c

7000a610 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
7000a610:	b084      	sub	sp, #16
7000a612:	b480      	push	{r7}
7000a614:	b085      	sub	sp, #20
7000a616:	af00      	add	r7, sp, #0
7000a618:	6078      	str	r0, [r7, #4]
7000a61a:	f107 001c 	add.w	r0, r7, #28
7000a61e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
7000a622:	2300      	movs	r3, #0
7000a624:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
7000a626:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
7000a628:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
7000a62a:	431a      	orrs	r2, r3
             Init.BusWide             | \
7000a62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
7000a62e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
7000a630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
7000a632:	431a      	orrs	r2, r3
             Init.ClockDiv
7000a634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
7000a636:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
7000a638:	68fa      	ldr	r2, [r7, #12]
7000a63a:	4313      	orrs	r3, r2
7000a63c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
7000a63e:	687b      	ldr	r3, [r7, #4]
7000a640:	685a      	ldr	r2, [r3, #4]
7000a642:	4b07      	ldr	r3, [pc, #28]	@ (7000a660 <SDMMC_Init+0x50>)
7000a644:	4013      	ands	r3, r2
7000a646:	68fa      	ldr	r2, [r7, #12]
7000a648:	431a      	orrs	r2, r3
7000a64a:	687b      	ldr	r3, [r7, #4]
7000a64c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
7000a64e:	2300      	movs	r3, #0
}
7000a650:	4618      	mov	r0, r3
7000a652:	3714      	adds	r7, #20
7000a654:	46bd      	mov	sp, r7
7000a656:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a65a:	b004      	add	sp, #16
7000a65c:	4770      	bx	lr
7000a65e:	bf00      	nop
7000a660:	ffc02c00 	.word	0xffc02c00

7000a664 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
7000a664:	b480      	push	{r7}
7000a666:	b083      	sub	sp, #12
7000a668:	af00      	add	r7, sp, #0
7000a66a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
7000a66c:	687b      	ldr	r3, [r7, #4]
7000a66e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
7000a672:	4618      	mov	r0, r3
7000a674:	370c      	adds	r7, #12
7000a676:	46bd      	mov	sp, r7
7000a678:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a67c:	4770      	bx	lr

7000a67e <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
7000a67e:	b480      	push	{r7}
7000a680:	b083      	sub	sp, #12
7000a682:	af00      	add	r7, sp, #0
7000a684:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
7000a686:	687b      	ldr	r3, [r7, #4]
7000a688:	681b      	ldr	r3, [r3, #0]
7000a68a:	f043 0203 	orr.w	r2, r3, #3
7000a68e:	687b      	ldr	r3, [r7, #4]
7000a690:	601a      	str	r2, [r3, #0]

  return HAL_OK;
7000a692:	2300      	movs	r3, #0
}
7000a694:	4618      	mov	r0, r3
7000a696:	370c      	adds	r7, #12
7000a698:	46bd      	mov	sp, r7
7000a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a69e:	4770      	bx	lr

7000a6a0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
7000a6a0:	b480      	push	{r7}
7000a6a2:	b083      	sub	sp, #12
7000a6a4:	af00      	add	r7, sp, #0
7000a6a6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
7000a6a8:	687b      	ldr	r3, [r7, #4]
7000a6aa:	681b      	ldr	r3, [r3, #0]
7000a6ac:	f003 0303 	and.w	r3, r3, #3
}
7000a6b0:	4618      	mov	r0, r3
7000a6b2:	370c      	adds	r7, #12
7000a6b4:	46bd      	mov	sp, r7
7000a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a6ba:	4770      	bx	lr

7000a6bc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
7000a6bc:	b480      	push	{r7}
7000a6be:	b085      	sub	sp, #20
7000a6c0:	af00      	add	r7, sp, #0
7000a6c2:	6078      	str	r0, [r7, #4]
7000a6c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
7000a6c6:	2300      	movs	r3, #0
7000a6c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
7000a6ca:	683b      	ldr	r3, [r7, #0]
7000a6cc:	681a      	ldr	r2, [r3, #0]
7000a6ce:	687b      	ldr	r3, [r7, #4]
7000a6d0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
7000a6d2:	683b      	ldr	r3, [r7, #0]
7000a6d4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
7000a6d6:	683b      	ldr	r3, [r7, #0]
7000a6d8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
7000a6da:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
7000a6dc:	683b      	ldr	r3, [r7, #0]
7000a6de:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
7000a6e0:	431a      	orrs	r2, r3
                       Command->CPSM);
7000a6e2:	683b      	ldr	r3, [r7, #0]
7000a6e4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
7000a6e6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
7000a6e8:	68fa      	ldr	r2, [r7, #12]
7000a6ea:	4313      	orrs	r3, r2
7000a6ec:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
7000a6ee:	687b      	ldr	r3, [r7, #4]
7000a6f0:	68da      	ldr	r2, [r3, #12]
7000a6f2:	4b06      	ldr	r3, [pc, #24]	@ (7000a70c <SDMMC_SendCommand+0x50>)
7000a6f4:	4013      	ands	r3, r2
7000a6f6:	68fa      	ldr	r2, [r7, #12]
7000a6f8:	431a      	orrs	r2, r3
7000a6fa:	687b      	ldr	r3, [r7, #4]
7000a6fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
7000a6fe:	2300      	movs	r3, #0
}
7000a700:	4618      	mov	r0, r3
7000a702:	3714      	adds	r7, #20
7000a704:	46bd      	mov	sp, r7
7000a706:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a70a:	4770      	bx	lr
7000a70c:	fffee0c0 	.word	0xfffee0c0

7000a710 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
7000a710:	b480      	push	{r7}
7000a712:	b083      	sub	sp, #12
7000a714:	af00      	add	r7, sp, #0
7000a716:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
7000a718:	687b      	ldr	r3, [r7, #4]
7000a71a:	691b      	ldr	r3, [r3, #16]
7000a71c:	b2db      	uxtb	r3, r3
}
7000a71e:	4618      	mov	r0, r3
7000a720:	370c      	adds	r7, #12
7000a722:	46bd      	mov	sp, r7
7000a724:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a728:	4770      	bx	lr

7000a72a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
7000a72a:	b480      	push	{r7}
7000a72c:	b085      	sub	sp, #20
7000a72e:	af00      	add	r7, sp, #0
7000a730:	6078      	str	r0, [r7, #4]
7000a732:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
7000a734:	687b      	ldr	r3, [r7, #4]
7000a736:	3314      	adds	r3, #20
7000a738:	461a      	mov	r2, r3
7000a73a:	683b      	ldr	r3, [r7, #0]
7000a73c:	4413      	add	r3, r2
7000a73e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
7000a740:	68fb      	ldr	r3, [r7, #12]
7000a742:	681b      	ldr	r3, [r3, #0]
}
7000a744:	4618      	mov	r0, r3
7000a746:	3714      	adds	r7, #20
7000a748:	46bd      	mov	sp, r7
7000a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a74e:	4770      	bx	lr

7000a750 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
7000a750:	b480      	push	{r7}
7000a752:	b085      	sub	sp, #20
7000a754:	af00      	add	r7, sp, #0
7000a756:	6078      	str	r0, [r7, #4]
7000a758:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
7000a75a:	2300      	movs	r3, #0
7000a75c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
7000a75e:	683b      	ldr	r3, [r7, #0]
7000a760:	681a      	ldr	r2, [r3, #0]
7000a762:	687b      	ldr	r3, [r7, #4]
7000a764:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
7000a766:	683b      	ldr	r3, [r7, #0]
7000a768:	685a      	ldr	r2, [r3, #4]
7000a76a:	687b      	ldr	r3, [r7, #4]
7000a76c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
7000a76e:	683b      	ldr	r3, [r7, #0]
7000a770:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
7000a772:	683b      	ldr	r3, [r7, #0]
7000a774:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
7000a776:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
7000a778:	683b      	ldr	r3, [r7, #0]
7000a77a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
7000a77c:	431a      	orrs	r2, r3
                       Data->DPSM);
7000a77e:	683b      	ldr	r3, [r7, #0]
7000a780:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
7000a782:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
7000a784:	68fa      	ldr	r2, [r7, #12]
7000a786:	4313      	orrs	r3, r2
7000a788:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
7000a78a:	687b      	ldr	r3, [r7, #4]
7000a78c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000a78e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
7000a792:	68fb      	ldr	r3, [r7, #12]
7000a794:	431a      	orrs	r2, r3
7000a796:	687b      	ldr	r3, [r7, #4]
7000a798:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
7000a79a:	2300      	movs	r3, #0

}
7000a79c:	4618      	mov	r0, r3
7000a79e:	3714      	adds	r7, #20
7000a7a0:	46bd      	mov	sp, r7
7000a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a7a6:	4770      	bx	lr

7000a7a8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
7000a7a8:	b580      	push	{r7, lr}
7000a7aa:	b088      	sub	sp, #32
7000a7ac:	af00      	add	r7, sp, #0
7000a7ae:	6078      	str	r0, [r7, #4]
7000a7b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
7000a7b2:	683b      	ldr	r3, [r7, #0]
7000a7b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
7000a7b6:	2310      	movs	r3, #16
7000a7b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a7ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a7be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a7c0:	2300      	movs	r3, #0
7000a7c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a7c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a7c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a7ca:	f107 0308 	add.w	r3, r7, #8
7000a7ce:	4619      	mov	r1, r3
7000a7d0:	6878      	ldr	r0, [r7, #4]
7000a7d2:	f7ff ff73 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
7000a7d6:	f241 3288 	movw	r2, #5000	@ 0x1388
7000a7da:	2110      	movs	r1, #16
7000a7dc:	6878      	ldr	r0, [r7, #4]
7000a7de:	f000 f995 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000a7e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a7e4:	69fb      	ldr	r3, [r7, #28]
}
7000a7e6:	4618      	mov	r0, r3
7000a7e8:	3720      	adds	r7, #32
7000a7ea:	46bd      	mov	sp, r7
7000a7ec:	bd80      	pop	{r7, pc}

7000a7ee <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
7000a7ee:	b580      	push	{r7, lr}
7000a7f0:	b088      	sub	sp, #32
7000a7f2:	af00      	add	r7, sp, #0
7000a7f4:	6078      	str	r0, [r7, #4]
7000a7f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
7000a7f8:	683b      	ldr	r3, [r7, #0]
7000a7fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
7000a7fc:	2307      	movs	r3, #7
7000a7fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a800:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a804:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a806:	2300      	movs	r3, #0
7000a808:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a80a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a80e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a810:	f107 0308 	add.w	r3, r7, #8
7000a814:	4619      	mov	r1, r3
7000a816:	6878      	ldr	r0, [r7, #4]
7000a818:	f7ff ff50 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
7000a81c:	f241 3288 	movw	r2, #5000	@ 0x1388
7000a820:	2107      	movs	r1, #7
7000a822:	6878      	ldr	r0, [r7, #4]
7000a824:	f000 f972 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000a828:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a82a:	69fb      	ldr	r3, [r7, #28]
}
7000a82c:	4618      	mov	r0, r3
7000a82e:	3720      	adds	r7, #32
7000a830:	46bd      	mov	sp, r7
7000a832:	bd80      	pop	{r7, pc}

7000a834 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
7000a834:	b580      	push	{r7, lr}
7000a836:	b088      	sub	sp, #32
7000a838:	af00      	add	r7, sp, #0
7000a83a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
7000a83c:	2300      	movs	r3, #0
7000a83e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
7000a840:	2300      	movs	r3, #0
7000a842:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
7000a844:	2300      	movs	r3, #0
7000a846:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a848:	2300      	movs	r3, #0
7000a84a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a84c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a850:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a852:	f107 0308 	add.w	r3, r7, #8
7000a856:	4619      	mov	r1, r3
7000a858:	6878      	ldr	r0, [r7, #4]
7000a85a:	f7ff ff2f 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
7000a85e:	6878      	ldr	r0, [r7, #4]
7000a860:	f000 fb96 	bl	7000af90 <SDMMC_GetCmdError>
7000a864:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a866:	69fb      	ldr	r3, [r7, #28]
}
7000a868:	4618      	mov	r0, r3
7000a86a:	3720      	adds	r7, #32
7000a86c:	46bd      	mov	sp, r7
7000a86e:	bd80      	pop	{r7, pc}

7000a870 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
7000a870:	b580      	push	{r7, lr}
7000a872:	b088      	sub	sp, #32
7000a874:	af00      	add	r7, sp, #0
7000a876:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
7000a878:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
7000a87c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
7000a87e:	2308      	movs	r3, #8
7000a880:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a882:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a886:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a888:	2300      	movs	r3, #0
7000a88a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a88c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a890:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a892:	f107 0308 	add.w	r3, r7, #8
7000a896:	4619      	mov	r1, r3
7000a898:	6878      	ldr	r0, [r7, #4]
7000a89a:	f7ff ff0f 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
7000a89e:	6878      	ldr	r0, [r7, #4]
7000a8a0:	f000 fb28 	bl	7000aef4 <SDMMC_GetCmdResp7>
7000a8a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a8a6:	69fb      	ldr	r3, [r7, #28]
}
7000a8a8:	4618      	mov	r0, r3
7000a8aa:	3720      	adds	r7, #32
7000a8ac:	46bd      	mov	sp, r7
7000a8ae:	bd80      	pop	{r7, pc}

7000a8b0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
7000a8b0:	b580      	push	{r7, lr}
7000a8b2:	b088      	sub	sp, #32
7000a8b4:	af00      	add	r7, sp, #0
7000a8b6:	6078      	str	r0, [r7, #4]
7000a8b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
7000a8ba:	683b      	ldr	r3, [r7, #0]
7000a8bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
7000a8be:	2337      	movs	r3, #55	@ 0x37
7000a8c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a8c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a8c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a8c8:	2300      	movs	r3, #0
7000a8ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a8cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a8d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a8d2:	f107 0308 	add.w	r3, r7, #8
7000a8d6:	4619      	mov	r1, r3
7000a8d8:	6878      	ldr	r0, [r7, #4]
7000a8da:	f7ff feef 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
7000a8de:	f241 3288 	movw	r2, #5000	@ 0x1388
7000a8e2:	2137      	movs	r1, #55	@ 0x37
7000a8e4:	6878      	ldr	r0, [r7, #4]
7000a8e6:	f000 f911 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000a8ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a8ec:	69fb      	ldr	r3, [r7, #28]
}
7000a8ee:	4618      	mov	r0, r3
7000a8f0:	3720      	adds	r7, #32
7000a8f2:	46bd      	mov	sp, r7
7000a8f4:	bd80      	pop	{r7, pc}

7000a8f6 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
7000a8f6:	b580      	push	{r7, lr}
7000a8f8:	b088      	sub	sp, #32
7000a8fa:	af00      	add	r7, sp, #0
7000a8fc:	6078      	str	r0, [r7, #4]
7000a8fe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
7000a900:	683b      	ldr	r3, [r7, #0]
7000a902:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
7000a904:	2329      	movs	r3, #41	@ 0x29
7000a906:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a908:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a90c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a90e:	2300      	movs	r3, #0
7000a910:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a912:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a916:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a918:	f107 0308 	add.w	r3, r7, #8
7000a91c:	4619      	mov	r1, r3
7000a91e:	6878      	ldr	r0, [r7, #4]
7000a920:	f7ff fecc 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
7000a924:	6878      	ldr	r0, [r7, #4]
7000a926:	f000 fa2d 	bl	7000ad84 <SDMMC_GetCmdResp3>
7000a92a:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a92c:	69fb      	ldr	r3, [r7, #28]
}
7000a92e:	4618      	mov	r0, r3
7000a930:	3720      	adds	r7, #32
7000a932:	46bd      	mov	sp, r7
7000a934:	bd80      	pop	{r7, pc}

7000a936 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
7000a936:	b580      	push	{r7, lr}
7000a938:	b088      	sub	sp, #32
7000a93a:	af00      	add	r7, sp, #0
7000a93c:	6078      	str	r0, [r7, #4]
7000a93e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
7000a940:	683b      	ldr	r3, [r7, #0]
7000a942:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
7000a944:	2306      	movs	r3, #6
7000a946:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a948:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a94c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a94e:	2300      	movs	r3, #0
7000a950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a956:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a958:	f107 0308 	add.w	r3, r7, #8
7000a95c:	4619      	mov	r1, r3
7000a95e:	6878      	ldr	r0, [r7, #4]
7000a960:	f7ff feac 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
7000a964:	f241 3288 	movw	r2, #5000	@ 0x1388
7000a968:	2106      	movs	r1, #6
7000a96a:	6878      	ldr	r0, [r7, #4]
7000a96c:	f000 f8ce 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000a970:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a972:	69fb      	ldr	r3, [r7, #28]
}
7000a974:	4618      	mov	r0, r3
7000a976:	3720      	adds	r7, #32
7000a978:	46bd      	mov	sp, r7
7000a97a:	bd80      	pop	{r7, pc}

7000a97c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
7000a97c:	b580      	push	{r7, lr}
7000a97e:	b088      	sub	sp, #32
7000a980:	af00      	add	r7, sp, #0
7000a982:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
7000a984:	2300      	movs	r3, #0
7000a986:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
7000a988:	2333      	movs	r3, #51	@ 0x33
7000a98a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000a98c:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000a990:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a992:	2300      	movs	r3, #0
7000a994:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a996:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a99a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a99c:	f107 0308 	add.w	r3, r7, #8
7000a9a0:	4619      	mov	r1, r3
7000a9a2:	6878      	ldr	r0, [r7, #4]
7000a9a4:	f7ff fe8a 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
7000a9a8:	f241 3288 	movw	r2, #5000	@ 0x1388
7000a9ac:	2133      	movs	r1, #51	@ 0x33
7000a9ae:	6878      	ldr	r0, [r7, #4]
7000a9b0:	f000 f8ac 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000a9b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a9b6:	69fb      	ldr	r3, [r7, #28]
}
7000a9b8:	4618      	mov	r0, r3
7000a9ba:	3720      	adds	r7, #32
7000a9bc:	46bd      	mov	sp, r7
7000a9be:	bd80      	pop	{r7, pc}

7000a9c0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
7000a9c0:	b580      	push	{r7, lr}
7000a9c2:	b088      	sub	sp, #32
7000a9c4:	af00      	add	r7, sp, #0
7000a9c6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
7000a9c8:	2300      	movs	r3, #0
7000a9ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
7000a9cc:	2302      	movs	r3, #2
7000a9ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
7000a9d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
7000a9d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000a9d6:	2300      	movs	r3, #0
7000a9d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000a9da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000a9de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000a9e0:	f107 0308 	add.w	r3, r7, #8
7000a9e4:	4619      	mov	r1, r3
7000a9e6:	6878      	ldr	r0, [r7, #4]
7000a9e8:	f7ff fe68 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
7000a9ec:	6878      	ldr	r0, [r7, #4]
7000a9ee:	f000 f97f 	bl	7000acf0 <SDMMC_GetCmdResp2>
7000a9f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000a9f4:	69fb      	ldr	r3, [r7, #28]
}
7000a9f6:	4618      	mov	r0, r3
7000a9f8:	3720      	adds	r7, #32
7000a9fa:	46bd      	mov	sp, r7
7000a9fc:	bd80      	pop	{r7, pc}

7000a9fe <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
7000a9fe:	b580      	push	{r7, lr}
7000aa00:	b088      	sub	sp, #32
7000aa02:	af00      	add	r7, sp, #0
7000aa04:	6078      	str	r0, [r7, #4]
7000aa06:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
7000aa08:	683b      	ldr	r3, [r7, #0]
7000aa0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
7000aa0c:	2309      	movs	r3, #9
7000aa0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
7000aa10:	f44f 7340 	mov.w	r3, #768	@ 0x300
7000aa14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000aa16:	2300      	movs	r3, #0
7000aa18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000aa1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000aa1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000aa20:	f107 0308 	add.w	r3, r7, #8
7000aa24:	4619      	mov	r1, r3
7000aa26:	6878      	ldr	r0, [r7, #4]
7000aa28:	f7ff fe48 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
7000aa2c:	6878      	ldr	r0, [r7, #4]
7000aa2e:	f000 f95f 	bl	7000acf0 <SDMMC_GetCmdResp2>
7000aa32:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000aa34:	69fb      	ldr	r3, [r7, #28]
}
7000aa36:	4618      	mov	r0, r3
7000aa38:	3720      	adds	r7, #32
7000aa3a:	46bd      	mov	sp, r7
7000aa3c:	bd80      	pop	{r7, pc}

7000aa3e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
7000aa3e:	b580      	push	{r7, lr}
7000aa40:	b088      	sub	sp, #32
7000aa42:	af00      	add	r7, sp, #0
7000aa44:	6078      	str	r0, [r7, #4]
7000aa46:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
7000aa48:	2300      	movs	r3, #0
7000aa4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
7000aa4c:	2303      	movs	r3, #3
7000aa4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000aa50:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000aa54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000aa56:	2300      	movs	r3, #0
7000aa58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000aa5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000aa5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000aa60:	f107 0308 	add.w	r3, r7, #8
7000aa64:	4619      	mov	r1, r3
7000aa66:	6878      	ldr	r0, [r7, #4]
7000aa68:	f7ff fe28 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
7000aa6c:	683a      	ldr	r2, [r7, #0]
7000aa6e:	2103      	movs	r1, #3
7000aa70:	6878      	ldr	r0, [r7, #4]
7000aa72:	f000 f9c7 	bl	7000ae04 <SDMMC_GetCmdResp6>
7000aa76:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000aa78:	69fb      	ldr	r3, [r7, #28]
}
7000aa7a:	4618      	mov	r0, r3
7000aa7c:	3720      	adds	r7, #32
7000aa7e:	46bd      	mov	sp, r7
7000aa80:	bd80      	pop	{r7, pc}

7000aa82 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
7000aa82:	b580      	push	{r7, lr}
7000aa84:	b088      	sub	sp, #32
7000aa86:	af00      	add	r7, sp, #0
7000aa88:	6078      	str	r0, [r7, #4]
7000aa8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
7000aa8c:	683b      	ldr	r3, [r7, #0]
7000aa8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
7000aa90:	230d      	movs	r3, #13
7000aa92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000aa94:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000aa98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000aa9a:	2300      	movs	r3, #0
7000aa9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000aa9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000aaa2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000aaa4:	f107 0308 	add.w	r3, r7, #8
7000aaa8:	4619      	mov	r1, r3
7000aaaa:	6878      	ldr	r0, [r7, #4]
7000aaac:	f7ff fe06 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
7000aab0:	f241 3288 	movw	r2, #5000	@ 0x1388
7000aab4:	210d      	movs	r1, #13
7000aab6:	6878      	ldr	r0, [r7, #4]
7000aab8:	f000 f828 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000aabc:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000aabe:	69fb      	ldr	r3, [r7, #28]
}
7000aac0:	4618      	mov	r0, r3
7000aac2:	3720      	adds	r7, #32
7000aac4:	46bd      	mov	sp, r7
7000aac6:	bd80      	pop	{r7, pc}

7000aac8 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
7000aac8:	b580      	push	{r7, lr}
7000aaca:	b088      	sub	sp, #32
7000aacc:	af00      	add	r7, sp, #0
7000aace:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
7000aad0:	2300      	movs	r3, #0
7000aad2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
7000aad4:	230d      	movs	r3, #13
7000aad6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000aad8:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000aadc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000aade:	2300      	movs	r3, #0
7000aae0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000aae2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000aae6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000aae8:	f107 0308 	add.w	r3, r7, #8
7000aaec:	4619      	mov	r1, r3
7000aaee:	6878      	ldr	r0, [r7, #4]
7000aaf0:	f7ff fde4 	bl	7000a6bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
7000aaf4:	f241 3288 	movw	r2, #5000	@ 0x1388
7000aaf8:	210d      	movs	r1, #13
7000aafa:	6878      	ldr	r0, [r7, #4]
7000aafc:	f000 f806 	bl	7000ab0c <SDMMC_GetCmdResp1>
7000ab00:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000ab02:	69fb      	ldr	r3, [r7, #28]
}
7000ab04:	4618      	mov	r0, r3
7000ab06:	3720      	adds	r7, #32
7000ab08:	46bd      	mov	sp, r7
7000ab0a:	bd80      	pop	{r7, pc}

7000ab0c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
7000ab0c:	b580      	push	{r7, lr}
7000ab0e:	b088      	sub	sp, #32
7000ab10:	af00      	add	r7, sp, #0
7000ab12:	60f8      	str	r0, [r7, #12]
7000ab14:	460b      	mov	r3, r1
7000ab16:	607a      	str	r2, [r7, #4]
7000ab18:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
7000ab1a:	4b70      	ldr	r3, [pc, #448]	@ (7000acdc <SDMMC_GetCmdResp1+0x1d0>)
7000ab1c:	681b      	ldr	r3, [r3, #0]
7000ab1e:	4a70      	ldr	r2, [pc, #448]	@ (7000ace0 <SDMMC_GetCmdResp1+0x1d4>)
7000ab20:	fba2 2303 	umull	r2, r3, r2, r3
7000ab24:	0a5a      	lsrs	r2, r3, #9
7000ab26:	687b      	ldr	r3, [r7, #4]
7000ab28:	fb02 f303 	mul.w	r3, r2, r3
7000ab2c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
7000ab2e:	69fb      	ldr	r3, [r7, #28]
7000ab30:	1e5a      	subs	r2, r3, #1
7000ab32:	61fa      	str	r2, [r7, #28]
7000ab34:	2b00      	cmp	r3, #0
7000ab36:	d102      	bne.n	7000ab3e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
7000ab38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000ab3c:	e0c9      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
7000ab3e:	68fb      	ldr	r3, [r7, #12]
7000ab40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ab42:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
7000ab44:	69ba      	ldr	r2, [r7, #24]
7000ab46:	4b67      	ldr	r3, [pc, #412]	@ (7000ace4 <SDMMC_GetCmdResp1+0x1d8>)
7000ab48:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
7000ab4a:	2b00      	cmp	r3, #0
7000ab4c:	d0ef      	beq.n	7000ab2e <SDMMC_GetCmdResp1+0x22>
7000ab4e:	69bb      	ldr	r3, [r7, #24]
7000ab50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000ab54:	2b00      	cmp	r3, #0
7000ab56:	d1ea      	bne.n	7000ab2e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
7000ab58:	68fb      	ldr	r3, [r7, #12]
7000ab5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ab5c:	f003 0304 	and.w	r3, r3, #4
7000ab60:	2b00      	cmp	r3, #0
7000ab62:	d004      	beq.n	7000ab6e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
7000ab64:	68fb      	ldr	r3, [r7, #12]
7000ab66:	2204      	movs	r2, #4
7000ab68:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
7000ab6a:	2304      	movs	r3, #4
7000ab6c:	e0b1      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
7000ab6e:	68fb      	ldr	r3, [r7, #12]
7000ab70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ab72:	f003 0301 	and.w	r3, r3, #1
7000ab76:	2b00      	cmp	r3, #0
7000ab78:	d004      	beq.n	7000ab84 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
7000ab7a:	68fb      	ldr	r3, [r7, #12]
7000ab7c:	2201      	movs	r2, #1
7000ab7e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
7000ab80:	2301      	movs	r3, #1
7000ab82:	e0a6      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
7000ab84:	68fb      	ldr	r3, [r7, #12]
7000ab86:	4a58      	ldr	r2, [pc, #352]	@ (7000ace8 <SDMMC_GetCmdResp1+0x1dc>)
7000ab88:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
7000ab8a:	68f8      	ldr	r0, [r7, #12]
7000ab8c:	f7ff fdc0 	bl	7000a710 <SDMMC_GetCommandResponse>
7000ab90:	4603      	mov	r3, r0
7000ab92:	461a      	mov	r2, r3
7000ab94:	7afb      	ldrb	r3, [r7, #11]
7000ab96:	4293      	cmp	r3, r2
7000ab98:	d001      	beq.n	7000ab9e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
7000ab9a:	2301      	movs	r3, #1
7000ab9c:	e099      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
7000ab9e:	2100      	movs	r1, #0
7000aba0:	68f8      	ldr	r0, [r7, #12]
7000aba2:	f7ff fdc2 	bl	7000a72a <SDMMC_GetResponse>
7000aba6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
7000aba8:	697a      	ldr	r2, [r7, #20]
7000abaa:	4b50      	ldr	r3, [pc, #320]	@ (7000acec <SDMMC_GetCmdResp1+0x1e0>)
7000abac:	4013      	ands	r3, r2
7000abae:	2b00      	cmp	r3, #0
7000abb0:	d101      	bne.n	7000abb6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
7000abb2:	2300      	movs	r3, #0
7000abb4:	e08d      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
7000abb6:	697b      	ldr	r3, [r7, #20]
7000abb8:	2b00      	cmp	r3, #0
7000abba:	da02      	bge.n	7000abc2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
7000abbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
7000abc0:	e087      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
7000abc2:	697b      	ldr	r3, [r7, #20]
7000abc4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
7000abc8:	2b00      	cmp	r3, #0
7000abca:	d001      	beq.n	7000abd0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
7000abcc:	2340      	movs	r3, #64	@ 0x40
7000abce:	e080      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
7000abd0:	697b      	ldr	r3, [r7, #20]
7000abd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
7000abd6:	2b00      	cmp	r3, #0
7000abd8:	d001      	beq.n	7000abde <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
7000abda:	2380      	movs	r3, #128	@ 0x80
7000abdc:	e079      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
7000abde:	697b      	ldr	r3, [r7, #20]
7000abe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
7000abe4:	2b00      	cmp	r3, #0
7000abe6:	d002      	beq.n	7000abee <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
7000abe8:	f44f 7380 	mov.w	r3, #256	@ 0x100
7000abec:	e071      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
7000abee:	697b      	ldr	r3, [r7, #20]
7000abf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
7000abf4:	2b00      	cmp	r3, #0
7000abf6:	d002      	beq.n	7000abfe <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
7000abf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
7000abfc:	e069      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
7000abfe:	697b      	ldr	r3, [r7, #20]
7000ac00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000ac04:	2b00      	cmp	r3, #0
7000ac06:	d002      	beq.n	7000ac0e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
7000ac08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000ac0c:	e061      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
7000ac0e:	697b      	ldr	r3, [r7, #20]
7000ac10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
7000ac14:	2b00      	cmp	r3, #0
7000ac16:	d002      	beq.n	7000ac1e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
7000ac18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
7000ac1c:	e059      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
7000ac1e:	697b      	ldr	r3, [r7, #20]
7000ac20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
7000ac24:	2b00      	cmp	r3, #0
7000ac26:	d002      	beq.n	7000ac2e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
7000ac28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000ac2c:	e051      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
7000ac2e:	697b      	ldr	r3, [r7, #20]
7000ac30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
7000ac34:	2b00      	cmp	r3, #0
7000ac36:	d002      	beq.n	7000ac3e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
7000ac38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
7000ac3c:	e049      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
7000ac3e:	697b      	ldr	r3, [r7, #20]
7000ac40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
7000ac44:	2b00      	cmp	r3, #0
7000ac46:	d002      	beq.n	7000ac4e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
7000ac48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
7000ac4c:	e041      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
7000ac4e:	697b      	ldr	r3, [r7, #20]
7000ac50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
7000ac54:	2b00      	cmp	r3, #0
7000ac56:	d002      	beq.n	7000ac5e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
7000ac58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
7000ac5c:	e039      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
7000ac5e:	697b      	ldr	r3, [r7, #20]
7000ac60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
7000ac64:	2b00      	cmp	r3, #0
7000ac66:	d002      	beq.n	7000ac6e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
7000ac68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
7000ac6c:	e031      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
7000ac6e:	697b      	ldr	r3, [r7, #20]
7000ac70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000ac74:	2b00      	cmp	r3, #0
7000ac76:	d002      	beq.n	7000ac7e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
7000ac78:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
7000ac7c:	e029      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
7000ac7e:	697b      	ldr	r3, [r7, #20]
7000ac80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000ac84:	2b00      	cmp	r3, #0
7000ac86:	d002      	beq.n	7000ac8e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
7000ac88:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
7000ac8c:	e021      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
7000ac8e:	697b      	ldr	r3, [r7, #20]
7000ac90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
7000ac94:	2b00      	cmp	r3, #0
7000ac96:	d002      	beq.n	7000ac9e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
7000ac98:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
7000ac9c:	e019      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
7000ac9e:	697b      	ldr	r3, [r7, #20]
7000aca0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
7000aca4:	2b00      	cmp	r3, #0
7000aca6:	d002      	beq.n	7000acae <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
7000aca8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
7000acac:	e011      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
7000acae:	697b      	ldr	r3, [r7, #20]
7000acb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000acb4:	2b00      	cmp	r3, #0
7000acb6:	d002      	beq.n	7000acbe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
7000acb8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
7000acbc:	e009      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
7000acbe:	697b      	ldr	r3, [r7, #20]
7000acc0:	f003 0308 	and.w	r3, r3, #8
7000acc4:	2b00      	cmp	r3, #0
7000acc6:	d002      	beq.n	7000acce <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
7000acc8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
7000accc:	e001      	b.n	7000acd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
7000acce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
7000acd2:	4618      	mov	r0, r3
7000acd4:	3720      	adds	r7, #32
7000acd6:	46bd      	mov	sp, r7
7000acd8:	bd80      	pop	{r7, pc}
7000acda:	bf00      	nop
7000acdc:	24000000 	.word	0x24000000
7000ace0:	10624dd3 	.word	0x10624dd3
7000ace4:	00200045 	.word	0x00200045
7000ace8:	002000c5 	.word	0x002000c5
7000acec:	fdffe008 	.word	0xfdffe008

7000acf0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
7000acf0:	b480      	push	{r7}
7000acf2:	b085      	sub	sp, #20
7000acf4:	af00      	add	r7, sp, #0
7000acf6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
7000acf8:	4b1f      	ldr	r3, [pc, #124]	@ (7000ad78 <SDMMC_GetCmdResp2+0x88>)
7000acfa:	681b      	ldr	r3, [r3, #0]
7000acfc:	4a1f      	ldr	r2, [pc, #124]	@ (7000ad7c <SDMMC_GetCmdResp2+0x8c>)
7000acfe:	fba2 2303 	umull	r2, r3, r2, r3
7000ad02:	0a5b      	lsrs	r3, r3, #9
7000ad04:	f241 3288 	movw	r2, #5000	@ 0x1388
7000ad08:	fb02 f303 	mul.w	r3, r2, r3
7000ad0c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
7000ad0e:	68fb      	ldr	r3, [r7, #12]
7000ad10:	1e5a      	subs	r2, r3, #1
7000ad12:	60fa      	str	r2, [r7, #12]
7000ad14:	2b00      	cmp	r3, #0
7000ad16:	d102      	bne.n	7000ad1e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
7000ad18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000ad1c:	e026      	b.n	7000ad6c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
7000ad1e:	687b      	ldr	r3, [r7, #4]
7000ad20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ad22:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000ad24:	68bb      	ldr	r3, [r7, #8]
7000ad26:	f003 0345 	and.w	r3, r3, #69	@ 0x45
7000ad2a:	2b00      	cmp	r3, #0
7000ad2c:	d0ef      	beq.n	7000ad0e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
7000ad2e:	68bb      	ldr	r3, [r7, #8]
7000ad30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000ad34:	2b00      	cmp	r3, #0
7000ad36:	d1ea      	bne.n	7000ad0e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
7000ad38:	687b      	ldr	r3, [r7, #4]
7000ad3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ad3c:	f003 0304 	and.w	r3, r3, #4
7000ad40:	2b00      	cmp	r3, #0
7000ad42:	d004      	beq.n	7000ad4e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
7000ad44:	687b      	ldr	r3, [r7, #4]
7000ad46:	2204      	movs	r2, #4
7000ad48:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
7000ad4a:	2304      	movs	r3, #4
7000ad4c:	e00e      	b.n	7000ad6c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
7000ad4e:	687b      	ldr	r3, [r7, #4]
7000ad50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ad52:	f003 0301 	and.w	r3, r3, #1
7000ad56:	2b00      	cmp	r3, #0
7000ad58:	d004      	beq.n	7000ad64 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
7000ad5a:	687b      	ldr	r3, [r7, #4]
7000ad5c:	2201      	movs	r2, #1
7000ad5e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
7000ad60:	2301      	movs	r3, #1
7000ad62:	e003      	b.n	7000ad6c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
7000ad64:	687b      	ldr	r3, [r7, #4]
7000ad66:	4a06      	ldr	r2, [pc, #24]	@ (7000ad80 <SDMMC_GetCmdResp2+0x90>)
7000ad68:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
7000ad6a:	2300      	movs	r3, #0
}
7000ad6c:	4618      	mov	r0, r3
7000ad6e:	3714      	adds	r7, #20
7000ad70:	46bd      	mov	sp, r7
7000ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
7000ad76:	4770      	bx	lr
7000ad78:	24000000 	.word	0x24000000
7000ad7c:	10624dd3 	.word	0x10624dd3
7000ad80:	002000c5 	.word	0x002000c5

7000ad84 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
7000ad84:	b480      	push	{r7}
7000ad86:	b085      	sub	sp, #20
7000ad88:	af00      	add	r7, sp, #0
7000ad8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
7000ad8c:	4b1a      	ldr	r3, [pc, #104]	@ (7000adf8 <SDMMC_GetCmdResp3+0x74>)
7000ad8e:	681b      	ldr	r3, [r3, #0]
7000ad90:	4a1a      	ldr	r2, [pc, #104]	@ (7000adfc <SDMMC_GetCmdResp3+0x78>)
7000ad92:	fba2 2303 	umull	r2, r3, r2, r3
7000ad96:	0a5b      	lsrs	r3, r3, #9
7000ad98:	f241 3288 	movw	r2, #5000	@ 0x1388
7000ad9c:	fb02 f303 	mul.w	r3, r2, r3
7000ada0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
7000ada2:	68fb      	ldr	r3, [r7, #12]
7000ada4:	1e5a      	subs	r2, r3, #1
7000ada6:	60fa      	str	r2, [r7, #12]
7000ada8:	2b00      	cmp	r3, #0
7000adaa:	d102      	bne.n	7000adb2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
7000adac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000adb0:	e01b      	b.n	7000adea <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
7000adb2:	687b      	ldr	r3, [r7, #4]
7000adb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000adb6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000adb8:	68bb      	ldr	r3, [r7, #8]
7000adba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
7000adbe:	2b00      	cmp	r3, #0
7000adc0:	d0ef      	beq.n	7000ada2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
7000adc2:	68bb      	ldr	r3, [r7, #8]
7000adc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000adc8:	2b00      	cmp	r3, #0
7000adca:	d1ea      	bne.n	7000ada2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
7000adcc:	687b      	ldr	r3, [r7, #4]
7000adce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000add0:	f003 0304 	and.w	r3, r3, #4
7000add4:	2b00      	cmp	r3, #0
7000add6:	d004      	beq.n	7000ade2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
7000add8:	687b      	ldr	r3, [r7, #4]
7000adda:	2204      	movs	r2, #4
7000addc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
7000adde:	2304      	movs	r3, #4
7000ade0:	e003      	b.n	7000adea <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
7000ade2:	687b      	ldr	r3, [r7, #4]
7000ade4:	4a06      	ldr	r2, [pc, #24]	@ (7000ae00 <SDMMC_GetCmdResp3+0x7c>)
7000ade6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
7000ade8:	2300      	movs	r3, #0
}
7000adea:	4618      	mov	r0, r3
7000adec:	3714      	adds	r7, #20
7000adee:	46bd      	mov	sp, r7
7000adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
7000adf4:	4770      	bx	lr
7000adf6:	bf00      	nop
7000adf8:	24000000 	.word	0x24000000
7000adfc:	10624dd3 	.word	0x10624dd3
7000ae00:	002000c5 	.word	0x002000c5

7000ae04 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
7000ae04:	b580      	push	{r7, lr}
7000ae06:	b088      	sub	sp, #32
7000ae08:	af00      	add	r7, sp, #0
7000ae0a:	60f8      	str	r0, [r7, #12]
7000ae0c:	460b      	mov	r3, r1
7000ae0e:	607a      	str	r2, [r7, #4]
7000ae10:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
7000ae12:	4b35      	ldr	r3, [pc, #212]	@ (7000aee8 <SDMMC_GetCmdResp6+0xe4>)
7000ae14:	681b      	ldr	r3, [r3, #0]
7000ae16:	4a35      	ldr	r2, [pc, #212]	@ (7000aeec <SDMMC_GetCmdResp6+0xe8>)
7000ae18:	fba2 2303 	umull	r2, r3, r2, r3
7000ae1c:	0a5b      	lsrs	r3, r3, #9
7000ae1e:	f241 3288 	movw	r2, #5000	@ 0x1388
7000ae22:	fb02 f303 	mul.w	r3, r2, r3
7000ae26:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
7000ae28:	69fb      	ldr	r3, [r7, #28]
7000ae2a:	1e5a      	subs	r2, r3, #1
7000ae2c:	61fa      	str	r2, [r7, #28]
7000ae2e:	2b00      	cmp	r3, #0
7000ae30:	d102      	bne.n	7000ae38 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
7000ae32:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000ae36:	e052      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
7000ae38:	68fb      	ldr	r3, [r7, #12]
7000ae3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ae3c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000ae3e:	69bb      	ldr	r3, [r7, #24]
7000ae40:	f003 0345 	and.w	r3, r3, #69	@ 0x45
7000ae44:	2b00      	cmp	r3, #0
7000ae46:	d0ef      	beq.n	7000ae28 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
7000ae48:	69bb      	ldr	r3, [r7, #24]
7000ae4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000ae4e:	2b00      	cmp	r3, #0
7000ae50:	d1ea      	bne.n	7000ae28 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
7000ae52:	68fb      	ldr	r3, [r7, #12]
7000ae54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ae56:	f003 0304 	and.w	r3, r3, #4
7000ae5a:	2b00      	cmp	r3, #0
7000ae5c:	d004      	beq.n	7000ae68 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
7000ae5e:	68fb      	ldr	r3, [r7, #12]
7000ae60:	2204      	movs	r2, #4
7000ae62:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
7000ae64:	2304      	movs	r3, #4
7000ae66:	e03a      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
7000ae68:	68fb      	ldr	r3, [r7, #12]
7000ae6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000ae6c:	f003 0301 	and.w	r3, r3, #1
7000ae70:	2b00      	cmp	r3, #0
7000ae72:	d004      	beq.n	7000ae7e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
7000ae74:	68fb      	ldr	r3, [r7, #12]
7000ae76:	2201      	movs	r2, #1
7000ae78:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
7000ae7a:	2301      	movs	r3, #1
7000ae7c:	e02f      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
7000ae7e:	68f8      	ldr	r0, [r7, #12]
7000ae80:	f7ff fc46 	bl	7000a710 <SDMMC_GetCommandResponse>
7000ae84:	4603      	mov	r3, r0
7000ae86:	461a      	mov	r2, r3
7000ae88:	7afb      	ldrb	r3, [r7, #11]
7000ae8a:	4293      	cmp	r3, r2
7000ae8c:	d001      	beq.n	7000ae92 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
7000ae8e:	2301      	movs	r3, #1
7000ae90:	e025      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
7000ae92:	68fb      	ldr	r3, [r7, #12]
7000ae94:	4a16      	ldr	r2, [pc, #88]	@ (7000aef0 <SDMMC_GetCmdResp6+0xec>)
7000ae96:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
7000ae98:	2100      	movs	r1, #0
7000ae9a:	68f8      	ldr	r0, [r7, #12]
7000ae9c:	f7ff fc45 	bl	7000a72a <SDMMC_GetResponse>
7000aea0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
7000aea2:	697b      	ldr	r3, [r7, #20]
7000aea4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
7000aea8:	2b00      	cmp	r3, #0
7000aeaa:	d106      	bne.n	7000aeba <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
7000aeac:	697b      	ldr	r3, [r7, #20]
7000aeae:	0c1b      	lsrs	r3, r3, #16
7000aeb0:	b29a      	uxth	r2, r3
7000aeb2:	687b      	ldr	r3, [r7, #4]
7000aeb4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
7000aeb6:	2300      	movs	r3, #0
7000aeb8:	e011      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
7000aeba:	697b      	ldr	r3, [r7, #20]
7000aebc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
7000aec0:	2b00      	cmp	r3, #0
7000aec2:	d002      	beq.n	7000aeca <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
7000aec4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
7000aec8:	e009      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
7000aeca:	697b      	ldr	r3, [r7, #20]
7000aecc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
7000aed0:	2b00      	cmp	r3, #0
7000aed2:	d002      	beq.n	7000aeda <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
7000aed4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000aed8:	e001      	b.n	7000aede <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
7000aeda:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
7000aede:	4618      	mov	r0, r3
7000aee0:	3720      	adds	r7, #32
7000aee2:	46bd      	mov	sp, r7
7000aee4:	bd80      	pop	{r7, pc}
7000aee6:	bf00      	nop
7000aee8:	24000000 	.word	0x24000000
7000aeec:	10624dd3 	.word	0x10624dd3
7000aef0:	002000c5 	.word	0x002000c5

7000aef4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
7000aef4:	b480      	push	{r7}
7000aef6:	b085      	sub	sp, #20
7000aef8:	af00      	add	r7, sp, #0
7000aefa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
7000aefc:	4b22      	ldr	r3, [pc, #136]	@ (7000af88 <SDMMC_GetCmdResp7+0x94>)
7000aefe:	681b      	ldr	r3, [r3, #0]
7000af00:	4a22      	ldr	r2, [pc, #136]	@ (7000af8c <SDMMC_GetCmdResp7+0x98>)
7000af02:	fba2 2303 	umull	r2, r3, r2, r3
7000af06:	0a5b      	lsrs	r3, r3, #9
7000af08:	f241 3288 	movw	r2, #5000	@ 0x1388
7000af0c:	fb02 f303 	mul.w	r3, r2, r3
7000af10:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
7000af12:	68fb      	ldr	r3, [r7, #12]
7000af14:	1e5a      	subs	r2, r3, #1
7000af16:	60fa      	str	r2, [r7, #12]
7000af18:	2b00      	cmp	r3, #0
7000af1a:	d102      	bne.n	7000af22 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
7000af1c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000af20:	e02c      	b.n	7000af7c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
7000af22:	687b      	ldr	r3, [r7, #4]
7000af24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000af26:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000af28:	68bb      	ldr	r3, [r7, #8]
7000af2a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
7000af2e:	2b00      	cmp	r3, #0
7000af30:	d0ef      	beq.n	7000af12 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
7000af32:	68bb      	ldr	r3, [r7, #8]
7000af34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
7000af38:	2b00      	cmp	r3, #0
7000af3a:	d1ea      	bne.n	7000af12 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
7000af3c:	687b      	ldr	r3, [r7, #4]
7000af3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000af40:	f003 0304 	and.w	r3, r3, #4
7000af44:	2b00      	cmp	r3, #0
7000af46:	d004      	beq.n	7000af52 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
7000af48:	687b      	ldr	r3, [r7, #4]
7000af4a:	2204      	movs	r2, #4
7000af4c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
7000af4e:	2304      	movs	r3, #4
7000af50:	e014      	b.n	7000af7c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
7000af52:	687b      	ldr	r3, [r7, #4]
7000af54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000af56:	f003 0301 	and.w	r3, r3, #1
7000af5a:	2b00      	cmp	r3, #0
7000af5c:	d004      	beq.n	7000af68 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
7000af5e:	687b      	ldr	r3, [r7, #4]
7000af60:	2201      	movs	r2, #1
7000af62:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
7000af64:	2301      	movs	r3, #1
7000af66:	e009      	b.n	7000af7c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
7000af68:	687b      	ldr	r3, [r7, #4]
7000af6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000af6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000af70:	2b00      	cmp	r3, #0
7000af72:	d002      	beq.n	7000af7a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
7000af74:	687b      	ldr	r3, [r7, #4]
7000af76:	2240      	movs	r2, #64	@ 0x40
7000af78:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
7000af7a:	2300      	movs	r3, #0

}
7000af7c:	4618      	mov	r0, r3
7000af7e:	3714      	adds	r7, #20
7000af80:	46bd      	mov	sp, r7
7000af82:	f85d 7b04 	ldr.w	r7, [sp], #4
7000af86:	4770      	bx	lr
7000af88:	24000000 	.word	0x24000000
7000af8c:	10624dd3 	.word	0x10624dd3

7000af90 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
7000af90:	b480      	push	{r7}
7000af92:	b085      	sub	sp, #20
7000af94:	af00      	add	r7, sp, #0
7000af96:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
7000af98:	4b11      	ldr	r3, [pc, #68]	@ (7000afe0 <SDMMC_GetCmdError+0x50>)
7000af9a:	681b      	ldr	r3, [r3, #0]
7000af9c:	4a11      	ldr	r2, [pc, #68]	@ (7000afe4 <SDMMC_GetCmdError+0x54>)
7000af9e:	fba2 2303 	umull	r2, r3, r2, r3
7000afa2:	0a5b      	lsrs	r3, r3, #9
7000afa4:	f241 3288 	movw	r2, #5000	@ 0x1388
7000afa8:	fb02 f303 	mul.w	r3, r2, r3
7000afac:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
7000afae:	68fb      	ldr	r3, [r7, #12]
7000afb0:	1e5a      	subs	r2, r3, #1
7000afb2:	60fa      	str	r2, [r7, #12]
7000afb4:	2b00      	cmp	r3, #0
7000afb6:	d102      	bne.n	7000afbe <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
7000afb8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
7000afbc:	e009      	b.n	7000afd2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
7000afbe:	687b      	ldr	r3, [r7, #4]
7000afc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000afc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000afc6:	2b00      	cmp	r3, #0
7000afc8:	d0f1      	beq.n	7000afae <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
7000afca:	687b      	ldr	r3, [r7, #4]
7000afcc:	4a06      	ldr	r2, [pc, #24]	@ (7000afe8 <SDMMC_GetCmdError+0x58>)
7000afce:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
7000afd0:	2300      	movs	r3, #0
}
7000afd2:	4618      	mov	r0, r3
7000afd4:	3714      	adds	r7, #20
7000afd6:	46bd      	mov	sp, r7
7000afd8:	f85d 7b04 	ldr.w	r7, [sp], #4
7000afdc:	4770      	bx	lr
7000afde:	bf00      	nop
7000afe0:	24000000 	.word	0x24000000
7000afe4:	10624dd3 	.word	0x10624dd3
7000afe8:	002000c5 	.word	0x002000c5

7000afec <bsp_exception_handler>:
  * @param  _line_: Line number
  * @param  _level_: Exception level
  * @retval None
  */
void bsp_exception_handler(const char *_func_, int _line_, int _level_)
{
7000afec:	b480      	push	{r7}
7000afee:	b085      	sub	sp, #20
7000aff0:	af00      	add	r7, sp, #0
7000aff2:	60f8      	str	r0, [r7, #12]
7000aff4:	60b9      	str	r1, [r7, #8]
7000aff6:	607a      	str	r2, [r7, #4]

}
7000aff8:	bf00      	nop
7000affa:	3714      	adds	r7, #20
7000affc:	46bd      	mov	sp, r7
7000affe:	f85d 7b04 	ldr.w	r7, [sp], #4
7000b002:	4770      	bx	lr

7000b004 <bsp_timer_start_tim1>:
 * @brief 	Start the timer in interrupt mode for periodic cycle.
 * @param 	None
 * @return 	None
 */
void bsp_timer_start_tim1(void)
{
7000b004:	b580      	push	{r7, lr}
7000b006:	af00      	add	r7, sp, #0
  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK) {
7000b008:	4806      	ldr	r0, [pc, #24]	@ (7000b024 <bsp_timer_start_tim1+0x20>)
7000b00a:	f7fd fdff 	bl	70008c0c <HAL_TIM_Base_Start_IT>
7000b00e:	4603      	mov	r3, r0
7000b010:	2b00      	cmp	r3, #0
7000b012:	d004      	beq.n	7000b01e <bsp_timer_start_tim1+0x1a>
	  BSP_EXCEP_HANDLER();
7000b014:	2200      	movs	r2, #0
7000b016:	212e      	movs	r1, #46	@ 0x2e
7000b018:	4803      	ldr	r0, [pc, #12]	@ (7000b028 <bsp_timer_start_tim1+0x24>)
7000b01a:	f7ff ffe7 	bl	7000afec <bsp_exception_handler>
  }
}
7000b01e:	bf00      	nop
7000b020:	bd80      	pop	{r7, pc}
7000b022:	bf00      	nop
7000b024:	24000b20 	.word	0x24000b20
7000b028:	70011574 	.word	0x70011574

7000b02c <bsp_timer_config_cycle_ms_tim1>:
 * @brief 	Configure the timer for periodic cycle in milliseconds.
 * @param 	period_ms: period in milliseconds
 * @return 	None
 */
void bsp_timer_config_cycle_ms_tim1(uint32_t period_ms)
{
7000b02c:	b580      	push	{r7, lr}
7000b02e:	b086      	sub	sp, #24
7000b030:	af00      	add	r7, sp, #0
7000b032:	6078      	str	r0, [r7, #4]
  uint32_t timer_clock = HAL_RCC_GetPCLK2Freq(); // TIM1 is on APB2
7000b034:	f7f9 fca2 	bl	7000497c <HAL_RCC_GetPCLK2Freq>
7000b038:	6178      	str	r0, [r7, #20]
  uint32_t prescaler = (timer_clock / 1000) - 1; // Prescale to 1 kHz (1 ms tick)
7000b03a:	697b      	ldr	r3, [r7, #20]
7000b03c:	4a0f      	ldr	r2, [pc, #60]	@ (7000b07c <bsp_timer_config_cycle_ms_tim1+0x50>)
7000b03e:	fba2 2303 	umull	r2, r3, r2, r3
7000b042:	099b      	lsrs	r3, r3, #6
7000b044:	3b01      	subs	r3, #1
7000b046:	613b      	str	r3, [r7, #16]
  uint32_t period = period_ms - 1;               // Set the period for desired ms
7000b048:	687b      	ldr	r3, [r7, #4]
7000b04a:	3b01      	subs	r3, #1
7000b04c:	60fb      	str	r3, [r7, #12]

  HAL_TIM_Base_Stop_IT(&htim1); // Stop timer before reconfiguring
7000b04e:	480c      	ldr	r0, [pc, #48]	@ (7000b080 <bsp_timer_config_cycle_ms_tim1+0x54>)
7000b050:	f7fd fe52 	bl	70008cf8 <HAL_TIM_Base_Stop_IT>

  __HAL_TIM_SET_PRESCALER(&htim1, prescaler);
7000b054:	4b0a      	ldr	r3, [pc, #40]	@ (7000b080 <bsp_timer_config_cycle_ms_tim1+0x54>)
7000b056:	681b      	ldr	r3, [r3, #0]
7000b058:	693a      	ldr	r2, [r7, #16]
7000b05a:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_TIM_SET_AUTORELOAD(&htim1, period);
7000b05c:	4b08      	ldr	r3, [pc, #32]	@ (7000b080 <bsp_timer_config_cycle_ms_tim1+0x54>)
7000b05e:	681b      	ldr	r3, [r3, #0]
7000b060:	68fa      	ldr	r2, [r7, #12]
7000b062:	62da      	str	r2, [r3, #44]	@ 0x2c
7000b064:	4a06      	ldr	r2, [pc, #24]	@ (7000b080 <bsp_timer_config_cycle_ms_tim1+0x54>)
7000b066:	68fb      	ldr	r3, [r7, #12]
7000b068:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SET_COUNTER(&htim1, 0);              // Reset counter
7000b06a:	4b05      	ldr	r3, [pc, #20]	@ (7000b080 <bsp_timer_config_cycle_ms_tim1+0x54>)
7000b06c:	681b      	ldr	r3, [r3, #0]
7000b06e:	2200      	movs	r2, #0
7000b070:	625a      	str	r2, [r3, #36]	@ 0x24
}
7000b072:	bf00      	nop
7000b074:	3718      	adds	r7, #24
7000b076:	46bd      	mov	sp, r7
7000b078:	bd80      	pop	{r7, pc}
7000b07a:	bf00      	nop
7000b07c:	10624dd3 	.word	0x10624dd3
7000b080:	24000b20 	.word	0x24000b20

7000b084 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
7000b084:	b580      	push	{r7, lr}
7000b086:	b082      	sub	sp, #8
7000b088:	af00      	add	r7, sp, #0
7000b08a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&STD_CIO_UART_HANDLE, (uint8_t*) &ch, 1, 100);
7000b08c:	1d39      	adds	r1, r7, #4
7000b08e:	2364      	movs	r3, #100	@ 0x64
7000b090:	2201      	movs	r2, #1
7000b092:	4804      	ldr	r0, [pc, #16]	@ (7000b0a4 <__io_putchar+0x20>)
7000b094:	f7fe fb74 	bl	70009780 <HAL_UART_Transmit>
	return ch;
7000b098:	687b      	ldr	r3, [r7, #4]
}
7000b09a:	4618      	mov	r0, r3
7000b09c:	3708      	adds	r7, #8
7000b09e:	46bd      	mov	sp, r7
7000b0a0:	bd80      	pop	{r7, pc}
7000b0a2:	bf00      	nop
7000b0a4:	24000b6c 	.word	0x24000b6c

7000b0a8 <std_cio_init>:
 * @param[in]       None
 * @param[in]       None
 * @return          None
 */
void std_cio_init(void)
{
7000b0a8:	b580      	push	{r7, lr}
7000b0aa:	af00      	add	r7, sp, #0
	lwprintf_printf(paon_creator);
	lwprintf_printf("\r\n" "Initializing LwPrintf..." "\r\n");
#endif

#if STD_CIO_PRINT
	std_printf(paon_logo);
7000b0ac:	4b16      	ldr	r3, [pc, #88]	@ (7000b108 <std_cio_init+0x60>)
7000b0ae:	681b      	ldr	r3, [r3, #0]
7000b0b0:	4618      	mov	r0, r3
7000b0b2:	f001 fc31 	bl	7000c918 <printf>
7000b0b6:	4b15      	ldr	r3, [pc, #84]	@ (7000b10c <std_cio_init+0x64>)
7000b0b8:	681b      	ldr	r3, [r3, #0]
7000b0ba:	689b      	ldr	r3, [r3, #8]
7000b0bc:	4618      	mov	r0, r3
7000b0be:	f001 fb55 	bl	7000c76c <fflush>
	std_printf(paon_version);
7000b0c2:	4b13      	ldr	r3, [pc, #76]	@ (7000b110 <std_cio_init+0x68>)
7000b0c4:	681b      	ldr	r3, [r3, #0]
7000b0c6:	4618      	mov	r0, r3
7000b0c8:	f001 fc26 	bl	7000c918 <printf>
7000b0cc:	4b0f      	ldr	r3, [pc, #60]	@ (7000b10c <std_cio_init+0x64>)
7000b0ce:	681b      	ldr	r3, [r3, #0]
7000b0d0:	689b      	ldr	r3, [r3, #8]
7000b0d2:	4618      	mov	r0, r3
7000b0d4:	f001 fb4a 	bl	7000c76c <fflush>
	std_printf(paon_date);
7000b0d8:	4b0e      	ldr	r3, [pc, #56]	@ (7000b114 <std_cio_init+0x6c>)
7000b0da:	681b      	ldr	r3, [r3, #0]
7000b0dc:	4618      	mov	r0, r3
7000b0de:	f001 fc1b 	bl	7000c918 <printf>
7000b0e2:	4b0a      	ldr	r3, [pc, #40]	@ (7000b10c <std_cio_init+0x64>)
7000b0e4:	681b      	ldr	r3, [r3, #0]
7000b0e6:	689b      	ldr	r3, [r3, #8]
7000b0e8:	4618      	mov	r0, r3
7000b0ea:	f001 fb3f 	bl	7000c76c <fflush>
	std_printf(paon_creator);
7000b0ee:	4b0a      	ldr	r3, [pc, #40]	@ (7000b118 <std_cio_init+0x70>)
7000b0f0:	681b      	ldr	r3, [r3, #0]
7000b0f2:	4618      	mov	r0, r3
7000b0f4:	f001 fc10 	bl	7000c918 <printf>
7000b0f8:	4b04      	ldr	r3, [pc, #16]	@ (7000b10c <std_cio_init+0x64>)
7000b0fa:	681b      	ldr	r3, [r3, #0]
7000b0fc:	689b      	ldr	r3, [r3, #8]
7000b0fe:	4618      	mov	r0, r3
7000b100:	f001 fb34 	bl	7000c76c <fflush>
#endif
}
7000b104:	bf00      	nop
7000b106:	bd80      	pop	{r7, pc}
7000b108:	2400000c 	.word	0x2400000c
7000b10c:	240000ac 	.word	0x240000ac
7000b110:	24000010 	.word	0x24000010
7000b114:	24000014 	.word	0x24000014
7000b118:	24000018 	.word	0x24000018

7000b11c <std_heap_stack_init>:
  *         This function calculates the start and end addresses of the heap and stack,
  *         as well as their sizes based on linker script symbols.
  * @retval None
  */
static void std_heap_stack_init(void)
{
7000b11c:	b480      	push	{r7}
7000b11e:	af00      	add	r7, sp, #0
    heap_stack_info.stack_start = (uintptr_t)(&_estack);
7000b120:	4a0f      	ldr	r2, [pc, #60]	@ (7000b160 <std_heap_stack_init+0x44>)
7000b122:	4b10      	ldr	r3, [pc, #64]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b124:	609a      	str	r2, [r3, #8]
    heap_stack_info.heap_size   = (uintptr_t)(&_Min_Heap_Size);
7000b126:	4a10      	ldr	r2, [pc, #64]	@ (7000b168 <std_heap_stack_init+0x4c>)
7000b128:	4b0e      	ldr	r3, [pc, #56]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b12a:	611a      	str	r2, [r3, #16]
    heap_stack_info.stack_size  = (uintptr_t)(&_Min_Stack_Size);
7000b12c:	4a0f      	ldr	r2, [pc, #60]	@ (7000b16c <std_heap_stack_init+0x50>)
7000b12e:	4b0d      	ldr	r3, [pc, #52]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b130:	615a      	str	r2, [r3, #20]
    heap_stack_info.stack_end   = heap_stack_info.stack_start - heap_stack_info.stack_size;
7000b132:	4b0c      	ldr	r3, [pc, #48]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b134:	689a      	ldr	r2, [r3, #8]
7000b136:	4b0b      	ldr	r3, [pc, #44]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b138:	695b      	ldr	r3, [r3, #20]
7000b13a:	1ad3      	subs	r3, r2, r3
7000b13c:	4a09      	ldr	r2, [pc, #36]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b13e:	60d3      	str	r3, [r2, #12]
    heap_stack_info.heap_end    = heap_stack_info.stack_end;
7000b140:	4b08      	ldr	r3, [pc, #32]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b142:	68db      	ldr	r3, [r3, #12]
7000b144:	4a07      	ldr	r2, [pc, #28]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b146:	6053      	str	r3, [r2, #4]
    heap_stack_info.heap_start  = heap_stack_info.heap_end - heap_stack_info.heap_size;
7000b148:	4b06      	ldr	r3, [pc, #24]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b14a:	685a      	ldr	r2, [r3, #4]
7000b14c:	4b05      	ldr	r3, [pc, #20]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b14e:	691b      	ldr	r3, [r3, #16]
7000b150:	1ad3      	subs	r3, r2, r3
7000b152:	4a04      	ldr	r2, [pc, #16]	@ (7000b164 <std_heap_stack_init+0x48>)
7000b154:	6013      	str	r3, [r2, #0]
}
7000b156:	bf00      	nop
7000b158:	46bd      	mov	sp, r7
7000b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000b15e:	4770      	bx	lr
7000b160:	20010000 	.word	0x20010000
7000b164:	24000d44 	.word	0x24000d44
7000b168:	00000200 	.word	0x00000200
7000b16c:	00008000 	.word	0x00008000

7000b170 <std_heap_stack_get_info>:
  *         and fills the provided structure with the current heap and stack details.
  * @param  pInfo Pointer to a std_heap_stack_info_t structure to fill with information.
  * @retval None
  */
void std_heap_stack_get_info(std_heap_stack_info_t *pInfo)
{
7000b170:	b580      	push	{r7, lr}
7000b172:	b082      	sub	sp, #8
7000b174:	af00      	add	r7, sp, #0
7000b176:	6078      	str	r0, [r7, #4]
    std_heap_stack_init();
7000b178:	f7ff ffd0 	bl	7000b11c <std_heap_stack_init>

    if (pInfo != NULL) {
7000b17c:	687b      	ldr	r3, [r7, #4]
7000b17e:	2b00      	cmp	r3, #0
7000b180:	d017      	beq.n	7000b1b2 <std_heap_stack_get_info+0x42>
        pInfo->heap_start  = heap_stack_info.heap_start;
7000b182:	4b0e      	ldr	r3, [pc, #56]	@ (7000b1bc <std_heap_stack_get_info+0x4c>)
7000b184:	681a      	ldr	r2, [r3, #0]
7000b186:	687b      	ldr	r3, [r7, #4]
7000b188:	601a      	str	r2, [r3, #0]
        pInfo->heap_end    = heap_stack_info.heap_end;
7000b18a:	4b0c      	ldr	r3, [pc, #48]	@ (7000b1bc <std_heap_stack_get_info+0x4c>)
7000b18c:	685a      	ldr	r2, [r3, #4]
7000b18e:	687b      	ldr	r3, [r7, #4]
7000b190:	605a      	str	r2, [r3, #4]
        pInfo->stack_start = heap_stack_info.stack_start;
7000b192:	4b0a      	ldr	r3, [pc, #40]	@ (7000b1bc <std_heap_stack_get_info+0x4c>)
7000b194:	689a      	ldr	r2, [r3, #8]
7000b196:	687b      	ldr	r3, [r7, #4]
7000b198:	609a      	str	r2, [r3, #8]
        pInfo->stack_end   = heap_stack_info.stack_end;
7000b19a:	4b08      	ldr	r3, [pc, #32]	@ (7000b1bc <std_heap_stack_get_info+0x4c>)
7000b19c:	68da      	ldr	r2, [r3, #12]
7000b19e:	687b      	ldr	r3, [r7, #4]
7000b1a0:	60da      	str	r2, [r3, #12]
        pInfo->heap_size   = heap_stack_info.heap_size;
7000b1a2:	4b06      	ldr	r3, [pc, #24]	@ (7000b1bc <std_heap_stack_get_info+0x4c>)
7000b1a4:	691a      	ldr	r2, [r3, #16]
7000b1a6:	687b      	ldr	r3, [r7, #4]
7000b1a8:	611a      	str	r2, [r3, #16]
        pInfo->stack_size  = heap_stack_info.stack_size;
7000b1aa:	4b04      	ldr	r3, [pc, #16]	@ (7000b1bc <std_heap_stack_get_info+0x4c>)
7000b1ac:	695a      	ldr	r2, [r3, #20]
7000b1ae:	687b      	ldr	r3, [r7, #4]
7000b1b0:	615a      	str	r2, [r3, #20]
    }
}
7000b1b2:	bf00      	nop
7000b1b4:	3708      	adds	r7, #8
7000b1b6:	46bd      	mov	sp, r7
7000b1b8:	bd80      	pop	{r7, pc}
7000b1ba:	bf00      	nop
7000b1bc:	24000d44 	.word	0x24000d44

7000b1c0 <std_heap_stack_info>:
/**
  * @brief  Prints the start and end addresses along with sizes of the heap and stack.
  * @retval None
  */
void std_heap_stack_info(void)
{
7000b1c0:	b580      	push	{r7, lr}
7000b1c2:	b086      	sub	sp, #24
7000b1c4:	af00      	add	r7, sp, #0
    uintptr_t heap_start  = heap_end - heap_size;
    */

    std_heap_stack_info_t heap_stack_t;

    std_heap_stack_get_info(&heap_stack_t);
7000b1c6:	463b      	mov	r3, r7
7000b1c8:	4618      	mov	r0, r3
7000b1ca:	f7ff ffd1 	bl	7000b170 <std_heap_stack_get_info>

    // Print Heap Information
    printf("Heap Start Address : 0x%08" PRIxPTR "\r\n",   heap_stack_t.heap_start);
7000b1ce:	683b      	ldr	r3, [r7, #0]
7000b1d0:	4619      	mov	r1, r3
7000b1d2:	4810      	ldr	r0, [pc, #64]	@ (7000b214 <std_heap_stack_info+0x54>)
7000b1d4:	f001 fba0 	bl	7000c918 <printf>
    printf("Heap End Address   : 0x%08" PRIxPTR "\r\n",   heap_stack_t.heap_end);
7000b1d8:	687b      	ldr	r3, [r7, #4]
7000b1da:	4619      	mov	r1, r3
7000b1dc:	480e      	ldr	r0, [pc, #56]	@ (7000b218 <std_heap_stack_info+0x58>)
7000b1de:	f001 fb9b 	bl	7000c918 <printf>
    printf("Heap Size          : %" PRIuPTR " bytes\r\n", heap_stack_t.heap_size);
7000b1e2:	693b      	ldr	r3, [r7, #16]
7000b1e4:	4619      	mov	r1, r3
7000b1e6:	480d      	ldr	r0, [pc, #52]	@ (7000b21c <std_heap_stack_info+0x5c>)
7000b1e8:	f001 fb96 	bl	7000c918 <printf>

    // Print Stack Information
    printf("Stack Start Address: 0x%08" PRIxPTR "\r\n",   heap_stack_t.stack_start);
7000b1ec:	68bb      	ldr	r3, [r7, #8]
7000b1ee:	4619      	mov	r1, r3
7000b1f0:	480b      	ldr	r0, [pc, #44]	@ (7000b220 <std_heap_stack_info+0x60>)
7000b1f2:	f001 fb91 	bl	7000c918 <printf>
    printf("Stack End Address  : 0x%08" PRIxPTR "\r\n",   heap_stack_t.stack_end);
7000b1f6:	68fb      	ldr	r3, [r7, #12]
7000b1f8:	4619      	mov	r1, r3
7000b1fa:	480a      	ldr	r0, [pc, #40]	@ (7000b224 <std_heap_stack_info+0x64>)
7000b1fc:	f001 fb8c 	bl	7000c918 <printf>
    printf("Stack Size         : %" PRIuPTR " bytes\r\n", heap_stack_t.stack_size);
7000b200:	697b      	ldr	r3, [r7, #20]
7000b202:	4619      	mov	r1, r3
7000b204:	4808      	ldr	r0, [pc, #32]	@ (7000b228 <std_heap_stack_info+0x68>)
7000b206:	f001 fb87 	bl	7000c918 <printf>
}
7000b20a:	bf00      	nop
7000b20c:	3718      	adds	r7, #24
7000b20e:	46bd      	mov	sp, r7
7000b210:	bd80      	pop	{r7, pc}
7000b212:	bf00      	nop
7000b214:	70010ff0 	.word	0x70010ff0
7000b218:	70011010 	.word	0x70011010
7000b21c:	70011030 	.word	0x70011030
7000b220:	70011050 	.word	0x70011050
7000b224:	70011070 	.word	0x70011070
7000b228:	70011090 	.word	0x70011090

7000b22c <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
7000b22c:	b480      	push	{r7}
7000b22e:	b083      	sub	sp, #12
7000b230:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000b232:	f3ef 8310 	mrs	r3, PRIMASK
7000b236:	603b      	str	r3, [r7, #0]
  return(result);
7000b238:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000b23a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000b23c:	b672      	cpsid	i
}
7000b23e:	bf00      	nop
    __disable_irq();
    
    return tStatus;
7000b240:	687b      	ldr	r3, [r7, #4]
}
7000b242:	4618      	mov	r0, r3
7000b244:	370c      	adds	r7, #12
7000b246:	46bd      	mov	sp, r7
7000b248:	f85d 7b04 	ldr.w	r7, [sp], #4
7000b24c:	4770      	bx	lr

7000b24e <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
7000b24e:	b480      	push	{r7}
7000b250:	b085      	sub	sp, #20
7000b252:	af00      	add	r7, sp, #0
7000b254:	6078      	str	r0, [r7, #4]
7000b256:	687b      	ldr	r3, [r7, #4]
7000b258:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000b25a:	68fb      	ldr	r3, [r7, #12]
7000b25c:	f383 8810 	msr	PRIMASK, r3
}
7000b260:	bf00      	nop
    __set_PRIMASK(tStatus);
}
7000b262:	bf00      	nop
7000b264:	3714      	adds	r7, #20
7000b266:	46bd      	mov	sp, r7
7000b268:	f85d 7b04 	ldr.w	r7, [sp], #4
7000b26c:	4770      	bx	lr
	...

7000b270 <start_cycle_counter>:
/*!
 * \brief try to set a start pointer for the performance counter
 */
static inline
void start_cycle_counter(void)
{
7000b270:	b580      	push	{r7, lr}
7000b272:	af00      	add	r7, sp, #0
    g_lLastTimeStamp = get_system_ticks();
7000b274:	f000 ffc2 	bl	7000c1fc <get_system_ticks>
7000b278:	4602      	mov	r2, r0
7000b27a:	460b      	mov	r3, r1
7000b27c:	4902      	ldr	r1, [pc, #8]	@ (7000b288 <start_cycle_counter+0x18>)
7000b27e:	e9c1 2300 	strd	r2, r3, [r1]
}
7000b282:	bf00      	nop
7000b284:	bd80      	pop	{r7, pc}
7000b286:	bf00      	nop
7000b288:	24000da0 	.word	0x24000da0

7000b28c <stop_cycle_counter>:
 * \note  you can have multiple stop_cycle_counter following one start point
 * \return int32_t the elapsed cycle count
 */
static inline
int64_t stop_cycle_counter(void)
{
7000b28c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000b290:	b082      	sub	sp, #8
7000b292:	af00      	add	r7, sp, #0
    int64_t lTemp = (get_system_ticks() - g_lLastTimeStamp);
7000b294:	f000 ffb2 	bl	7000c1fc <get_system_ticks>
7000b298:	4b0d      	ldr	r3, [pc, #52]	@ (7000b2d0 <stop_cycle_counter+0x44>)
7000b29a:	e9d3 2300 	ldrd	r2, r3, [r3]
7000b29e:	ebb0 0802 	subs.w	r8, r0, r2
7000b2a2:	eb61 0903 	sbc.w	r9, r1, r3
7000b2a6:	e9c7 8900 	strd	r8, r9, [r7]

    return lTemp - g_nOffset;
7000b2aa:	4b0a      	ldr	r3, [pc, #40]	@ (7000b2d4 <stop_cycle_counter+0x48>)
7000b2ac:	681b      	ldr	r3, [r3, #0]
7000b2ae:	17da      	asrs	r2, r3, #31
7000b2b0:	461c      	mov	r4, r3
7000b2b2:	4615      	mov	r5, r2
7000b2b4:	e9d7 2300 	ldrd	r2, r3, [r7]
7000b2b8:	ebb2 0a04 	subs.w	sl, r2, r4
7000b2bc:	eb63 0b05 	sbc.w	fp, r3, r5
7000b2c0:	4652      	mov	r2, sl
7000b2c2:	465b      	mov	r3, fp
}
7000b2c4:	4610      	mov	r0, r2
7000b2c6:	4619      	mov	r1, r3
7000b2c8:	3708      	adds	r7, #8
7000b2ca:	46bd      	mov	sp, r7
7000b2cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000b2d0:	24000da0 	.word	0x24000da0
7000b2d4:	24000d98 	.word	0x24000d98

7000b2d8 <perf_counter_example_r7>:
  * @brief  Performance Counter Example for R7
  * @param  None
  * @retval None
  */
void perf_counter_example_r7(void)
{
7000b2d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000b2dc:	ed2d 8b02 	vpush	{d8}
7000b2e0:	b0d8      	sub	sp, #352	@ 0x160
7000b2e2:	af02      	add	r7, sp, #8
    int32_t iCycleResult = 0;
7000b2e4:	2300      	movs	r3, #0
7000b2e6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

    __perf_counter_printf__("Performance Counter Example for R7 Start...\r\n");
7000b2ea:	48d0      	ldr	r0, [pc, #832]	@ (7000b62c <perf_counter_example_r7+0x354>)
7000b2ec:	f001 fb70 	bl	7000c9d0 <puts>

    /*! demo of using() block */
    using(int a = 0,printf("========= On Enter =======\r\n"),
7000b2f0:	2300      	movs	r3, #0
7000b2f2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
7000b2f6:	2300      	movs	r3, #0
7000b2f8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
7000b2fc:	e00c      	b.n	7000b318 <perf_counter_example_r7+0x40>
                    printf("========= On Leave =======\r\n")) {
        __perf_counter_printf__("\t In Body a=%d \r\n", ++a);
7000b2fe:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
7000b302:	3301      	adds	r3, #1
7000b304:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
7000b308:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
7000b30c:	48c8      	ldr	r0, [pc, #800]	@ (7000b630 <perf_counter_example_r7+0x358>)
7000b30e:	f001 fb03 	bl	7000c918 <printf>
    using(int a = 0,printf("========= On Enter =======\r\n"),
7000b312:	48c8      	ldr	r0, [pc, #800]	@ (7000b634 <perf_counter_example_r7+0x35c>)
7000b314:	f001 fb5c 	bl	7000c9d0 <puts>
7000b318:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
7000b31c:	1d13      	adds	r3, r2, #4
7000b31e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
7000b322:	2a00      	cmp	r2, #0
7000b324:	d104      	bne.n	7000b330 <perf_counter_example_r7+0x58>
7000b326:	48c4      	ldr	r0, [pc, #784]	@ (7000b638 <perf_counter_example_r7+0x360>)
7000b328:	f001 fb52 	bl	7000c9d0 <puts>
7000b32c:	2301      	movs	r3, #1
7000b32e:	e000      	b.n	7000b332 <perf_counter_example_r7+0x5a>
7000b330:	2300      	movs	r3, #0
7000b332:	2b00      	cmp	r3, #0
7000b334:	d1e3      	bne.n	7000b2fe <perf_counter_example_r7+0x26>
    }

    __cycleof__("Calibration") {}
7000b336:	f000 ff61 	bl	7000c1fc <get_system_ticks>
7000b33a:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140
7000b33e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
7000b342:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
7000b346:	2300      	movs	r3, #0
7000b348:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
7000b34c:	e032      	b.n	7000b3b4 <perf_counter_example_r7+0xdc>
  __ASM volatile ("dsb 0xF":::"memory");
7000b34e:	f3bf 8f4f 	dsb	sy
}
7000b352:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000b354:	f3bf 8f6f 	isb	sy
}
7000b358:	bf00      	nop
7000b35a:	f000 ff4f 	bl	7000c1fc <get_system_ticks>
7000b35e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
7000b362:	1a84      	subs	r4, r0, r2
7000b364:	eb61 0503 	sbc.w	r5, r1, r3
7000b368:	4bb4      	ldr	r3, [pc, #720]	@ (7000b63c <perf_counter_example_r7+0x364>)
7000b36a:	681b      	ldr	r3, [r3, #0]
7000b36c:	17da      	asrs	r2, r3, #31
7000b36e:	469a      	mov	sl, r3
7000b370:	4693      	mov	fp, r2
7000b372:	ebb4 030a 	subs.w	r3, r4, sl
7000b376:	61bb      	str	r3, [r7, #24]
7000b378:	eb65 030b 	sbc.w	r3, r5, fp
7000b37c:	61fb      	str	r3, [r7, #28]
7000b37e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
7000b382:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
7000b386:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
7000b38a:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
7000b38e:	48ac      	ldr	r0, [pc, #688]	@ (7000b640 <perf_counter_example_r7+0x368>)
7000b390:	f001 fb1e 	bl	7000c9d0 <puts>
7000b394:	48ab      	ldr	r0, [pc, #684]	@ (7000b644 <perf_counter_example_r7+0x36c>)
7000b396:	f001 fabf 	bl	7000c918 <printf>
7000b39a:	48ab      	ldr	r0, [pc, #684]	@ (7000b648 <perf_counter_example_r7+0x370>)
7000b39c:	f001 fb18 	bl	7000c9d0 <puts>
7000b3a0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
7000b3a4:	e9cd 2300 	strd	r2, r3, [sp]
7000b3a8:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
7000b3ac:	49a7      	ldr	r1, [pc, #668]	@ (7000b64c <perf_counter_example_r7+0x374>)
7000b3ae:	48a8      	ldr	r0, [pc, #672]	@ (7000b650 <perf_counter_example_r7+0x378>)
7000b3b0:	f001 fab2 	bl	7000c918 <printf>
7000b3b4:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
7000b3b8:	f102 0308 	add.w	r3, r2, #8
7000b3bc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
7000b3c0:	2a00      	cmp	r2, #0
7000b3c2:	d107      	bne.n	7000b3d4 <perf_counter_example_r7+0xfc>
  __ASM volatile ("dsb 0xF":::"memory");
7000b3c4:	f3bf 8f4f 	dsb	sy
}
7000b3c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000b3ca:	f3bf 8f6f 	isb	sy
}
7000b3ce:	bf00      	nop
7000b3d0:	2301      	movs	r3, #1
7000b3d2:	e000      	b.n	7000b3d6 <perf_counter_example_r7+0xfe>
7000b3d4:	2300      	movs	r3, #0
7000b3d6:	2b00      	cmp	r3, #0
7000b3d8:	d1b9      	bne.n	7000b34e <perf_counter_example_r7+0x76>

    __perf_counter_printf__("\r\n\r\n\r\n\r\n");
7000b3da:	489e      	ldr	r0, [pc, #632]	@ (7000b654 <perf_counter_example_r7+0x37c>)
7000b3dc:	f001 faf8 	bl	7000c9d0 <puts>

    /* measure cycles and store it in a dedicated variable without printf */
    __cycleof__("delay_us(1000ul)",
7000b3e0:	f000 ff0c 	bl	7000c1fc <get_system_ticks>
7000b3e4:	e9c7 014c 	strd	r0, r1, [r7, #304]	@ 0x130
7000b3e8:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
7000b3ec:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
7000b3f0:	2300      	movs	r3, #0
7000b3f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
7000b3f6:	e02c      	b.n	7000b452 <perf_counter_example_r7+0x17a>
        /* insert code to __cycleof__ body, "{}" can be omitted  */
        {
            iCycleResult = __cycle_count__;   /*< "__cycle_count__" stores the result */
        }) {
        perfc_delay_us(1000ul);
7000b3f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000b3fc:	f000 fe22 	bl	7000c044 <perfc_delay_us>
  __ASM volatile ("dsb 0xF":::"memory");
7000b400:	f3bf 8f4f 	dsb	sy
}
7000b404:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000b406:	f3bf 8f6f 	isb	sy
}
7000b40a:	bf00      	nop
    __cycleof__("delay_us(1000ul)",
7000b40c:	f000 fef6 	bl	7000c1fc <get_system_ticks>
7000b410:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
7000b414:	ebb0 0802 	subs.w	r8, r0, r2
7000b418:	eb61 0903 	sbc.w	r9, r1, r3
7000b41c:	4b87      	ldr	r3, [pc, #540]	@ (7000b63c <perf_counter_example_r7+0x364>)
7000b41e:	681b      	ldr	r3, [r3, #0]
7000b420:	17da      	asrs	r2, r3, #31
7000b422:	653b      	str	r3, [r7, #80]	@ 0x50
7000b424:	657a      	str	r2, [r7, #84]	@ 0x54
7000b426:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
7000b42a:	460b      	mov	r3, r1
7000b42c:	ebb8 0303 	subs.w	r3, r8, r3
7000b430:	613b      	str	r3, [r7, #16]
7000b432:	4613      	mov	r3, r2
7000b434:	eb69 0303 	sbc.w	r3, r9, r3
7000b438:	617b      	str	r3, [r7, #20]
7000b43a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
7000b43e:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
7000b442:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
7000b446:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
7000b44a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
7000b44e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
7000b452:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
7000b456:	f102 0308 	add.w	r3, r2, #8
7000b45a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
7000b45e:	2a00      	cmp	r2, #0
7000b460:	d107      	bne.n	7000b472 <perf_counter_example_r7+0x19a>
  __ASM volatile ("dsb 0xF":::"memory");
7000b462:	f3bf 8f4f 	dsb	sy
}
7000b466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000b468:	f3bf 8f6f 	isb	sy
}
7000b46c:	bf00      	nop
7000b46e:	2301      	movs	r3, #1
7000b470:	e000      	b.n	7000b474 <perf_counter_example_r7+0x19c>
7000b472:	2300      	movs	r3, #0
7000b474:	2b00      	cmp	r3, #0
7000b476:	d1bf      	bne.n	7000b3f8 <perf_counter_example_r7+0x120>
    }

    perfc_delay_ms(500);
7000b478:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
7000b47c:	f000 fe56 	bl	7000c12c <perfc_delay_ms>

    __perf_counter_printf__("\r\n delay_us(1000ul) takes %"PRIi32" cycles\r\n", (int32_t)iCycleResult);
7000b480:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
7000b484:	4874      	ldr	r0, [pc, #464]	@ (7000b658 <perf_counter_example_r7+0x380>)
7000b486:	f001 fa47 	bl	7000c918 <printf>

    __perf_counter_printf__("Long Delay Test Start...Please wait for 10s...\r\n");
7000b48a:	4874      	ldr	r0, [pc, #464]	@ (7000b65c <perf_counter_example_r7+0x384>)
7000b48c:	f001 faa0 	bl	7000c9d0 <puts>
    //__IRQ_SAFE {
        perfc_delay_ms(1000);
7000b490:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000b494:	f000 fe4a 	bl	7000c12c <perfc_delay_ms>
    //}
    __perf_counter_printf__("Long Delay Test End...\r\n");
7000b498:	4871      	ldr	r0, [pc, #452]	@ (7000b660 <perf_counter_example_r7+0x388>)
7000b49a:	f001 fa99 	bl	7000c9d0 <puts>

    /*! demo of with block */
    with(example_lv0_t, &s_tItem[0], pitem) {
7000b49e:	4b71      	ldr	r3, [pc, #452]	@ (7000b664 <perf_counter_example_r7+0x38c>)
7000b4a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
7000b4a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
7000b4a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
7000b4ac:	2300      	movs	r3, #0
7000b4ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
7000b4b2:	e024      	b.n	7000b4fe <perf_counter_example_r7+0x226>
        _->wA = 1;
7000b4b4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
7000b4b8:	2301      	movs	r3, #1
7000b4ba:	6013      	str	r3, [r2, #0]
        _->hwB = 2;
7000b4bc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
7000b4c0:	2302      	movs	r3, #2
7000b4c2:	8093      	strh	r3, [r2, #4]
        _->chC = 3;
7000b4c4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
7000b4c8:	2303      	movs	r3, #3
7000b4ca:	7193      	strb	r3, [r2, #6]

        with(&pitem->tLV1) {
7000b4cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
7000b4d0:	3308      	adds	r3, #8
7000b4d2:	673b      	str	r3, [r7, #112]	@ 0x70
7000b4d4:	2300      	movs	r3, #0
7000b4d6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
7000b4da:	e008      	b.n	7000b4ee <perf_counter_example_r7+0x216>
            _->wLV1A = 4;
7000b4dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
7000b4de:	2304      	movs	r3, #4
7000b4e0:	6013      	str	r3, [r2, #0]
            _->hwLV1B = 5;
7000b4e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
7000b4e4:	2305      	movs	r3, #5
7000b4e6:	8093      	strh	r3, [r2, #4]
            _->chLV1C = 6;
7000b4e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
7000b4ea:	2306      	movs	r3, #6
7000b4ec:	7193      	strb	r3, [r2, #6]
        with(&pitem->tLV1) {
7000b4ee:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
7000b4f2:	f102 0308 	add.w	r3, r2, #8
7000b4f6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
7000b4fa:	2a00      	cmp	r2, #0
7000b4fc:	d0ee      	beq.n	7000b4dc <perf_counter_example_r7+0x204>
    with(example_lv0_t, &s_tItem[0], pitem) {
7000b4fe:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
7000b502:	f102 0310 	add.w	r3, r2, #16
7000b506:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
7000b50a:	2a00      	cmp	r2, #0
7000b50c:	d101      	bne.n	7000b512 <perf_counter_example_r7+0x23a>
7000b50e:	2301      	movs	r3, #1
7000b510:	e000      	b.n	7000b514 <perf_counter_example_r7+0x23c>
7000b512:	2300      	movs	r3, #0
7000b514:	2b00      	cmp	r3, #0
7000b516:	d1cd      	bne.n	7000b4b4 <perf_counter_example_r7+0x1dc>
        }
    }

    /*! demo of using clock() in timer.h*/
    do {
        int64_t tStart = get_system_ticks();
7000b518:	f000 fe70 	bl	7000c1fc <get_system_ticks>
7000b51c:	e9c7 012c 	strd	r0, r1, [r7, #176]	@ 0xb0
        __IRQ_SAFE {
7000b520:	f7ff fe84 	bl	7000b22c <perfc_port_disable_global_interrupt>
7000b524:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
7000b528:	2300      	movs	r3, #0
7000b52a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
7000b52e:	e006      	b.n	7000b53e <perf_counter_example_r7+0x266>
            printf("no interrupt \r\n");
7000b530:	484d      	ldr	r0, [pc, #308]	@ (7000b668 <perf_counter_example_r7+0x390>)
7000b532:	f001 fa4d 	bl	7000c9d0 <puts>
        __IRQ_SAFE {
7000b536:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
7000b53a:	f7ff fe88 	bl	7000b24e <perfc_port_resume_global_interrupt>
7000b53e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
7000b542:	1d13      	adds	r3, r2, #4
7000b544:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
7000b548:	2a00      	cmp	r2, #0
7000b54a:	d0f1      	beq.n	7000b530 <perf_counter_example_r7+0x258>
        }
        __perf_counter_printf__("used clock cycle: %"PRIi32"\r\n", (int32_t)(get_system_ticks() - tStart));
7000b54c:	f000 fe56 	bl	7000c1fc <get_system_ticks>
7000b550:	4602      	mov	r2, r0
7000b552:	460b      	mov	r3, r1
7000b554:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
7000b558:	1ad3      	subs	r3, r2, r3
7000b55a:	4619      	mov	r1, r3
7000b55c:	4843      	ldr	r0, [pc, #268]	@ (7000b66c <perf_counter_example_r7+0x394>)
7000b55e:	f001 f9db 	bl	7000c918 <printf>
#if __IS_COMPILER_ARM_COMPILER__

    uintptr_t nStackLimit = (uintptr_t)Image$$ARM_LIB_STACK$$ZI$$Base;
#else
    std_heap_stack_info_t __HeapStackInfo;
    std_heap_stack_get_info(&__HeapStackInfo);
7000b562:	f107 0358 	add.w	r3, r7, #88	@ 0x58
7000b566:	4618      	mov	r0, r3
7000b568:	f7ff fe02 	bl	7000b170 <std_heap_stack_get_info>
    uintptr_t nStackLimit = (uintptr_t)__HeapStackInfo.stack_end;
7000b56c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
7000b570:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
7000b574:	68db      	ldr	r3, [r3, #12]
7000b576:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
#endif

    /*! demo stack usage */
    perfc_stack_fill(__perfc_port_get_sp(), nStackLimit);
7000b57a:	f001 f83d 	bl	7000c5f8 <__perfc_port_get_sp>
7000b57e:	4603      	mov	r3, r0
7000b580:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
7000b584:	4618      	mov	r0, r3
7000b586:	f000 ff35 	bl	7000c3f4 <perfc_stack_fill>

    perf_counter_example_r7_exp2();
7000b58a:	f000 fb2e 	bl	7000bbea <perf_counter_example_r7_exp2>

    __perf_counter_printf__("System Stack Remain: %"PRIu32"\r\n",
7000b58e:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
7000b592:	f000 ff5b 	bl	7000c44c <perfc_stack_remain>
7000b596:	4603      	mov	r3, r0
7000b598:	4619      	mov	r1, r3
7000b59a:	4835      	ldr	r0, [pc, #212]	@ (7000b670 <perf_counter_example_r7+0x398>)
7000b59c:	f001 f9bc 	bl	7000c918 <printf>
        __perf_counter_printf__("\r[%010"PRIi64"]\r\n", get_system_ticks());
    }
    */

    //uintptr_t a,b,c,d;
    __stack_usage__("func: (perf_counter_example_r7_exp1)", nStackLimit,
7000b5a0:	f04f 33ff 	mov.w	r3, #4294967295
7000b5a4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
7000b5a8:	f001 f826 	bl	7000c5f8 <__perfc_port_get_sp>
7000b5ac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
7000b5b0:	2300      	movs	r3, #0
7000b5b2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
7000b5b6:	e02a      	b.n	7000b60e <perf_counter_example_r7+0x336>
        //a = __stack_used__;
        //b = __nSP219;
        //c = __nStackLimit219;
        //d = perfc_stack_remain(__nStackLimit219);
        __perf_counter_printf__("stack used: %"PRIu32"\r\n", __stack_used__);){
        perf_counter_example_r7_exp1();
7000b5b8:	f000 faf8 	bl	7000bbac <perf_counter_example_r7_exp1>
    __stack_usage__("func: (perf_counter_example_r7_exp1)", nStackLimit,
7000b5bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
7000b5c0:	f023 0307 	bic.w	r3, r3, #7
7000b5c4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
7000b5c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
7000b5cc:	677b      	str	r3, [r7, #116]	@ 0x74
7000b5ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
7000b5d0:	3307      	adds	r3, #7
7000b5d2:	f023 0307 	bic.w	r3, r3, #7
7000b5d6:	677b      	str	r3, [r7, #116]	@ 0x74
7000b5d8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
7000b5dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
7000b5de:	429a      	cmp	r2, r3
7000b5e0:	d805      	bhi.n	7000b5ee <perf_counter_example_r7+0x316>
7000b5e2:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
7000b5e6:	4823      	ldr	r0, [pc, #140]	@ (7000b674 <perf_counter_example_r7+0x39c>)
7000b5e8:	f001 f996 	bl	7000c918 <printf>
7000b5ec:	e00f      	b.n	7000b60e <perf_counter_example_r7+0x336>
7000b5ee:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
7000b5f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
7000b5f4:	1ad4      	subs	r4, r2, r3
7000b5f6:	6f78      	ldr	r0, [r7, #116]	@ 0x74
7000b5f8:	f000 ff28 	bl	7000c44c <perfc_stack_remain>
7000b5fc:	4603      	mov	r3, r0
7000b5fe:	1ae3      	subs	r3, r4, r3
7000b600:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
7000b604:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
7000b608:	481a      	ldr	r0, [pc, #104]	@ (7000b674 <perf_counter_example_r7+0x39c>)
7000b60a:	f001 f985 	bl	7000c918 <printf>
7000b60e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
7000b612:	1d13      	adds	r3, r2, #4
7000b614:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
7000b618:	2a00      	cmp	r2, #0
7000b61a:	d12d      	bne.n	7000b678 <perf_counter_example_r7+0x3a0>
7000b61c:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
7000b620:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
7000b624:	f000 fee6 	bl	7000c3f4 <perfc_stack_fill>
7000b628:	2301      	movs	r3, #1
7000b62a:	e026      	b.n	7000b67a <perf_counter_example_r7+0x3a2>
7000b62c:	700110b0 	.word	0x700110b0
7000b630:	700110e0 	.word	0x700110e0
7000b634:	700110f4 	.word	0x700110f4
7000b638:	70011110 	.word	0x70011110
7000b63c:	24000d98 	.word	0x24000d98
7000b640:	7001112c 	.word	0x7001112c
7000b644:	70011130 	.word	0x70011130
7000b648:	70011140 	.word	0x70011140
7000b64c:	70011168 	.word	0x70011168
7000b650:	70011174 	.word	0x70011174
7000b654:	7001119c 	.word	0x7001119c
7000b658:	700111a4 	.word	0x700111a4
7000b65c:	700111cc 	.word	0x700111cc
7000b660:	700111fc 	.word	0x700111fc
7000b664:	2400001c 	.word	0x2400001c
7000b668:	70011214 	.word	0x70011214
7000b66c:	70011224 	.word	0x70011224
7000b670:	7001123c 	.word	0x7001123c
7000b674:	70011258 	.word	0x70011258
7000b678:	2300      	movs	r3, #0
7000b67a:	2b00      	cmp	r3, #0
7000b67c:	d19c      	bne.n	7000b5b8 <perf_counter_example_r7+0x2e0>
    }

    __stack_usage__("func: (perf_counter_example_r7_exp2)", nStackLimit){
7000b67e:	f04f 33ff 	mov.w	r3, #4294967295
7000b682:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
7000b686:	f000 ffb7 	bl	7000c5f8 <__perfc_port_get_sp>
7000b68a:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
7000b68e:	2300      	movs	r3, #0
7000b690:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
7000b694:	e02b      	b.n	7000b6ee <perf_counter_example_r7+0x416>
        perf_counter_example_r7_exp2();
7000b696:	f000 faa8 	bl	7000bbea <perf_counter_example_r7_exp2>
    __stack_usage__("func: (perf_counter_example_r7_exp2)", nStackLimit){
7000b69a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
7000b69e:	f023 0307 	bic.w	r3, r3, #7
7000b6a2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
7000b6a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
7000b6aa:	67bb      	str	r3, [r7, #120]	@ 0x78
7000b6ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
7000b6ae:	3307      	adds	r3, #7
7000b6b0:	f023 0307 	bic.w	r3, r3, #7
7000b6b4:	67bb      	str	r3, [r7, #120]	@ 0x78
7000b6b6:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
7000b6ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
7000b6bc:	429a      	cmp	r2, r3
7000b6be:	d806      	bhi.n	7000b6ce <perf_counter_example_r7+0x3f6>
7000b6c0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
7000b6c2:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
7000b6c6:	48bc      	ldr	r0, [pc, #752]	@ (7000b9b8 <perf_counter_example_r7+0x6e0>)
7000b6c8:	f001 f926 	bl	7000c918 <printf>
7000b6cc:	e00f      	b.n	7000b6ee <perf_counter_example_r7+0x416>
7000b6ce:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
7000b6d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
7000b6d4:	1ad4      	subs	r4, r2, r3
7000b6d6:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
7000b6d8:	f000 feb8 	bl	7000c44c <perfc_stack_remain>
7000b6dc:	4603      	mov	r3, r0
7000b6de:	1ae3      	subs	r3, r4, r3
7000b6e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
7000b6e4:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
7000b6e8:	48b4      	ldr	r0, [pc, #720]	@ (7000b9bc <perf_counter_example_r7+0x6e4>)
7000b6ea:	f001 f915 	bl	7000c918 <printf>
7000b6ee:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
7000b6f2:	1d13      	adds	r3, r2, #4
7000b6f4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
7000b6f8:	2a00      	cmp	r2, #0
7000b6fa:	d107      	bne.n	7000b70c <perf_counter_example_r7+0x434>
7000b6fc:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
7000b700:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
7000b704:	f000 fe76 	bl	7000c3f4 <perfc_stack_fill>
7000b708:	2301      	movs	r3, #1
7000b70a:	e000      	b.n	7000b70e <perf_counter_example_r7+0x436>
7000b70c:	2300      	movs	r3, #0
7000b70e:	2b00      	cmp	r3, #0
7000b710:	d1c1      	bne.n	7000b696 <perf_counter_example_r7+0x3be>
    }

    __stack_usage_max__("func: (perf_counter_example_r7_exp1)", nStackLimit){
7000b712:	f04f 33ff 	mov.w	r3, #4294967295
7000b716:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
7000b71a:	f000 ff6d 	bl	7000c5f8 <__perfc_port_get_sp>
7000b71e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
7000b722:	2300      	movs	r3, #0
7000b724:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
7000b728:	e039      	b.n	7000b79e <perf_counter_example_r7+0x4c6>
		perf_counter_example_r7_exp1();
7000b72a:	f000 fa3f 	bl	7000bbac <perf_counter_example_r7_exp1>
    __stack_usage_max__("func: (perf_counter_example_r7_exp1)", nStackLimit){
7000b72e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
7000b732:	f023 0307 	bic.w	r3, r3, #7
7000b736:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
7000b73a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
7000b73e:	67fb      	str	r3, [r7, #124]	@ 0x7c
7000b740:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
7000b742:	3307      	adds	r3, #7
7000b744:	f023 0307 	bic.w	r3, r3, #7
7000b748:	67fb      	str	r3, [r7, #124]	@ 0x7c
7000b74a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
7000b74e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
7000b750:	429a      	cmp	r2, r3
7000b752:	d80a      	bhi.n	7000b76a <perf_counter_example_r7+0x492>
7000b754:	4a9a      	ldr	r2, [pc, #616]	@ (7000b9c0 <perf_counter_example_r7+0x6e8>)
7000b756:	f04f 33ff 	mov.w	r3, #4294967295
7000b75a:	6013      	str	r3, [r2, #0]
7000b75c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
7000b75e:	f8d7 1104 	ldr.w	r1, [r7, #260]	@ 0x104
7000b762:	4898      	ldr	r0, [pc, #608]	@ (7000b9c4 <perf_counter_example_r7+0x6ec>)
7000b764:	f001 f8d8 	bl	7000c918 <printf>
7000b768:	e019      	b.n	7000b79e <perf_counter_example_r7+0x4c6>
7000b76a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
7000b76e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
7000b770:	1ad4      	subs	r4, r2, r3
7000b772:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
7000b774:	f000 fe6a 	bl	7000c44c <perfc_stack_remain>
7000b778:	4603      	mov	r3, r0
7000b77a:	1ae3      	subs	r3, r4, r3
7000b77c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
7000b780:	4b8f      	ldr	r3, [pc, #572]	@ (7000b9c0 <perf_counter_example_r7+0x6e8>)
7000b782:	681a      	ldr	r2, [r3, #0]
7000b784:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
7000b788:	4293      	cmp	r3, r2
7000b78a:	d908      	bls.n	7000b79e <perf_counter_example_r7+0x4c6>
7000b78c:	4a8c      	ldr	r2, [pc, #560]	@ (7000b9c0 <perf_counter_example_r7+0x6e8>)
7000b78e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
7000b792:	6013      	str	r3, [r2, #0]
7000b794:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
7000b798:	488b      	ldr	r0, [pc, #556]	@ (7000b9c8 <perf_counter_example_r7+0x6f0>)
7000b79a:	f001 f8bd 	bl	7000c918 <printf>
7000b79e:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
7000b7a2:	1d13      	adds	r3, r2, #4
7000b7a4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
7000b7a8:	2a00      	cmp	r2, #0
7000b7aa:	d107      	bne.n	7000b7bc <perf_counter_example_r7+0x4e4>
7000b7ac:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
7000b7b0:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
7000b7b4:	f000 fe1e 	bl	7000c3f4 <perfc_stack_fill>
7000b7b8:	2301      	movs	r3, #1
7000b7ba:	e000      	b.n	7000b7be <perf_counter_example_r7+0x4e6>
7000b7bc:	2300      	movs	r3, #0
7000b7be:	2b00      	cmp	r3, #0
7000b7c0:	d1b3      	bne.n	7000b72a <perf_counter_example_r7+0x452>
	}

    __stack_usage_max__("func: (perf_counter_example_r7_exp2)", nStackLimit){
7000b7c2:	f04f 33ff 	mov.w	r3, #4294967295
7000b7c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
7000b7ca:	f000 ff15 	bl	7000c5f8 <__perfc_port_get_sp>
7000b7ce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
7000b7d2:	2300      	movs	r3, #0
7000b7d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
7000b7d8:	e040      	b.n	7000b85c <perf_counter_example_r7+0x584>
		perf_counter_example_r7_exp2();
7000b7da:	f000 fa06 	bl	7000bbea <perf_counter_example_r7_exp2>
    __stack_usage_max__("func: (perf_counter_example_r7_exp2)", nStackLimit){
7000b7de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
7000b7e2:	f023 0307 	bic.w	r3, r3, #7
7000b7e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
7000b7ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
7000b7ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
7000b7f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
7000b7f6:	3307      	adds	r3, #7
7000b7f8:	f023 0307 	bic.w	r3, r3, #7
7000b7fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
7000b800:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
7000b804:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
7000b808:	429a      	cmp	r2, r3
7000b80a:	d80b      	bhi.n	7000b824 <perf_counter_example_r7+0x54c>
7000b80c:	4a6f      	ldr	r2, [pc, #444]	@ (7000b9cc <perf_counter_example_r7+0x6f4>)
7000b80e:	f04f 33ff 	mov.w	r3, #4294967295
7000b812:	6013      	str	r3, [r2, #0]
7000b814:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
7000b818:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
7000b81c:	4866      	ldr	r0, [pc, #408]	@ (7000b9b8 <perf_counter_example_r7+0x6e0>)
7000b81e:	f001 f87b 	bl	7000c918 <printf>
7000b822:	e01b      	b.n	7000b85c <perf_counter_example_r7+0x584>
7000b824:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
7000b828:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
7000b82c:	1ad4      	subs	r4, r2, r3
7000b82e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
7000b832:	f000 fe0b 	bl	7000c44c <perfc_stack_remain>
7000b836:	4603      	mov	r3, r0
7000b838:	1ae3      	subs	r3, r4, r3
7000b83a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
7000b83e:	4b63      	ldr	r3, [pc, #396]	@ (7000b9cc <perf_counter_example_r7+0x6f4>)
7000b840:	681a      	ldr	r2, [r3, #0]
7000b842:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
7000b846:	4293      	cmp	r3, r2
7000b848:	d908      	bls.n	7000b85c <perf_counter_example_r7+0x584>
7000b84a:	4a60      	ldr	r2, [pc, #384]	@ (7000b9cc <perf_counter_example_r7+0x6f4>)
7000b84c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
7000b850:	6013      	str	r3, [r2, #0]
7000b852:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
7000b856:	485e      	ldr	r0, [pc, #376]	@ (7000b9d0 <perf_counter_example_r7+0x6f8>)
7000b858:	f001 f85e 	bl	7000c918 <printf>
7000b85c:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
7000b860:	1d13      	adds	r3, r2, #4
7000b862:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
7000b866:	2a00      	cmp	r2, #0
7000b868:	d107      	bne.n	7000b87a <perf_counter_example_r7+0x5a2>
7000b86a:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
7000b86e:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
7000b872:	f000 fdbf 	bl	7000c3f4 <perfc_stack_fill>
7000b876:	2301      	movs	r3, #1
7000b878:	e000      	b.n	7000b87c <perf_counter_example_r7+0x5a4>
7000b87a:	2300      	movs	r3, #0
7000b87c:	2b00      	cmp	r3, #0
7000b87e:	d1ac      	bne.n	7000b7da <perf_counter_example_r7+0x502>
	}

    /*! demo cpu usage 50% */
    uint32_t cpu_i = 100;
7000b880:	2364      	movs	r3, #100	@ 0x64
7000b882:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    while(cpu_i--){
7000b886:	e082      	b.n	7000b98e <perf_counter_example_r7+0x6b6>
		__cpu_usage__(10) {
7000b888:	f04f 0300 	mov.w	r3, #0
7000b88c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
7000b890:	2300      	movs	r3, #0
7000b892:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
7000b896:	e017      	b.n	7000b8c8 <perf_counter_example_r7+0x5f0>
			perfc_delay_us(10000);
7000b898:	f242 7010 	movw	r0, #10000	@ 0x2710
7000b89c:	f000 fbd2 	bl	7000c044 <perfc_delay_us>
		__cpu_usage__(10) {
7000b8a0:	f7ff fcf4 	bl	7000b28c <stop_cycle_counter>
7000b8a4:	4b4b      	ldr	r3, [pc, #300]	@ (7000b9d4 <perf_counter_example_r7+0x6fc>)
7000b8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
7000b8aa:	1884      	adds	r4, r0, r2
7000b8ac:	64bc      	str	r4, [r7, #72]	@ 0x48
7000b8ae:	eb41 0303 	adc.w	r3, r1, r3
7000b8b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
7000b8b4:	4b47      	ldr	r3, [pc, #284]	@ (7000b9d4 <perf_counter_example_r7+0x6fc>)
7000b8b6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
7000b8ba:	e9c3 1200 	strd	r1, r2, [r3]
7000b8be:	4b46      	ldr	r3, [pc, #280]	@ (7000b9d8 <perf_counter_example_r7+0x700>)
7000b8c0:	681b      	ldr	r3, [r3, #0]
7000b8c2:	1e5a      	subs	r2, r3, #1
7000b8c4:	4b44      	ldr	r3, [pc, #272]	@ (7000b9d8 <perf_counter_example_r7+0x700>)
7000b8c6:	601a      	str	r2, [r3, #0]
7000b8c8:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
7000b8cc:	1d13      	adds	r3, r2, #4
7000b8ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
7000b8d2:	2a00      	cmp	r2, #0
7000b8d4:	d154      	bne.n	7000b980 <perf_counter_example_r7+0x6a8>
7000b8d6:	4b40      	ldr	r3, [pc, #256]	@ (7000b9d8 <perf_counter_example_r7+0x700>)
7000b8d8:	681b      	ldr	r3, [r3, #0]
7000b8da:	2b00      	cmp	r3, #0
7000b8dc:	d13d      	bne.n	7000b95a <perf_counter_example_r7+0x682>
7000b8de:	4b3d      	ldr	r3, [pc, #244]	@ (7000b9d4 <perf_counter_example_r7+0x6fc>)
7000b8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
7000b8e4:	4610      	mov	r0, r2
7000b8e6:	4619      	mov	r1, r3
7000b8e8:	f7f4 fee8 	bl	700006bc <__aeabi_l2d>
7000b8ec:	ec41 0b18 	vmov	d8, r0, r1
7000b8f0:	f000 fc84 	bl	7000c1fc <get_system_ticks>
7000b8f4:	4b39      	ldr	r3, [pc, #228]	@ (7000b9dc <perf_counter_example_r7+0x704>)
7000b8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
7000b8fa:	1a84      	subs	r4, r0, r2
7000b8fc:	643c      	str	r4, [r7, #64]	@ 0x40
7000b8fe:	eb61 0303 	sbc.w	r3, r1, r3
7000b902:	647b      	str	r3, [r7, #68]	@ 0x44
7000b904:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
7000b908:	f7f4 fed8 	bl	700006bc <__aeabi_l2d>
7000b90c:	ec41 0b16 	vmov	d6, r0, r1
7000b910:	ee88 7b06 	vdiv.f64	d7, d8, d6
7000b914:	eef7 7bc7 	vcvt.f32.f64	s15, d7
7000b918:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
7000b91c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
7000b920:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 7000b9e0 <perf_counter_example_r7+0x708>
7000b924:	ee67 7a87 	vmul.f32	s15, s15, s14
7000b928:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
7000b92c:	492b      	ldr	r1, [pc, #172]	@ (7000b9dc <perf_counter_example_r7+0x704>)
7000b92e:	f04f 0200 	mov.w	r2, #0
7000b932:	f04f 0300 	mov.w	r3, #0
7000b936:	e9c1 2300 	strd	r2, r3, [r1]
7000b93a:	4926      	ldr	r1, [pc, #152]	@ (7000b9d4 <perf_counter_example_r7+0x6fc>)
7000b93c:	f04f 0200 	mov.w	r2, #0
7000b940:	f04f 0300 	mov.w	r3, #0
7000b944:	e9c1 2300 	strd	r2, r3, [r1]
7000b948:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
7000b94c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
7000b950:	ec53 2b17 	vmov	r2, r3, d7
7000b954:	4823      	ldr	r0, [pc, #140]	@ (7000b9e4 <perf_counter_example_r7+0x70c>)
7000b956:	f000 ffdf 	bl	7000c918 <printf>
7000b95a:	4b20      	ldr	r3, [pc, #128]	@ (7000b9dc <perf_counter_example_r7+0x704>)
7000b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
7000b960:	4313      	orrs	r3, r2
7000b962:	d109      	bne.n	7000b978 <perf_counter_example_r7+0x6a0>
7000b964:	f000 fc4a 	bl	7000c1fc <get_system_ticks>
7000b968:	4602      	mov	r2, r0
7000b96a:	460b      	mov	r3, r1
7000b96c:	491b      	ldr	r1, [pc, #108]	@ (7000b9dc <perf_counter_example_r7+0x704>)
7000b96e:	e9c1 2300 	strd	r2, r3, [r1]
7000b972:	4a19      	ldr	r2, [pc, #100]	@ (7000b9d8 <perf_counter_example_r7+0x700>)
7000b974:	230a      	movs	r3, #10
7000b976:	6013      	str	r3, [r2, #0]
7000b978:	f7ff fc7a 	bl	7000b270 <start_cycle_counter>
7000b97c:	2301      	movs	r3, #1
7000b97e:	e000      	b.n	7000b982 <perf_counter_example_r7+0x6aa>
7000b980:	2300      	movs	r3, #0
7000b982:	2b00      	cmp	r3, #0
7000b984:	d188      	bne.n	7000b898 <perf_counter_example_r7+0x5c0>
		}
		perfc_delay_us(10000);
7000b986:	f242 7010 	movw	r0, #10000	@ 0x2710
7000b98a:	f000 fb5b 	bl	7000c044 <perfc_delay_us>
    while(cpu_i--){
7000b98e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
7000b992:	1e53      	subs	r3, r2, #1
7000b994:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
7000b998:	2a00      	cmp	r2, #0
7000b99a:	f47f af75 	bne.w	7000b888 <perf_counter_example_r7+0x5b0>
    }

    /*! demo cpu cycle */
    __cycleof__("printf") {
7000b99e:	f000 fc2d 	bl	7000c1fc <get_system_ticks>
7000b9a2:	e9c7 013a 	strd	r0, r1, [r7, #232]	@ 0xe8
7000b9a6:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
7000b9aa:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
7000b9ae:	2300      	movs	r3, #0
7000b9b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
7000b9b4:	e057      	b.n	7000ba66 <perf_counter_example_r7+0x78e>
7000b9b6:	bf00      	nop
7000b9b8:	7001126c 	.word	0x7001126c
7000b9bc:	700112f0 	.word	0x700112f0
7000b9c0:	24000d5c 	.word	0x24000d5c
7000b9c4:	70011358 	.word	0x70011358
7000b9c8:	700113dc 	.word	0x700113dc
7000b9cc:	24000d60 	.word	0x24000d60
7000b9d0:	70011448 	.word	0x70011448
7000b9d4:	24000d68 	.word	0x24000d68
7000b9d8:	2400009c 	.word	0x2400009c
7000b9dc:	24000d70 	.word	0x24000d70
7000b9e0:	42c80000 	.word	0x42c80000
7000b9e4:	700114b4 	.word	0x700114b4
		printf("hello world\r\n");
7000b9e8:	4865      	ldr	r0, [pc, #404]	@ (7000bb80 <perf_counter_example_r7+0x8a8>)
7000b9ea:	f000 fff1 	bl	7000c9d0 <puts>
  __ASM volatile ("dsb 0xF":::"memory");
7000b9ee:	f3bf 8f4f 	dsb	sy
}
7000b9f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000b9f4:	f3bf 8f6f 	isb	sy
}
7000b9f8:	bf00      	nop
    __cycleof__("printf") {
7000b9fa:	f000 fbff 	bl	7000c1fc <get_system_ticks>
7000b9fe:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
7000ba02:	1a84      	subs	r4, r0, r2
7000ba04:	63bc      	str	r4, [r7, #56]	@ 0x38
7000ba06:	eb61 0303 	sbc.w	r3, r1, r3
7000ba0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
7000ba0c:	4b5d      	ldr	r3, [pc, #372]	@ (7000bb84 <perf_counter_example_r7+0x8ac>)
7000ba0e:	681b      	ldr	r3, [r3, #0]
7000ba10:	17da      	asrs	r2, r3, #31
7000ba12:	633b      	str	r3, [r7, #48]	@ 0x30
7000ba14:	637a      	str	r2, [r7, #52]	@ 0x34
7000ba16:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
7000ba1a:	4623      	mov	r3, r4
7000ba1c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
7000ba20:	4602      	mov	r2, r0
7000ba22:	1a9b      	subs	r3, r3, r2
7000ba24:	60bb      	str	r3, [r7, #8]
7000ba26:	462b      	mov	r3, r5
7000ba28:	460a      	mov	r2, r1
7000ba2a:	eb63 0302 	sbc.w	r3, r3, r2
7000ba2e:	60fb      	str	r3, [r7, #12]
7000ba30:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
7000ba34:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
7000ba38:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
7000ba3c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
7000ba40:	4851      	ldr	r0, [pc, #324]	@ (7000bb88 <perf_counter_example_r7+0x8b0>)
7000ba42:	f000 ffc5 	bl	7000c9d0 <puts>
7000ba46:	4851      	ldr	r0, [pc, #324]	@ (7000bb8c <perf_counter_example_r7+0x8b4>)
7000ba48:	f000 ff66 	bl	7000c918 <printf>
7000ba4c:	4850      	ldr	r0, [pc, #320]	@ (7000bb90 <perf_counter_example_r7+0x8b8>)
7000ba4e:	f000 ffbf 	bl	7000c9d0 <puts>
7000ba52:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
7000ba56:	e9cd 2300 	strd	r2, r3, [sp]
7000ba5a:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
7000ba5e:	494d      	ldr	r1, [pc, #308]	@ (7000bb94 <perf_counter_example_r7+0x8bc>)
7000ba60:	484d      	ldr	r0, [pc, #308]	@ (7000bb98 <perf_counter_example_r7+0x8c0>)
7000ba62:	f000 ff59 	bl	7000c918 <printf>
7000ba66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
7000ba6a:	f103 0208 	add.w	r2, r3, #8
7000ba6e:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
7000ba72:	2b00      	cmp	r3, #0
7000ba74:	d107      	bne.n	7000ba86 <perf_counter_example_r7+0x7ae>
  __ASM volatile ("dsb 0xF":::"memory");
7000ba76:	f3bf 8f4f 	dsb	sy
}
7000ba7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000ba7c:	f3bf 8f6f 	isb	sy
}
7000ba80:	bf00      	nop
7000ba82:	2301      	movs	r3, #1
7000ba84:	e000      	b.n	7000ba88 <perf_counter_example_r7+0x7b0>
7000ba86:	2300      	movs	r3, #0
7000ba88:	2b00      	cmp	r3, #0
7000ba8a:	d1ad      	bne.n	7000b9e8 <perf_counter_example_r7+0x710>
	}

    __cycleof__("delay_us(1000)") {
7000ba8c:	f000 fbb6 	bl	7000c1fc <get_system_ticks>
7000ba90:	e9c7 0136 	strd	r0, r1, [r7, #216]	@ 0xd8
7000ba94:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
7000ba98:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
7000ba9c:	2300      	movs	r3, #0
7000ba9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
7000baa2:	e03f      	b.n	7000bb24 <perf_counter_example_r7+0x84c>
    	perfc_delay_us(1000);
7000baa4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000baa8:	f000 facc 	bl	7000c044 <perfc_delay_us>
  __ASM volatile ("dsb 0xF":::"memory");
7000baac:	f3bf 8f4f 	dsb	sy
}
7000bab0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000bab2:	f3bf 8f6f 	isb	sy
}
7000bab6:	bf00      	nop
    __cycleof__("delay_us(1000)") {
7000bab8:	f000 fba0 	bl	7000c1fc <get_system_ticks>
7000babc:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
7000bac0:	1a84      	subs	r4, r0, r2
7000bac2:	62bc      	str	r4, [r7, #40]	@ 0x28
7000bac4:	eb61 0303 	sbc.w	r3, r1, r3
7000bac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
7000baca:	4b2e      	ldr	r3, [pc, #184]	@ (7000bb84 <perf_counter_example_r7+0x8ac>)
7000bacc:	681b      	ldr	r3, [r3, #0]
7000bace:	17da      	asrs	r2, r3, #31
7000bad0:	623b      	str	r3, [r7, #32]
7000bad2:	627a      	str	r2, [r7, #36]	@ 0x24
7000bad4:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
7000bad8:	4623      	mov	r3, r4
7000bada:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
7000bade:	4602      	mov	r2, r0
7000bae0:	1a9b      	subs	r3, r3, r2
7000bae2:	603b      	str	r3, [r7, #0]
7000bae4:	462b      	mov	r3, r5
7000bae6:	460a      	mov	r2, r1
7000bae8:	eb63 0302 	sbc.w	r3, r3, r2
7000baec:	607b      	str	r3, [r7, #4]
7000baee:	e9d7 3400 	ldrd	r3, r4, [r7]
7000baf2:	e9c7 3436 	strd	r3, r4, [r7, #216]	@ 0xd8
7000baf6:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
7000bafa:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
7000bafe:	4822      	ldr	r0, [pc, #136]	@ (7000bb88 <perf_counter_example_r7+0x8b0>)
7000bb00:	f000 ff66 	bl	7000c9d0 <puts>
7000bb04:	4821      	ldr	r0, [pc, #132]	@ (7000bb8c <perf_counter_example_r7+0x8b4>)
7000bb06:	f000 ff07 	bl	7000c918 <printf>
7000bb0a:	4821      	ldr	r0, [pc, #132]	@ (7000bb90 <perf_counter_example_r7+0x8b8>)
7000bb0c:	f000 ff60 	bl	7000c9d0 <puts>
7000bb10:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
7000bb14:	e9cd 2300 	strd	r2, r3, [sp]
7000bb18:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
7000bb1c:	491f      	ldr	r1, [pc, #124]	@ (7000bb9c <perf_counter_example_r7+0x8c4>)
7000bb1e:	481e      	ldr	r0, [pc, #120]	@ (7000bb98 <perf_counter_example_r7+0x8c0>)
7000bb20:	f000 fefa 	bl	7000c918 <printf>
7000bb24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
7000bb28:	f103 0208 	add.w	r2, r3, #8
7000bb2c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
7000bb30:	2b00      	cmp	r3, #0
7000bb32:	d107      	bne.n	7000bb44 <perf_counter_example_r7+0x86c>
  __ASM volatile ("dsb 0xF":::"memory");
7000bb34:	f3bf 8f4f 	dsb	sy
}
7000bb38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000bb3a:	f3bf 8f6f 	isb	sy
}
7000bb3e:	bf00      	nop
7000bb40:	2301      	movs	r3, #1
7000bb42:	e000      	b.n	7000bb46 <perf_counter_example_r7+0x86e>
7000bb44:	2300      	movs	r3, #0
7000bb46:	2b00      	cmp	r3, #0
7000bb48:	d1ac      	bne.n	7000baa4 <perf_counter_example_r7+0x7cc>
    }

    /* demo isr */
    bsp_timer_config_cycle_ms(1, 1000); // Configure TIM1 for 1 second period
7000bb4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000bb4e:	f7ff fa6d 	bl	7000b02c <bsp_timer_config_cycle_ms_tim1>
    bsp_timer_start(1);            		// Start TIM1 in interrupt mode
7000bb52:	f7ff fa57 	bl	7000b004 <bsp_timer_start_tim1>
    perfc_delay_ms(1000);
7000bb56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000bb5a:	f000 fae7 	bl	7000c12c <perfc_delay_ms>
    __perf_counter_printf__("irq: (TIM1_UP_IRQHandler) stack usage: %"PRIi32"\r\n", g_wTIM1_UP_IRQHandler_StackUsage);
7000bb5e:	4b10      	ldr	r3, [pc, #64]	@ (7000bba0 <perf_counter_example_r7+0x8c8>)
7000bb60:	681b      	ldr	r3, [r3, #0]
7000bb62:	4619      	mov	r1, r3
7000bb64:	480f      	ldr	r0, [pc, #60]	@ (7000bba4 <perf_counter_example_r7+0x8cc>)
7000bb66:	f000 fed7 	bl	7000c918 <printf>

    __perf_counter_printf__("Performance Counter Example for R7 End.\r\n");
7000bb6a:	480f      	ldr	r0, [pc, #60]	@ (7000bba8 <perf_counter_example_r7+0x8d0>)
7000bb6c:	f000 ff30 	bl	7000c9d0 <puts>
}
7000bb70:	bf00      	nop
7000bb72:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
7000bb76:	46bd      	mov	sp, r7
7000bb78:	ecbd 8b02 	vpop	{d8}
7000bb7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000bb80:	700114c8 	.word	0x700114c8
7000bb84:	24000d98 	.word	0x24000d98
7000bb88:	7001112c 	.word	0x7001112c
7000bb8c:	70011130 	.word	0x70011130
7000bb90:	70011140 	.word	0x70011140
7000bb94:	700114d8 	.word	0x700114d8
7000bb98:	70011174 	.word	0x70011174
7000bb9c:	700114e0 	.word	0x700114e0
7000bba0:	24000b14 	.word	0x24000b14
7000bba4:	700114f0 	.word	0x700114f0
7000bba8:	70011520 	.word	0x70011520

7000bbac <perf_counter_example_r7_exp1>:

static void perf_counter_example_r7_exp1(void)
{
7000bbac:	b480      	push	{r7}
7000bbae:	b087      	sub	sp, #28
7000bbb0:	af00      	add	r7, sp, #0
    uint8_t a[20] = {0};
7000bbb2:	463b      	mov	r3, r7
7000bbb4:	2200      	movs	r2, #0
7000bbb6:	601a      	str	r2, [r3, #0]
7000bbb8:	605a      	str	r2, [r3, #4]
7000bbba:	609a      	str	r2, [r3, #8]
7000bbbc:	60da      	str	r2, [r3, #12]
7000bbbe:	611a      	str	r2, [r3, #16]
    uint8_t b;
    for(b = 0; b < 20; b++) {
7000bbc0:	2300      	movs	r3, #0
7000bbc2:	75fb      	strb	r3, [r7, #23]
7000bbc4:	e008      	b.n	7000bbd8 <perf_counter_example_r7_exp1+0x2c>
		a[b] = b;
7000bbc6:	7dfb      	ldrb	r3, [r7, #23]
7000bbc8:	3318      	adds	r3, #24
7000bbca:	443b      	add	r3, r7
7000bbcc:	7dfa      	ldrb	r2, [r7, #23]
7000bbce:	f803 2c18 	strb.w	r2, [r3, #-24]
    for(b = 0; b < 20; b++) {
7000bbd2:	7dfb      	ldrb	r3, [r7, #23]
7000bbd4:	3301      	adds	r3, #1
7000bbd6:	75fb      	strb	r3, [r7, #23]
7000bbd8:	7dfb      	ldrb	r3, [r7, #23]
7000bbda:	2b13      	cmp	r3, #19
7000bbdc:	d9f3      	bls.n	7000bbc6 <perf_counter_example_r7_exp1+0x1a>
	}
    return;
7000bbde:	bf00      	nop
}
7000bbe0:	371c      	adds	r7, #28
7000bbe2:	46bd      	mov	sp, r7
7000bbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bbe8:	4770      	bx	lr

7000bbea <perf_counter_example_r7_exp2>:

static void perf_counter_example_r7_exp2(void)
{
7000bbea:	b580      	push	{r7, lr}
7000bbec:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
7000bbf0:	b082      	sub	sp, #8
7000bbf2:	af00      	add	r7, sp, #0
    uint32_t i[1024] = {0};
7000bbf4:	f107 0308 	add.w	r3, r7, #8
7000bbf8:	3b04      	subs	r3, #4
7000bbfa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
7000bbfe:	2100      	movs	r1, #0
7000bc00:	4618      	mov	r0, r3
7000bc02:	f000 ff30 	bl	7000ca66 <memset>
    uint32_t j;
    for (j = 0; j < 1024; j++) {
7000bc06:	2300      	movs	r3, #0
7000bc08:	f241 0204 	movw	r2, #4100	@ 0x1004
7000bc0c:	443a      	add	r2, r7
7000bc0e:	6013      	str	r3, [r2, #0]
7000bc10:	e017      	b.n	7000bc42 <perf_counter_example_r7_exp2+0x58>
        i[j] = j;
7000bc12:	f107 0308 	add.w	r3, r7, #8
7000bc16:	461a      	mov	r2, r3
7000bc18:	f241 0304 	movw	r3, #4100	@ 0x1004
7000bc1c:	443b      	add	r3, r7
7000bc1e:	681b      	ldr	r3, [r3, #0]
7000bc20:	009b      	lsls	r3, r3, #2
7000bc22:	4413      	add	r3, r2
7000bc24:	f241 0204 	movw	r2, #4100	@ 0x1004
7000bc28:	443a      	add	r2, r7
7000bc2a:	6812      	ldr	r2, [r2, #0]
7000bc2c:	f843 2c04 	str.w	r2, [r3, #-4]
    for (j = 0; j < 1024; j++) {
7000bc30:	f241 0304 	movw	r3, #4100	@ 0x1004
7000bc34:	443b      	add	r3, r7
7000bc36:	681b      	ldr	r3, [r3, #0]
7000bc38:	3301      	adds	r3, #1
7000bc3a:	f241 0204 	movw	r2, #4100	@ 0x1004
7000bc3e:	443a      	add	r2, r7
7000bc40:	6013      	str	r3, [r2, #0]
7000bc42:	f241 0304 	movw	r3, #4100	@ 0x1004
7000bc46:	443b      	add	r3, r7
7000bc48:	681b      	ldr	r3, [r3, #0]
7000bc4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
7000bc4e:	d3e0      	bcc.n	7000bc12 <perf_counter_example_r7_exp2+0x28>
    }
    return;
7000bc50:	bf00      	nop
}
7000bc52:	f507 5780 	add.w	r7, r7, #4096	@ 0x1000
7000bc56:	3708      	adds	r7, #8
7000bc58:	46bd      	mov	sp, r7
7000bc5a:	bd80      	pop	{r7, pc}

7000bc5c <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
7000bc5c:	b480      	push	{r7}
7000bc5e:	b083      	sub	sp, #12
7000bc60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000bc62:	f3ef 8310 	mrs	r3, PRIMASK
7000bc66:	603b      	str	r3, [r7, #0]
  return(result);
7000bc68:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000bc6a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000bc6c:	b672      	cpsid	i
}
7000bc6e:	bf00      	nop
    __disable_irq();
    
    return tStatus;
7000bc70:	687b      	ldr	r3, [r7, #4]
}
7000bc72:	4618      	mov	r0, r3
7000bc74:	370c      	adds	r7, #12
7000bc76:	46bd      	mov	sp, r7
7000bc78:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bc7c:	4770      	bx	lr

7000bc7e <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
7000bc7e:	b480      	push	{r7}
7000bc80:	b085      	sub	sp, #20
7000bc82:	af00      	add	r7, sp, #0
7000bc84:	6078      	str	r0, [r7, #4]
7000bc86:	687b      	ldr	r3, [r7, #4]
7000bc88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000bc8a:	68fb      	ldr	r3, [r7, #12]
7000bc8c:	f383 8810 	msr	PRIMASK, r3
}
7000bc90:	bf00      	nop
    __set_PRIMASK(tStatus);
}
7000bc92:	bf00      	nop
7000bc94:	3714      	adds	r7, #20
7000bc96:	46bd      	mov	sp, r7
7000bc98:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bc9c:	4770      	bx	lr

7000bc9e <perfc_port_mask_systimer_interrupt>:

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_mask_systimer_interrupt(void)
{
7000bc9e:	b480      	push	{r7}
7000bca0:	b083      	sub	sp, #12
7000bca2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000bca4:	f3ef 8310 	mrs	r3, PRIMASK
7000bca8:	603b      	str	r3, [r7, #0]
  return(result);
7000bcaa:	683b      	ldr	r3, [r7, #0]
#if (defined(__ARM_ARCH) && __ARM_ARCH_PROFILE == 'M' && (__ARM_ARCH_ISA_THUMB < 2)) ||  __PERFC_SYSTIMER_PRIORITY__ == 0
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000bcac:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000bcae:	b672      	cpsid	i
}
7000bcb0:	bf00      	nop
    __disable_irq();
    
    return tStatus;
7000bcb2:	687b      	ldr	r3, [r7, #4]

#else
    /* this should not happen */
    return 0;
#endif
}
7000bcb4:	4618      	mov	r0, r3
7000bcb6:	370c      	adds	r7, #12
7000bcb8:	46bd      	mov	sp, r7
7000bcba:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bcbe:	4770      	bx	lr

7000bcc0 <perfc_port_resume_systimer_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_systimer_interrupt(perfc_global_interrupt_status_t tStatus)
{
7000bcc0:	b480      	push	{r7}
7000bcc2:	b085      	sub	sp, #20
7000bcc4:	af00      	add	r7, sp, #0
7000bcc6:	6078      	str	r0, [r7, #4]
7000bcc8:	687b      	ldr	r3, [r7, #4]
7000bcca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000bccc:	68fb      	ldr	r3, [r7, #12]
7000bcce:	f383 8810 	msr	PRIMASK, r3
}
7000bcd2:	bf00      	nop
#else
    /* this should not happen */
    return 0;
#endif
    
}
7000bcd4:	bf00      	nop
7000bcd6:	3714      	adds	r7, #20
7000bcd8:	46bd      	mov	sp, r7
7000bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bcde:	4770      	bx	lr

7000bce0 <reinterpret_q16_f32>:


__STATIC_INLINE 
q16_t
reinterpret_q16_f32(float fIn0)
{
7000bce0:	b480      	push	{r7}
7000bce2:	b083      	sub	sp, #12
7000bce4:	af00      	add	r7, sp, #0
7000bce6:	ed87 0a01 	vstr	s0, [r7, #4]
    return ((q16_t)((fIn0) * 65536.0f + ((fIn0) >= 0 ? 0.5f : -0.5f)));
7000bcea:	edd7 7a01 	vldr	s15, [r7, #4]
7000bcee:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 7000bd28 <reinterpret_q16_f32+0x48>
7000bcf2:	ee67 7a87 	vmul.f32	s15, s15, s14
7000bcf6:	ed97 7a01 	vldr	s14, [r7, #4]
7000bcfa:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
7000bcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bd02:	db02      	blt.n	7000bd0a <reinterpret_q16_f32+0x2a>
7000bd04:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
7000bd08:	e001      	b.n	7000bd0e <reinterpret_q16_f32+0x2e>
7000bd0a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
7000bd0e:	ee77 7a27 	vadd.f32	s15, s14, s15
7000bd12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
7000bd16:	ee17 3a90 	vmov	r3, s15
}
7000bd1a:	4618      	mov	r0, r3
7000bd1c:	370c      	adds	r7, #12
7000bd1e:	46bd      	mov	sp, r7
7000bd20:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bd24:	4770      	bx	lr
7000bd26:	bf00      	nop
7000bd28:	47800000 	.word	0x47800000

7000bd2c <perfc_port_insert_to_system_timer_insert_ovf_handler>:
 *            priorities than __PERFC_SYSTIMER_PRIORITY__, please make sure
 *            the System Timer ISR (i.e. SysTick_Handler) have the same or 
 *            higher priority.
 */
void perfc_port_insert_to_system_timer_insert_ovf_handler(void)
{
7000bd2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
7000bd30:	b086      	sub	sp, #24
7000bd32:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
7000bd34:	f000 fc26 	bl	7000c584 <perfc_port_get_system_timer_top>
7000bd38:	4602      	mov	r2, r0
7000bd3a:	460b      	mov	r3, r1
7000bd3c:	f112 0801 	adds.w	r8, r2, #1
7000bd40:	f143 0900 	adc.w	r9, r3, #0
7000bd44:	e9c7 8902 	strd	r8, r9, [r7, #8]

    /* prevent high priority exceptions from preempting the system timer OVF 
     * exception handling
     */
    __PERFC_SAFE {
7000bd48:	f7ff ffa9 	bl	7000bc9e <perfc_port_mask_systimer_interrupt>
7000bd4c:	6078      	str	r0, [r7, #4]
7000bd4e:	2300      	movs	r3, #0
7000bd50:	617b      	str	r3, [r7, #20]
7000bd52:	e00d      	b.n	7000bd70 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x44>
        PERFC.Ticks.lTimestampBase += lLoad;
7000bd54:	4b0c      	ldr	r3, [pc, #48]	@ (7000bd88 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
7000bd56:	e9d3 0100 	ldrd	r0, r1, [r3]
7000bd5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
7000bd5e:	1884      	adds	r4, r0, r2
7000bd60:	eb41 0503 	adc.w	r5, r1, r3
7000bd64:	4b08      	ldr	r3, [pc, #32]	@ (7000bd88 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
7000bd66:	e9c3 4500 	strd	r4, r5, [r3]
    __PERFC_SAFE {
7000bd6a:	6878      	ldr	r0, [r7, #4]
7000bd6c:	f7ff ffa8 	bl	7000bcc0 <perfc_port_resume_systimer_interrupt>
7000bd70:	697b      	ldr	r3, [r7, #20]
7000bd72:	1d1a      	adds	r2, r3, #4
7000bd74:	617a      	str	r2, [r7, #20]
7000bd76:	2b00      	cmp	r3, #0
7000bd78:	d0ec      	beq.n	7000bd54 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x28>
        } else {
            PERFC.US.wResidule = wResidule;
        }
    }
#endif
}
7000bd7a:	bf00      	nop
7000bd7c:	bf00      	nop
7000bd7e:	3718      	adds	r7, #24
7000bd80:	46bd      	mov	sp, r7
7000bd82:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
7000bd86:	bf00      	nop
7000bd88:	24000d78 	.word	0x24000d78

7000bd8c <__perf_os_patch_init>:
}

__WEAK
__attribute__((noinline))
void __perf_os_patch_init(void)
{
7000bd8c:	b480      	push	{r7}
7000bd8e:	af00      	add	r7, sp, #0
}
7000bd90:	bf00      	nop
7000bd92:	46bd      	mov	sp, r7
7000bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
7000bd98:	4770      	bx	lr
	...

7000bd9c <update_perf_counter>:


void update_perf_counter(void)
{
7000bd9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000bda0:	b08e      	sub	sp, #56	@ 0x38
7000bda2:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
7000bda4:	f000 fbee 	bl	7000c584 <perfc_port_get_system_timer_top>
7000bda8:	4602      	mov	r2, r0
7000bdaa:	460b      	mov	r3, r1
7000bdac:	1c51      	adds	r1, r2, #1
7000bdae:	6039      	str	r1, [r7, #0]
7000bdb0:	f143 0300 	adc.w	r3, r3, #0
7000bdb4:	607b      	str	r3, [r7, #4]
7000bdb6:	e9d7 2300 	ldrd	r2, r3, [r7]
7000bdba:	e9c7 2306 	strd	r2, r3, [r7, #24]
    UNUSED_PARAM(lLoad);
    
    
    uint32_t wSystemFrequency = perfc_port_get_system_timer_freq();
7000bdbe:	f000 fbc3 	bl	7000c548 <perfc_port_get_system_timer_freq>
7000bdc2:	6178      	str	r0, [r7, #20]

    PERFC.bLessThan1MHz = (wSystemFrequency < 1000000ul);
7000bdc4:	697b      	ldr	r3, [r7, #20]
7000bdc6:	4a44      	ldr	r2, [pc, #272]	@ (7000bed8 <update_perf_counter+0x13c>)
7000bdc8:	4293      	cmp	r3, r2
7000bdca:	bf94      	ite	ls
7000bdcc:	2301      	movls	r3, #1
7000bdce:	2300      	movhi	r3, #0
7000bdd0:	b2da      	uxtb	r2, r3
7000bdd2:	4b42      	ldr	r3, [pc, #264]	@ (7000bedc <update_perf_counter+0x140>)
7000bdd4:	765a      	strb	r2, [r3, #25]

    if (PERFC.bLessThan1MHz) {
7000bdd6:	4b41      	ldr	r3, [pc, #260]	@ (7000bedc <update_perf_counter+0x140>)
7000bdd8:	7e5b      	ldrb	r3, [r3, #25]
7000bdda:	b2db      	uxtb	r3, r3
7000bddc:	2b00      	cmp	r3, #0
7000bdde:	d010      	beq.n	7000be02 <update_perf_counter+0x66>
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
                                              / (float)wSystemFrequency);
7000bde0:	697b      	ldr	r3, [r7, #20]
7000bde2:	ee07 3a90 	vmov	s15, r3
7000bde6:	eef8 7a67 	vcvt.f32.u32	s15, s15
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
7000bdea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 7000bee0 <update_perf_counter+0x144>
7000bdee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
7000bdf2:	eeb0 0a47 	vmov.f32	s0, s14
7000bdf6:	f7ff ff73 	bl	7000bce0 <reinterpret_q16_f32>
7000bdfa:	4603      	mov	r3, r0
7000bdfc:	4a37      	ldr	r2, [pc, #220]	@ (7000bedc <update_perf_counter+0x140>)
7000bdfe:	6113      	str	r3, [r2, #16]
7000be00:	e00f      	b.n	7000be22 <update_perf_counter+0x86>
    } else {
    #if defined(__PERFC_NO_Q16__)
        PERFC.US.wUnit = wSystemFrequency / 1000000ul;
    #else
        PERFC.US.q16Unit = reinterpret_q16_f32( (float)wSystemFrequency 
7000be02:	697b      	ldr	r3, [r7, #20]
7000be04:	ee07 3a90 	vmov	s15, r3
7000be08:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000be0c:	eddf 6a34 	vldr	s13, [pc, #208]	@ 7000bee0 <update_perf_counter+0x144>
7000be10:	ee87 7aa6 	vdiv.f32	s14, s15, s13
7000be14:	eeb0 0a47 	vmov.f32	s0, s14
7000be18:	f7ff ff62 	bl	7000bce0 <reinterpret_q16_f32>
7000be1c:	4603      	mov	r3, r0
7000be1e:	4a2f      	ldr	r2, [pc, #188]	@ (7000bedc <update_perf_counter+0x140>)
7000be20:	6113      	str	r3, [r2, #16]
                                              / 1000000.0f);
    #endif
    }
    
    PERFC.MS.wUnit = wSystemFrequency / 1000ul;
7000be22:	697b      	ldr	r3, [r7, #20]
7000be24:	4a2f      	ldr	r2, [pc, #188]	@ (7000bee4 <update_perf_counter+0x148>)
7000be26:	fba2 2303 	umull	r2, r3, r2, r3
7000be2a:	099b      	lsrs	r3, r3, #6
7000be2c:	4a2b      	ldr	r2, [pc, #172]	@ (7000bedc <update_perf_counter+0x140>)
7000be2e:	6153      	str	r3, [r2, #20]
    PERFC.MS.Overflow.wResidule = lLoad 
                                - perfc_convert_ms_to_ticks(
                                            PERFC.MS.Overflow.lCompensation);
#endif

    __PERFC_SAFE {
7000be30:	f7ff ff35 	bl	7000bc9e <perfc_port_mask_systimer_interrupt>
7000be34:	6138      	str	r0, [r7, #16]
7000be36:	2300      	movs	r3, #0
7000be38:	637b      	str	r3, [r7, #52]	@ 0x34
7000be3a:	e041      	b.n	7000bec0 <update_perf_counter+0x124>
        g_nOffset = 0;
7000be3c:	4b2a      	ldr	r3, [pc, #168]	@ (7000bee8 <update_perf_counter+0x14c>)
7000be3e:	2200      	movs	r2, #0
7000be40:	601a      	str	r2, [r3, #0]
        __cycleof__("", {g_nOffset = __cycle_count__;}) { __NOP(); }
7000be42:	f000 f9db 	bl	7000c1fc <get_system_ticks>
7000be46:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
7000be4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000be4e:	e9c7 2302 	strd	r2, r3, [r7, #8]
7000be52:	2300      	movs	r3, #0
7000be54:	627b      	str	r3, [r7, #36]	@ 0x24
7000be56:	e01f      	b.n	7000be98 <update_perf_counter+0xfc>
7000be58:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
7000be5a:	f3bf 8f4f 	dsb	sy
}
7000be5e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000be60:	f3bf 8f6f 	isb	sy
}
7000be64:	bf00      	nop
7000be66:	f000 f9c9 	bl	7000c1fc <get_system_ticks>
7000be6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000be6e:	1a84      	subs	r4, r0, r2
7000be70:	eb61 0503 	sbc.w	r5, r1, r3
7000be74:	4b1c      	ldr	r3, [pc, #112]	@ (7000bee8 <update_perf_counter+0x14c>)
7000be76:	681b      	ldr	r3, [r3, #0]
7000be78:	17da      	asrs	r2, r3, #31
7000be7a:	4698      	mov	r8, r3
7000be7c:	4691      	mov	r9, r2
7000be7e:	ebb4 0a08 	subs.w	sl, r4, r8
7000be82:	eb65 0b09 	sbc.w	fp, r5, r9
7000be86:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
7000be8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000be8e:	e9c7 2302 	strd	r2, r3, [r7, #8]
7000be92:	68bb      	ldr	r3, [r7, #8]
7000be94:	4a14      	ldr	r2, [pc, #80]	@ (7000bee8 <update_perf_counter+0x14c>)
7000be96:	6013      	str	r3, [r2, #0]
7000be98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000be9a:	f103 0208 	add.w	r2, r3, #8
7000be9e:	627a      	str	r2, [r7, #36]	@ 0x24
7000bea0:	2b00      	cmp	r3, #0
7000bea2:	d107      	bne.n	7000beb4 <update_perf_counter+0x118>
  __ASM volatile ("dsb 0xF":::"memory");
7000bea4:	f3bf 8f4f 	dsb	sy
}
7000bea8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000beaa:	f3bf 8f6f 	isb	sy
}
7000beae:	bf00      	nop
7000beb0:	2301      	movs	r3, #1
7000beb2:	e000      	b.n	7000beb6 <update_perf_counter+0x11a>
7000beb4:	2300      	movs	r3, #0
7000beb6:	2b00      	cmp	r3, #0
7000beb8:	d1ce      	bne.n	7000be58 <update_perf_counter+0xbc>
    __PERFC_SAFE {
7000beba:	6938      	ldr	r0, [r7, #16]
7000bebc:	f7ff ff00 	bl	7000bcc0 <perfc_port_resume_systimer_interrupt>
7000bec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
7000bec2:	1d1a      	adds	r2, r3, #4
7000bec4:	637a      	str	r2, [r7, #52]	@ 0x34
7000bec6:	2b00      	cmp	r3, #0
7000bec8:	d0b8      	beq.n	7000be3c <update_perf_counter+0xa0>
    }
}
7000beca:	bf00      	nop
7000becc:	bf00      	nop
7000bece:	3738      	adds	r7, #56	@ 0x38
7000bed0:	46bd      	mov	sp, r7
7000bed2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000bed6:	bf00      	nop
7000bed8:	000f423f 	.word	0x000f423f
7000bedc:	24000d78 	.word	0x24000d78
7000bee0:	49742400 	.word	0x49742400
7000bee4:	10624dd3 	.word	0x10624dd3
7000bee8:	24000d98 	.word	0x24000d98

7000beec <perfc_init>:

bool perfc_init(bool bIsSysTimerOccupied)
{
7000beec:	b580      	push	{r7, lr}
7000beee:	b086      	sub	sp, #24
7000bef0:	af00      	add	r7, sp, #0
7000bef2:	4603      	mov	r3, r0
7000bef4:	71fb      	strb	r3, [r7, #7]
    bool bResult = false;
7000bef6:	2300      	movs	r3, #0
7000bef8:	75fb      	strb	r3, [r7, #23]
    __PERFC_SAFE {
7000befa:	f7ff fed0 	bl	7000bc9e <perfc_port_mask_systimer_interrupt>
7000befe:	60f8      	str	r0, [r7, #12]
7000bf00:	2300      	movs	r3, #0
7000bf02:	613b      	str	r3, [r7, #16]
7000bf04:	e00d      	b.n	7000bf22 <perfc_init+0x36>
        PERFC.bIsSysTimerOccupied = bIsSysTimerOccupied;
7000bf06:	4a15      	ldr	r2, [pc, #84]	@ (7000bf5c <perfc_init+0x70>)
7000bf08:	79fb      	ldrb	r3, [r7, #7]
7000bf0a:	7613      	strb	r3, [r2, #24]
        bResult = perfc_port_init_system_timer(bIsSysTimerOccupied);            // use the longest period
7000bf0c:	79fb      	ldrb	r3, [r7, #7]
7000bf0e:	4618      	mov	r0, r3
7000bf10:	f000 fae4 	bl	7000c4dc <perfc_port_init_system_timer>
7000bf14:	4603      	mov	r3, r0
7000bf16:	75fb      	strb	r3, [r7, #23]
        perfc_port_clear_system_timer_ovf_pending();
7000bf18:	f000 fb60 	bl	7000c5dc <perfc_port_clear_system_timer_ovf_pending>
    __PERFC_SAFE {
7000bf1c:	68f8      	ldr	r0, [r7, #12]
7000bf1e:	f7ff fecf 	bl	7000bcc0 <perfc_port_resume_systimer_interrupt>
7000bf22:	693b      	ldr	r3, [r7, #16]
7000bf24:	1d1a      	adds	r2, r3, #4
7000bf26:	613a      	str	r2, [r7, #16]
7000bf28:	2b00      	cmp	r3, #0
7000bf2a:	d0ec      	beq.n	7000bf06 <perfc_init+0x1a>
    }
    
    update_perf_counter();
7000bf2c:	f7ff ff36 	bl	7000bd9c <update_perf_counter>

    PERFC.Ticks.lTimestampBase = 0;                                             // reset system cycle counter
7000bf30:	490a      	ldr	r1, [pc, #40]	@ (7000bf5c <perfc_init+0x70>)
7000bf32:	f04f 0200 	mov.w	r2, #0
7000bf36:	f04f 0300 	mov.w	r3, #0
7000bf3a:	e9c1 2300 	strd	r2, r3, [r1]
    PERFC.Ticks.lOldTimestamp = 0;
7000bf3e:	4907      	ldr	r1, [pc, #28]	@ (7000bf5c <perfc_init+0x70>)
7000bf40:	f04f 0200 	mov.w	r2, #0
7000bf44:	f04f 0300 	mov.w	r3, #0
7000bf48:	e9c1 2302 	strd	r2, r3, [r1, #8]
    PERFC.MS.lOldTimestamp = 0;
    PERFC.US.lTimestampBase = 0;                                                // reset system microsecond counter
    PERFC.US.lOldTimestamp = 0;
#endif

    __perf_os_patch_init();
7000bf4c:	f7ff ff1e 	bl	7000bd8c <__perf_os_patch_init>
    
    return bResult;
7000bf50:	7dfb      	ldrb	r3, [r7, #23]
}
7000bf52:	4618      	mov	r0, r3
7000bf54:	3718      	adds	r7, #24
7000bf56:	46bd      	mov	sp, r7
7000bf58:	bd80      	pop	{r7, pc}
7000bf5a:	bf00      	nop
7000bf5c:	24000d78 	.word	0x24000d78

7000bf60 <__check_and_handle_ovf>:

__STATIC_INLINE int64_t __check_and_handle_ovf(int64_t lTemp)
{
7000bf60:	b580      	push	{r7, lr}
7000bf62:	b084      	sub	sp, #16
7000bf64:	af00      	add	r7, sp, #0
7000bf66:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
7000bf6a:	f7ff fe77 	bl	7000bc5c <perfc_port_disable_global_interrupt>
7000bf6e:	60b8      	str	r0, [r7, #8]
7000bf70:	2300      	movs	r3, #0
7000bf72:	60fb      	str	r3, [r7, #12]
7000bf74:	e00f      	b.n	7000bf96 <__check_and_handle_ovf+0x36>
        if (perfc_port_is_system_timer_ovf_pending()){
7000bf76:	f000 faf3 	bl	7000c560 <perfc_port_is_system_timer_ovf_pending>
7000bf7a:	4603      	mov	r3, r0
7000bf7c:	2b00      	cmp	r3, #0
7000bf7e:	d007      	beq.n	7000bf90 <__check_and_handle_ovf+0x30>

            perfc_port_clear_system_timer_ovf_pending();
7000bf80:	f000 fb2c 	bl	7000c5dc <perfc_port_clear_system_timer_ovf_pending>
            perfc_port_insert_to_system_timer_insert_ovf_handler();
7000bf84:	f7ff fed2 	bl	7000bd2c <perfc_port_insert_to_system_timer_insert_ovf_handler>

            /* refresh the elapsed just in case the counter has just overflowed/underflowed
             * after we called the perfc_port_get_system_timer_elapsed()
             */
            lTemp = perfc_port_get_system_timer_elapsed();
7000bf88:	f000 fb0e 	bl	7000c5a8 <perfc_port_get_system_timer_elapsed>
7000bf8c:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
7000bf90:	68b8      	ldr	r0, [r7, #8]
7000bf92:	f7ff fe74 	bl	7000bc7e <perfc_port_resume_global_interrupt>
7000bf96:	68fb      	ldr	r3, [r7, #12]
7000bf98:	1d1a      	adds	r2, r3, #4
7000bf9a:	60fa      	str	r2, [r7, #12]
7000bf9c:	2b00      	cmp	r3, #0
7000bf9e:	d0ea      	beq.n	7000bf76 <__check_and_handle_ovf+0x16>
        }
    }
    
    return lTemp;
7000bfa0:	e9d7 2300 	ldrd	r2, r3, [r7]
}
7000bfa4:	4610      	mov	r0, r2
7000bfa6:	4619      	mov	r1, r3
7000bfa8:	3710      	adds	r7, #16
7000bfaa:	46bd      	mov	sp, r7
7000bfac:	bd80      	pop	{r7, pc}
	...

7000bfb0 <check_systick>:
/*! \note this function should only be called when irq is disabled
 *        hence SysTick-LOAD and (SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)
 *        won't change.
 */
__STATIC_INLINE int64_t check_systick(void)
{
7000bfb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
7000bfb4:	b082      	sub	sp, #8
7000bfb6:	af00      	add	r7, sp, #0
    int64_t lTemp = perfc_port_get_system_timer_elapsed();
7000bfb8:	f000 faf6 	bl	7000c5a8 <perfc_port_get_system_timer_elapsed>
7000bfbc:	e9c7 0100 	strd	r0, r1, [r7]
     *            the underflow didn't happen but when we check the PENDSTSET bit,
     *            the underflow happens, for this condition, we should recall the
     *            perfc_port_get_system_timer_elapsed().
     *        The following code implements an equivalent logic.
     */
    if (PERFC.bIsSysTimerOccupied) {
7000bfc0:	4b15      	ldr	r3, [pc, #84]	@ (7000c018 <check_systick+0x68>)
7000bfc2:	7e1b      	ldrb	r3, [r3, #24]
7000bfc4:	b2db      	uxtb	r3, r3
7000bfc6:	2b00      	cmp	r3, #0
7000bfc8:	d018      	beq.n	7000bffc <check_systick+0x4c>

    #if defined(__PERFC_ALLOWS_RUNNING_WIHTOUT_SYSTIMER_ISR__)
        lTemp = __check_and_handle_ovf(lTemp);
    #else
        if (perfc_port_is_system_timer_ovf_pending()){
7000bfca:	f000 fac9 	bl	7000c560 <perfc_port_is_system_timer_ovf_pending>
7000bfce:	4603      	mov	r3, r0
7000bfd0:	2b00      	cmp	r3, #0
7000bfd2:	d019      	beq.n	7000c008 <check_systick+0x58>
            lTemp = perfc_port_get_system_timer_elapsed();
7000bfd4:	f000 fae8 	bl	7000c5a8 <perfc_port_get_system_timer_elapsed>
7000bfd8:	e9c7 0100 	strd	r0, r1, [r7]
            lTemp += perfc_port_get_system_timer_top() + 1;
7000bfdc:	f000 fad2 	bl	7000c584 <perfc_port_get_system_timer_top>
7000bfe0:	4602      	mov	r2, r0
7000bfe2:	460b      	mov	r3, r1
7000bfe4:	1c54      	adds	r4, r2, #1
7000bfe6:	f143 0500 	adc.w	r5, r3, #0
7000bfea:	e9d7 2300 	ldrd	r2, r3, [r7]
7000bfee:	eb12 0804 	adds.w	r8, r2, r4
7000bff2:	eb43 0905 	adc.w	r9, r3, r5
7000bff6:	e9c7 8900 	strd	r8, r9, [r7]
7000bffa:	e005      	b.n	7000c008 <check_systick+0x58>
        }
    #endif
    } else {
        lTemp = __check_and_handle_ovf(lTemp);
7000bffc:	e9d7 0100 	ldrd	r0, r1, [r7]
7000c000:	f7ff ffae 	bl	7000bf60 <__check_and_handle_ovf>
7000c004:	e9c7 0100 	strd	r0, r1, [r7]
    }

    return lTemp;
7000c008:	e9d7 2300 	ldrd	r2, r3, [r7]
}
7000c00c:	4610      	mov	r0, r2
7000c00e:	4619      	mov	r1, r3
7000c010:	3708      	adds	r7, #8
7000c012:	46bd      	mov	sp, r7
7000c014:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
7000c018:	24000d78 	.word	0x24000d78

7000c01c <__perf_counter_init>:
    }
}

__attribute__((constructor))
void __perf_counter_init(void)
{
7000c01c:	b580      	push	{r7, lr}
7000c01e:	af00      	add	r7, sp, #0
    perfc_init(true);
7000c020:	2001      	movs	r0, #1
7000c022:	f7ff ff63 	bl	7000beec <perfc_init>
}
7000c026:	bf00      	nop
7000c028:	bd80      	pop	{r7, pc}

7000c02a <perfc_delay_us_user_code_in_loop>:

__WEAK
__attribute__((noinline))
bool perfc_delay_us_user_code_in_loop(int64_t lRemainInUs)
{
7000c02a:	b480      	push	{r7}
7000c02c:	b083      	sub	sp, #12
7000c02e:	af00      	add	r7, sp, #0
7000c030:	e9c7 0100 	strd	r0, r1, [r7]
    UNUSED_PARAM(lRemainInUs);

    return true;
7000c034:	2301      	movs	r3, #1
}
7000c036:	4618      	mov	r0, r3
7000c038:	370c      	adds	r7, #12
7000c03a:	46bd      	mov	sp, r7
7000c03c:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c040:	4770      	bx	lr
	...

7000c044 <perfc_delay_us>:

void perfc_delay_us(uint32_t wUs)
{
7000c044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000c048:	b08c      	sub	sp, #48	@ 0x30
7000c04a:	af00      	add	r7, sp, #0
7000c04c:	6178      	str	r0, [r7, #20]
    int64_t lTicks = perfc_convert_us_to_ticks(wUs);
7000c04e:	6978      	ldr	r0, [r7, #20]
7000c050:	f000 f992 	bl	7000c378 <perfc_convert_us_to_ticks>
7000c054:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000c058:	4b2d      	ldr	r3, [pc, #180]	@ (7000c110 <perfc_delay_us+0xcc>)
7000c05a:	681b      	ldr	r3, [r3, #0]
                        ? g_nOffset 
                        : PERF_CNT_DELAY_US_COMPENSATION;
7000c05c:	2b5a      	cmp	r3, #90	@ 0x5a
7000c05e:	dd02      	ble.n	7000c066 <perfc_delay_us+0x22>
7000c060:	4b2b      	ldr	r3, [pc, #172]	@ (7000c110 <perfc_delay_us+0xcc>)
7000c062:	681b      	ldr	r3, [r3, #0]
7000c064:	e000      	b.n	7000c068 <perfc_delay_us+0x24>
7000c066:	235a      	movs	r3, #90	@ 0x5a
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000c068:	627b      	str	r3, [r7, #36]	@ 0x24

    if (lTicks <= iCompensate) {
7000c06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000c06c:	17da      	asrs	r2, r3, #31
7000c06e:	4698      	mov	r8, r3
7000c070:	4691      	mov	r9, r2
7000c072:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c076:	4590      	cmp	r8, r2
7000c078:	eb79 0303 	sbcs.w	r3, r9, r3
7000c07c:	da3e      	bge.n	7000c0fc <perfc_delay_us+0xb8>
        return ;
    }

    lTicks -= iCompensate;
7000c07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000c080:	17da      	asrs	r2, r3, #31
7000c082:	461c      	mov	r4, r3
7000c084:	4615      	mov	r5, r2
7000c086:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c08a:	1b11      	subs	r1, r2, r4
7000c08c:	6039      	str	r1, [r7, #0]
7000c08e:	eb63 0305 	sbc.w	r3, r3, r5
7000c092:	607b      	str	r3, [r7, #4]
7000c094:	e9d7 3400 	ldrd	r3, r4, [r7]
7000c098:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28

    lTicks += get_system_ticks();
7000c09c:	f000 f8ae 	bl	7000c1fc <get_system_ticks>
7000c0a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c0a4:	eb12 0a00 	adds.w	sl, r2, r0
7000c0a8:	eb43 0b01 	adc.w	fp, r3, r1
7000c0ac:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
    do {
        int64_t lTimestamp = get_system_ticks();
7000c0b0:	f000 f8a4 	bl	7000c1fc <get_system_ticks>
7000c0b4:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (lTimestamp >= lTicks) {
7000c0b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
7000c0bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c0c0:	4290      	cmp	r0, r2
7000c0c2:	eb71 0303 	sbcs.w	r3, r1, r3
7000c0c6:	da1b      	bge.n	7000c100 <perfc_delay_us+0xbc>
            break;
        }
        if (!perfc_delay_us_user_code_in_loop( 
7000c0c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
7000c0cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
7000c0d0:	1a84      	subs	r4, r0, r2
7000c0d2:	60bc      	str	r4, [r7, #8]
7000c0d4:	eb61 0303 	sbc.w	r3, r1, r3
7000c0d8:	60fb      	str	r3, [r7, #12]
7000c0da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000c0de:	f000 f903 	bl	7000c2e8 <perfc_convert_ticks_to_us>
7000c0e2:	4602      	mov	r2, r0
7000c0e4:	460b      	mov	r3, r1
7000c0e6:	4610      	mov	r0, r2
7000c0e8:	4619      	mov	r1, r3
7000c0ea:	f7ff ff9e 	bl	7000c02a <perfc_delay_us_user_code_in_loop>
7000c0ee:	4603      	mov	r3, r0
7000c0f0:	f083 0301 	eor.w	r3, r3, #1
7000c0f4:	b2db      	uxtb	r3, r3
7000c0f6:	2b00      	cmp	r3, #0
7000c0f8:	d104      	bne.n	7000c104 <perfc_delay_us+0xc0>
    do {
7000c0fa:	e7d9      	b.n	7000c0b0 <perfc_delay_us+0x6c>
        return ;
7000c0fc:	bf00      	nop
7000c0fe:	e002      	b.n	7000c106 <perfc_delay_us+0xc2>
            break;
7000c100:	bf00      	nop
7000c102:	e000      	b.n	7000c106 <perfc_delay_us+0xc2>
                perfc_convert_ticks_to_us(lTicks - lTimestamp) )) {
            break;
7000c104:	bf00      	nop
        }
    } while(1);
}
7000c106:	3730      	adds	r7, #48	@ 0x30
7000c108:	46bd      	mov	sp, r7
7000c10a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000c10e:	bf00      	nop
7000c110:	24000d98 	.word	0x24000d98

7000c114 <perfc_delay_ms_user_code_in_loop>:

__WEAK
__attribute__((noinline))
bool perfc_delay_ms_user_code_in_loop(int64_t lRemainInMs)
{
7000c114:	b480      	push	{r7}
7000c116:	b083      	sub	sp, #12
7000c118:	af00      	add	r7, sp, #0
7000c11a:	e9c7 0100 	strd	r0, r1, [r7]
    UNUSED_PARAM(lRemainInMs);

    return true;
7000c11e:	2301      	movs	r3, #1
}
7000c120:	4618      	mov	r0, r3
7000c122:	370c      	adds	r7, #12
7000c124:	46bd      	mov	sp, r7
7000c126:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c12a:	4770      	bx	lr

7000c12c <perfc_delay_ms>:
#if __C_LANGUAGE_EXTENSIONS_PERFC_COROUTINE__
void __perfc_delay_ms(uint32_t wMs, perfc_coroutine_t *ptCoroutine)
#else
void perfc_delay_ms(uint32_t wMs)
#endif
{
7000c12c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000c130:	b08c      	sub	sp, #48	@ 0x30
7000c132:	af00      	add	r7, sp, #0
7000c134:	6178      	str	r0, [r7, #20]
    int64_t lTicks = perfc_convert_ms_to_ticks(wMs);
7000c136:	6978      	ldr	r0, [r7, #20]
7000c138:	f000 f8b6 	bl	7000c2a8 <perfc_convert_ms_to_ticks>
7000c13c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000c140:	4b2d      	ldr	r3, [pc, #180]	@ (7000c1f8 <perfc_delay_ms+0xcc>)
7000c142:	681b      	ldr	r3, [r3, #0]
                        ? g_nOffset 
                        : PERF_CNT_DELAY_US_COMPENSATION;
7000c144:	2b5a      	cmp	r3, #90	@ 0x5a
7000c146:	dd02      	ble.n	7000c14e <perfc_delay_ms+0x22>
7000c148:	4b2b      	ldr	r3, [pc, #172]	@ (7000c1f8 <perfc_delay_ms+0xcc>)
7000c14a:	681b      	ldr	r3, [r3, #0]
7000c14c:	e000      	b.n	7000c150 <perfc_delay_ms+0x24>
7000c14e:	235a      	movs	r3, #90	@ 0x5a
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000c150:	627b      	str	r3, [r7, #36]	@ 0x24

    if (lTicks <= iCompensate) {
7000c152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000c154:	17da      	asrs	r2, r3, #31
7000c156:	4698      	mov	r8, r3
7000c158:	4691      	mov	r9, r2
7000c15a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c15e:	4590      	cmp	r8, r2
7000c160:	eb79 0303 	sbcs.w	r3, r9, r3
7000c164:	da3e      	bge.n	7000c1e4 <perfc_delay_ms+0xb8>
        return ;
    }

    lTicks -= iCompensate;
7000c166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000c168:	17da      	asrs	r2, r3, #31
7000c16a:	461c      	mov	r4, r3
7000c16c:	4615      	mov	r5, r2
7000c16e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c172:	1b11      	subs	r1, r2, r4
7000c174:	6039      	str	r1, [r7, #0]
7000c176:	eb63 0305 	sbc.w	r3, r3, r5
7000c17a:	607b      	str	r3, [r7, #4]
7000c17c:	e9d7 3400 	ldrd	r3, r4, [r7]
7000c180:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28

    lTicks += get_system_ticks();
7000c184:	f000 f83a 	bl	7000c1fc <get_system_ticks>
7000c188:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c18c:	eb12 0a00 	adds.w	sl, r2, r0
7000c190:	eb43 0b01 	adc.w	fp, r3, r1
7000c194:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
    do {
        int64_t lTimestamp = get_system_ticks();
7000c198:	f000 f830 	bl	7000c1fc <get_system_ticks>
7000c19c:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (lTimestamp >= lTicks) {
7000c1a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
7000c1a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000c1a8:	4290      	cmp	r0, r2
7000c1aa:	eb71 0303 	sbcs.w	r3, r1, r3
7000c1ae:	da1b      	bge.n	7000c1e8 <perfc_delay_ms+0xbc>
            break;
        }
        if (!perfc_delay_ms_user_code_in_loop(
7000c1b0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
7000c1b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
7000c1b8:	1a84      	subs	r4, r0, r2
7000c1ba:	60bc      	str	r4, [r7, #8]
7000c1bc:	eb61 0303 	sbc.w	r3, r1, r3
7000c1c0:	60fb      	str	r3, [r7, #12]
7000c1c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000c1c6:	f000 f857 	bl	7000c278 <perfc_convert_ticks_to_ms>
7000c1ca:	4602      	mov	r2, r0
7000c1cc:	460b      	mov	r3, r1
7000c1ce:	4610      	mov	r0, r2
7000c1d0:	4619      	mov	r1, r3
7000c1d2:	f7ff ff9f 	bl	7000c114 <perfc_delay_ms_user_code_in_loop>
7000c1d6:	4603      	mov	r3, r0
7000c1d8:	f083 0301 	eor.w	r3, r3, #1
7000c1dc:	b2db      	uxtb	r3, r3
7000c1de:	2b00      	cmp	r3, #0
7000c1e0:	d104      	bne.n	7000c1ec <perfc_delay_ms+0xc0>
    do {
7000c1e2:	e7d9      	b.n	7000c198 <perfc_delay_ms+0x6c>
        return ;
7000c1e4:	bf00      	nop
7000c1e6:	e002      	b.n	7000c1ee <perfc_delay_ms+0xc2>
            break;
7000c1e8:	bf00      	nop
7000c1ea:	e000      	b.n	7000c1ee <perfc_delay_ms+0xc2>
                perfc_convert_ticks_to_ms(lTicks - lTimestamp) )) {
            break;
7000c1ec:	bf00      	nop
        }
#if __C_LANGUAGE_EXTENSIONS_PERFC_COROUTINE__
        perfc_coroutine_yield(ptCoroutine);
#endif
    } while(1);
}
7000c1ee:	3730      	adds	r7, #48	@ 0x30
7000c1f0:	46bd      	mov	sp, r7
7000c1f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000c1f6:	bf00      	nop
7000c1f8:	24000d98 	.word	0x24000d98

7000c1fc <get_system_ticks>:

__attribute__((noinline))
int64_t get_system_ticks(void)
{
7000c1fc:	b5b0      	push	{r4, r5, r7, lr}
7000c1fe:	b084      	sub	sp, #16
7000c200:	af00      	add	r7, sp, #0
    int64_t lTemp = 0;
7000c202:	f04f 0200 	mov.w	r2, #0
7000c206:	f04f 0300 	mov.w	r3, #0
7000c20a:	e9c7 2302 	strd	r2, r3, [r7, #8]

    __PERFC_SAFE {
7000c20e:	f7ff fd46 	bl	7000bc9e <perfc_port_mask_systimer_interrupt>
7000c212:	6038      	str	r0, [r7, #0]
7000c214:	2300      	movs	r3, #0
7000c216:	607b      	str	r3, [r7, #4]
7000c218:	e020      	b.n	7000c25c <get_system_ticks+0x60>
        lTemp = check_systick() + PERFC.Ticks.lTimestampBase;
7000c21a:	f7ff fec9 	bl	7000bfb0 <check_systick>
7000c21e:	4b15      	ldr	r3, [pc, #84]	@ (7000c274 <get_system_ticks+0x78>)
7000c220:	e9d3 2300 	ldrd	r2, r3, [r3]
7000c224:	1884      	adds	r4, r0, r2
7000c226:	eb41 0503 	adc.w	r5, r1, r3
7000c22a:	e9c7 4502 	strd	r4, r5, [r7, #8]
         * we use the following code to avoid time-rolling-back issue.
         * 
         * NOTE: the issue mentioned above doesn't accumulate or have long-lasting
         *       effects.
         */
        if (lTemp < PERFC.Ticks.lOldTimestamp) {
7000c22e:	4b11      	ldr	r3, [pc, #68]	@ (7000c274 <get_system_ticks+0x78>)
7000c230:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
7000c234:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000c238:	4290      	cmp	r0, r2
7000c23a:	eb71 0303 	sbcs.w	r3, r1, r3
7000c23e:	da05      	bge.n	7000c24c <get_system_ticks+0x50>
            lTemp = PERFC.Ticks.lOldTimestamp;
7000c240:	4b0c      	ldr	r3, [pc, #48]	@ (7000c274 <get_system_ticks+0x78>)
7000c242:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
7000c246:	e9c7 2302 	strd	r2, r3, [r7, #8]
7000c24a:	e004      	b.n	7000c256 <get_system_ticks+0x5a>
        } else {
            PERFC.Ticks.lOldTimestamp = lTemp;
7000c24c:	4909      	ldr	r1, [pc, #36]	@ (7000c274 <get_system_ticks+0x78>)
7000c24e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
7000c252:	e9c1 2302 	strd	r2, r3, [r1, #8]
    __PERFC_SAFE {
7000c256:	6838      	ldr	r0, [r7, #0]
7000c258:	f7ff fd32 	bl	7000bcc0 <perfc_port_resume_systimer_interrupt>
7000c25c:	687b      	ldr	r3, [r7, #4]
7000c25e:	1d1a      	adds	r2, r3, #4
7000c260:	607a      	str	r2, [r7, #4]
7000c262:	2b00      	cmp	r3, #0
7000c264:	d0d9      	beq.n	7000c21a <get_system_ticks+0x1e>
        }
    }

    return lTemp;
7000c266:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000c26a:	4610      	mov	r0, r2
7000c26c:	4619      	mov	r1, r3
7000c26e:	3710      	adds	r7, #16
7000c270:	46bd      	mov	sp, r7
7000c272:	bdb0      	pop	{r4, r5, r7, pc}
7000c274:	24000d78 	.word	0x24000d78

7000c278 <perfc_convert_ticks_to_ms>:
{
    return get_system_ticks();
}

int64_t perfc_convert_ticks_to_ms(int64_t lTick)
{
7000c278:	b580      	push	{r7, lr}
7000c27a:	b082      	sub	sp, #8
7000c27c:	af00      	add	r7, sp, #0
7000c27e:	e9c7 0100 	strd	r0, r1, [r7]
    return lTick / (int64_t)PERFC.MS.wUnit;
7000c282:	4908      	ldr	r1, [pc, #32]	@ (7000c2a4 <perfc_convert_ticks_to_ms+0x2c>)
7000c284:	6949      	ldr	r1, [r1, #20]
7000c286:	2000      	movs	r0, #0
7000c288:	460a      	mov	r2, r1
7000c28a:	4603      	mov	r3, r0
7000c28c:	e9d7 0100 	ldrd	r0, r1, [r7]
7000c290:	f7f4 fa42 	bl	70000718 <__aeabi_ldivmod>
7000c294:	4602      	mov	r2, r0
7000c296:	460b      	mov	r3, r1
}
7000c298:	4610      	mov	r0, r2
7000c29a:	4619      	mov	r1, r3
7000c29c:	3708      	adds	r7, #8
7000c29e:	46bd      	mov	sp, r7
7000c2a0:	bd80      	pop	{r7, pc}
7000c2a2:	bf00      	nop
7000c2a4:	24000d78 	.word	0x24000d78

7000c2a8 <perfc_convert_ms_to_ticks>:

int64_t perfc_convert_ms_to_ticks(uint32_t wMS)
{
7000c2a8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
7000c2ac:	b083      	sub	sp, #12
7000c2ae:	af00      	add	r7, sp, #0
7000c2b0:	6078      	str	r0, [r7, #4]
    return (int64_t)PERFC.MS.wUnit * (int64_t)wMS;
7000c2b2:	490c      	ldr	r1, [pc, #48]	@ (7000c2e4 <perfc_convert_ms_to_ticks+0x3c>)
7000c2b4:	6949      	ldr	r1, [r1, #20]
7000c2b6:	2000      	movs	r0, #0
7000c2b8:	4688      	mov	r8, r1
7000c2ba:	4681      	mov	r9, r0
7000c2bc:	6879      	ldr	r1, [r7, #4]
7000c2be:	2000      	movs	r0, #0
7000c2c0:	460c      	mov	r4, r1
7000c2c2:	4605      	mov	r5, r0
7000c2c4:	fb04 f009 	mul.w	r0, r4, r9
7000c2c8:	fb08 f105 	mul.w	r1, r8, r5
7000c2cc:	4401      	add	r1, r0
7000c2ce:	fba8 2304 	umull	r2, r3, r8, r4
7000c2d2:	4419      	add	r1, r3
7000c2d4:	460b      	mov	r3, r1
}
7000c2d6:	4610      	mov	r0, r2
7000c2d8:	4619      	mov	r1, r3
7000c2da:	370c      	adds	r7, #12
7000c2dc:	46bd      	mov	sp, r7
7000c2de:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
7000c2e2:	4770      	bx	lr
7000c2e4:	24000d78 	.word	0x24000d78

7000c2e8 <perfc_convert_ticks_to_us>:


int64_t perfc_convert_ticks_to_us(int64_t lTick)
{
7000c2e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
7000c2ec:	b084      	sub	sp, #16
7000c2ee:	af00      	add	r7, sp, #0
7000c2f0:	e9c7 0100 	strd	r0, r1, [r7]
    int64_t lResult;
    
    if (PERFC.bLessThan1MHz) {
7000c2f4:	491f      	ldr	r1, [pc, #124]	@ (7000c374 <perfc_convert_ticks_to_us+0x8c>)
7000c2f6:	7e49      	ldrb	r1, [r1, #25]
7000c2f8:	b2c9      	uxtb	r1, r1
7000c2fa:	2900      	cmp	r1, #0
7000c2fc:	d01b      	beq.n	7000c336 <perfc_convert_ticks_to_us+0x4e>
        lResult = Q16_TO_INT(lTick * PERFC.US.q16Unit);
7000c2fe:	491d      	ldr	r1, [pc, #116]	@ (7000c374 <perfc_convert_ticks_to_us+0x8c>)
7000c300:	6909      	ldr	r1, [r1, #16]
7000c302:	17c8      	asrs	r0, r1, #31
7000c304:	460c      	mov	r4, r1
7000c306:	4605      	mov	r5, r0
7000c308:	6839      	ldr	r1, [r7, #0]
7000c30a:	fb05 f001 	mul.w	r0, r5, r1
7000c30e:	6879      	ldr	r1, [r7, #4]
7000c310:	fb04 f101 	mul.w	r1, r4, r1
7000c314:	4401      	add	r1, r0
7000c316:	6838      	ldr	r0, [r7, #0]
7000c318:	fba0 2304 	umull	r2, r3, r0, r4
7000c31c:	4419      	add	r1, r3
7000c31e:	460b      	mov	r3, r1
7000c320:	f04f 0000 	mov.w	r0, #0
7000c324:	f04f 0100 	mov.w	r1, #0
7000c328:	0c10      	lsrs	r0, r2, #16
7000c32a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
7000c32e:	1419      	asrs	r1, r3, #16
7000c330:	e9c7 0102 	strd	r0, r1, [r7, #8]
7000c334:	e016      	b.n	7000c364 <perfc_convert_ticks_to_us+0x7c>
    } else {
    #if defined(__PERFC_NO_Q16__)
        lResult = lTick / (int64_t)PERFC.US.wUnit
    #else
        lResult = INT_TO_Q16(lTick) / PERFC.US.q16Unit;
7000c336:	e9d7 2300 	ldrd	r2, r3, [r7]
7000c33a:	f04f 0000 	mov.w	r0, #0
7000c33e:	f04f 0100 	mov.w	r1, #0
7000c342:	0419      	lsls	r1, r3, #16
7000c344:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
7000c348:	0410      	lsls	r0, r2, #16
7000c34a:	4b0a      	ldr	r3, [pc, #40]	@ (7000c374 <perfc_convert_ticks_to_us+0x8c>)
7000c34c:	691b      	ldr	r3, [r3, #16]
7000c34e:	17da      	asrs	r2, r3, #31
7000c350:	4698      	mov	r8, r3
7000c352:	4691      	mov	r9, r2
7000c354:	4642      	mov	r2, r8
7000c356:	464b      	mov	r3, r9
7000c358:	f7f4 f9de 	bl	70000718 <__aeabi_ldivmod>
7000c35c:	4602      	mov	r2, r0
7000c35e:	460b      	mov	r3, r1
7000c360:	e9c7 2302 	strd	r2, r3, [r7, #8]
    #endif
    }
    
    return lResult;
7000c364:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000c368:	4610      	mov	r0, r2
7000c36a:	4619      	mov	r1, r3
7000c36c:	3710      	adds	r7, #16
7000c36e:	46bd      	mov	sp, r7
7000c370:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
7000c374:	24000d78 	.word	0x24000d78

7000c378 <perfc_convert_us_to_ticks>:

int64_t perfc_convert_us_to_ticks(uint32_t wUS)
{
7000c378:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
7000c37c:	b085      	sub	sp, #20
7000c37e:	af00      	add	r7, sp, #0
7000c380:	6078      	str	r0, [r7, #4]
    int64_t lResult;
    
    if (PERFC.bLessThan1MHz) {
7000c382:	491b      	ldr	r1, [pc, #108]	@ (7000c3f0 <perfc_convert_us_to_ticks+0x78>)
7000c384:	7e49      	ldrb	r1, [r1, #25]
7000c386:	b2c9      	uxtb	r1, r1
7000c388:	2900      	cmp	r1, #0
7000c38a:	d00b      	beq.n	7000c3a4 <perfc_convert_us_to_ticks+0x2c>
        lResult = INT_TO_Q16(wUS) / PERFC.US.q16Unit;
7000c38c:	687b      	ldr	r3, [r7, #4]
7000c38e:	041b      	lsls	r3, r3, #16
7000c390:	4a17      	ldr	r2, [pc, #92]	@ (7000c3f0 <perfc_convert_us_to_ticks+0x78>)
7000c392:	6912      	ldr	r2, [r2, #16]
7000c394:	fbb3 f3f2 	udiv	r3, r3, r2
7000c398:	2200      	movs	r2, #0
7000c39a:	469a      	mov	sl, r3
7000c39c:	4693      	mov	fp, r2
7000c39e:	e9c7 ab02 	strd	sl, fp, [r7, #8]
7000c3a2:	e01b      	b.n	7000c3dc <perfc_convert_us_to_ticks+0x64>
        
    } else {
    #if defined(__PERFC_NO_Q16__)
        lResult = (int64_t)PERFC.US.wUnit * (int64_t)wUS;
    #else
        lResult = Q16_TO_INT((int64_t)wUS * (int64_t)PERFC.US.q16Unit);
7000c3a4:	6879      	ldr	r1, [r7, #4]
7000c3a6:	2000      	movs	r0, #0
7000c3a8:	4688      	mov	r8, r1
7000c3aa:	4681      	mov	r9, r0
7000c3ac:	4910      	ldr	r1, [pc, #64]	@ (7000c3f0 <perfc_convert_us_to_ticks+0x78>)
7000c3ae:	6909      	ldr	r1, [r1, #16]
7000c3b0:	17c8      	asrs	r0, r1, #31
7000c3b2:	460c      	mov	r4, r1
7000c3b4:	4605      	mov	r5, r0
7000c3b6:	fb04 f009 	mul.w	r0, r4, r9
7000c3ba:	fb08 f105 	mul.w	r1, r8, r5
7000c3be:	4401      	add	r1, r0
7000c3c0:	fba8 2304 	umull	r2, r3, r8, r4
7000c3c4:	4419      	add	r1, r3
7000c3c6:	460b      	mov	r3, r1
7000c3c8:	f04f 0000 	mov.w	r0, #0
7000c3cc:	f04f 0100 	mov.w	r1, #0
7000c3d0:	0c10      	lsrs	r0, r2, #16
7000c3d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
7000c3d6:	1419      	asrs	r1, r3, #16
7000c3d8:	e9c7 0102 	strd	r0, r1, [r7, #8]
    #endif
    }
    return lResult;
7000c3dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000c3e0:	4610      	mov	r0, r2
7000c3e2:	4619      	mov	r1, r3
7000c3e4:	3714      	adds	r7, #20
7000c3e6:	46bd      	mov	sp, r7
7000c3e8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
7000c3ec:	4770      	bx	lr
7000c3ee:	bf00      	nop
7000c3f0:	24000d78 	.word	0x24000d78

7000c3f4 <perfc_stack_fill>:
}

#else
__attribute__((noinline))
bool perfc_stack_fill(uintptr_t nSP, uintptr_t nStackLimit)
{
7000c3f4:	b480      	push	{r7}
7000c3f6:	b085      	sub	sp, #20
7000c3f8:	af00      	add	r7, sp, #0
7000c3fa:	6078      	str	r0, [r7, #4]
7000c3fc:	6039      	str	r1, [r7, #0]
    /* force 8bytes alignment */
    nSP &= (~((uintptr_t)0x07));
7000c3fe:	687b      	ldr	r3, [r7, #4]
7000c400:	f023 0307 	bic.w	r3, r3, #7
7000c404:	607b      	str	r3, [r7, #4]
    nStackLimit = (nStackLimit + 7) & (~((uintptr_t)0x07));
7000c406:	683b      	ldr	r3, [r7, #0]
7000c408:	3307      	adds	r3, #7
7000c40a:	f023 0307 	bic.w	r3, r3, #7
7000c40e:	603b      	str	r3, [r7, #0]
    
    /* We don't know whether the location pointed by SP is used or not, it's 
     * safe to ignore it
     */
    nSP -= 8;
7000c410:	687b      	ldr	r3, [r7, #4]
7000c412:	3b08      	subs	r3, #8
7000c414:	607b      	str	r3, [r7, #4]

    if (nSP < nStackLimit) {
7000c416:	687a      	ldr	r2, [r7, #4]
7000c418:	683b      	ldr	r3, [r7, #0]
7000c41a:	429a      	cmp	r2, r3
7000c41c:	d201      	bcs.n	7000c422 <perfc_stack_fill+0x2e>
        /* stack overflow */
        return false;
7000c41e:	2300      	movs	r3, #0
7000c420:	e00c      	b.n	7000c43c <perfc_stack_fill+0x48>
    }

    uint32_t * pwStackPointer = (uint32_t *) nStackLimit;
7000c422:	683b      	ldr	r3, [r7, #0]
7000c424:	60fb      	str	r3, [r7, #12]
    while((uintptr_t)pwStackPointer < nSP) {
7000c426:	e004      	b.n	7000c432 <perfc_stack_fill+0x3e>
        *pwStackPointer++ = __PERFC_STACK_WATERMARK_U32__;
7000c428:	68fb      	ldr	r3, [r7, #12]
7000c42a:	1d1a      	adds	r2, r3, #4
7000c42c:	60fa      	str	r2, [r7, #12]
7000c42e:	4a06      	ldr	r2, [pc, #24]	@ (7000c448 <perfc_stack_fill+0x54>)
7000c430:	601a      	str	r2, [r3, #0]
    while((uintptr_t)pwStackPointer < nSP) {
7000c432:	68fb      	ldr	r3, [r7, #12]
7000c434:	687a      	ldr	r2, [r7, #4]
7000c436:	429a      	cmp	r2, r3
7000c438:	d8f6      	bhi.n	7000c428 <perfc_stack_fill+0x34>
    }
    
    return true;
7000c43a:	2301      	movs	r3, #1
}
7000c43c:	4618      	mov	r0, r3
7000c43e:	3714      	adds	r7, #20
7000c440:	46bd      	mov	sp, r7
7000c442:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c446:	4770      	bx	lr
7000c448:	deadbeef 	.word	0xdeadbeef

7000c44c <perfc_stack_remain>:

__attribute__((noinline))
size_t perfc_stack_remain(uintptr_t nStackLimit)
{
7000c44c:	b480      	push	{r7}
7000c44e:	b085      	sub	sp, #20
7000c450:	af00      	add	r7, sp, #0
7000c452:	6078      	str	r0, [r7, #4]
    size_t nDWordCount = 0;
7000c454:	2300      	movs	r3, #0
7000c456:	60fb      	str	r3, [r7, #12]

    uint64_t *pdwCanary = (uint64_t *)
            (   ((uintptr_t)(nStackLimit) + 7)
7000c458:	687b      	ldr	r3, [r7, #4]
7000c45a:	3307      	adds	r3, #7
            &   (~((uintptr_t)0x07)));
7000c45c:	f023 0307 	bic.w	r3, r3, #7
    uint64_t *pdwCanary = (uint64_t *)
7000c460:	60bb      	str	r3, [r7, #8]
    
    while(*pdwCanary++ == __PERFC_STACK_WATERMARK_U64__) {
7000c462:	e002      	b.n	7000c46a <perfc_stack_remain+0x1e>
        nDWordCount++;
7000c464:	68fb      	ldr	r3, [r7, #12]
7000c466:	3301      	adds	r3, #1
7000c468:	60fb      	str	r3, [r7, #12]
    while(*pdwCanary++ == __PERFC_STACK_WATERMARK_U64__) {
7000c46a:	68bb      	ldr	r3, [r7, #8]
7000c46c:	f103 0208 	add.w	r2, r3, #8
7000c470:	60ba      	str	r2, [r7, #8]
7000c472:	e9d3 2300 	ldrd	r2, r3, [r3]
7000c476:	4807      	ldr	r0, [pc, #28]	@ (7000c494 <perfc_stack_remain+0x48>)
7000c478:	4906      	ldr	r1, [pc, #24]	@ (7000c494 <perfc_stack_remain+0x48>)
7000c47a:	428b      	cmp	r3, r1
7000c47c:	bf08      	it	eq
7000c47e:	4282      	cmpeq	r2, r0
7000c480:	d0f0      	beq.n	7000c464 <perfc_stack_remain+0x18>
    }

    return nDWordCount * sizeof(uint64_t);
7000c482:	68fb      	ldr	r3, [r7, #12]
7000c484:	00db      	lsls	r3, r3, #3
}
7000c486:	4618      	mov	r0, r3
7000c488:	3714      	adds	r7, #20
7000c48a:	46bd      	mov	sp, r7
7000c48c:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c490:	4770      	bx	lr
7000c492:	bf00      	nop
7000c494:	deadbeef 	.word	0xdeadbeef

7000c498 <perfc_port_mask_systimer_interrupt>:
{
7000c498:	b480      	push	{r7}
7000c49a:	b083      	sub	sp, #12
7000c49c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000c49e:	f3ef 8310 	mrs	r3, PRIMASK
7000c4a2:	603b      	str	r3, [r7, #0]
  return(result);
7000c4a4:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000c4a6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000c4a8:	b672      	cpsid	i
}
7000c4aa:	bf00      	nop
    return tStatus;
7000c4ac:	687b      	ldr	r3, [r7, #4]
}
7000c4ae:	4618      	mov	r0, r3
7000c4b0:	370c      	adds	r7, #12
7000c4b2:	46bd      	mov	sp, r7
7000c4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c4b8:	4770      	bx	lr

7000c4ba <perfc_port_resume_systimer_interrupt>:
{
7000c4ba:	b480      	push	{r7}
7000c4bc:	b085      	sub	sp, #20
7000c4be:	af00      	add	r7, sp, #0
7000c4c0:	6078      	str	r0, [r7, #4]
7000c4c2:	687b      	ldr	r3, [r7, #4]
7000c4c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000c4c6:	68fb      	ldr	r3, [r7, #12]
7000c4c8:	f383 8810 	msr	PRIMASK, r3
}
7000c4cc:	bf00      	nop
}
7000c4ce:	bf00      	nop
7000c4d0:	3714      	adds	r7, #20
7000c4d2:	46bd      	mov	sp, r7
7000c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c4d8:	4770      	bx	lr
	...

7000c4dc <perfc_port_init_system_timer>:

#if !__PERFC_CFG_DISABLE_DEFAULT_SYSTICK_PORTING__
__WEAK
__attribute__((noinline))
bool perfc_port_init_system_timer(bool bTimerOccupied)
{
7000c4dc:	b580      	push	{r7, lr}
7000c4de:	b084      	sub	sp, #16
7000c4e0:	af00      	add	r7, sp, #0
7000c4e2:	4603      	mov	r3, r0
7000c4e4:	71fb      	strb	r3, [r7, #7]
    do {
        if (bTimerOccupied) {
7000c4e6:	79fb      	ldrb	r3, [r7, #7]
7000c4e8:	2b00      	cmp	r3, #0
7000c4ea:	d123      	bne.n	7000c534 <perfc_port_init_system_timer+0x58>
            break;
        }

        __PERFC_SAFE {
7000c4ec:	f7ff ffd4 	bl	7000c498 <perfc_port_mask_systimer_interrupt>
7000c4f0:	60b8      	str	r0, [r7, #8]
7000c4f2:	2300      	movs	r3, #0
7000c4f4:	60fb      	str	r3, [r7, #12]
7000c4f6:	e017      	b.n	7000c528 <perfc_port_init_system_timer+0x4c>
            SysTick->CTRL  = 0;
7000c4f8:	4b11      	ldr	r3, [pc, #68]	@ (7000c540 <perfc_port_init_system_timer+0x64>)
7000c4fa:	2200      	movs	r2, #0
7000c4fc:	601a      	str	r2, [r3, #0]
            SysTick->LOAD  = SysTick_LOAD_RELOAD_Msk;                               /* set reload register */
7000c4fe:	4b10      	ldr	r3, [pc, #64]	@ (7000c540 <perfc_port_init_system_timer+0x64>)
7000c500:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
7000c504:	605a      	str	r2, [r3, #4]
            SCB->SHPR[11]  = __PERFC_SYSTIMER_PRIORITY__;                           /* set priority */
7000c506:	4b0f      	ldr	r3, [pc, #60]	@ (7000c544 <perfc_port_init_system_timer+0x68>)
7000c508:	2200      	movs	r2, #0
7000c50a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            SysTick->VAL   = 0UL;                                                   /* Load the SysTick Counter Value */
7000c50e:	4b0c      	ldr	r3, [pc, #48]	@ (7000c540 <perfc_port_init_system_timer+0x64>)
7000c510:	2200      	movs	r2, #0
7000c512:	609a      	str	r2, [r3, #8]
            SysTick->CTRL  =   SysTick_CTRL_CLKSOURCE_Msk |
7000c514:	4b0a      	ldr	r3, [pc, #40]	@ (7000c540 <perfc_port_init_system_timer+0x64>)
7000c516:	2207      	movs	r2, #7
7000c518:	601a      	str	r2, [r3, #0]
                               SysTick_CTRL_TICKINT_Msk   |
                               SysTick_CTRL_ENABLE_Msk;                             /* Enable SysTick IRQ and SysTick Timer */
            SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
7000c51a:	4b0a      	ldr	r3, [pc, #40]	@ (7000c544 <perfc_port_init_system_timer+0x68>)
7000c51c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
7000c520:	605a      	str	r2, [r3, #4]
        __PERFC_SAFE {
7000c522:	68b8      	ldr	r0, [r7, #8]
7000c524:	f7ff ffc9 	bl	7000c4ba <perfc_port_resume_systimer_interrupt>
7000c528:	68fb      	ldr	r3, [r7, #12]
7000c52a:	1d1a      	adds	r2, r3, #4
7000c52c:	60fa      	str	r2, [r7, #12]
7000c52e:	2b00      	cmp	r3, #0
7000c530:	d0e2      	beq.n	7000c4f8 <perfc_port_init_system_timer+0x1c>
7000c532:	e000      	b.n	7000c536 <perfc_port_init_system_timer+0x5a>
            break;
7000c534:	bf00      	nop
        }
    } while(0);
    
    return true;
7000c536:	2301      	movs	r3, #1
}
7000c538:	4618      	mov	r0, r3
7000c53a:	3710      	adds	r7, #16
7000c53c:	46bd      	mov	sp, r7
7000c53e:	bd80      	pop	{r7, pc}
7000c540:	e000e010 	.word	0xe000e010
7000c544:	e000ed00 	.word	0xe000ed00

7000c548 <perfc_port_get_system_timer_freq>:

__WEAK
__attribute__((noinline))
uint32_t perfc_port_get_system_timer_freq(void)
{
7000c548:	b480      	push	{r7}
7000c54a:	af00      	add	r7, sp, #0
    return SystemCoreClock;
7000c54c:	4b03      	ldr	r3, [pc, #12]	@ (7000c55c <perfc_port_get_system_timer_freq+0x14>)
7000c54e:	681b      	ldr	r3, [r3, #0]
}
7000c550:	4618      	mov	r0, r3
7000c552:	46bd      	mov	sp, r7
7000c554:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c558:	4770      	bx	lr
7000c55a:	bf00      	nop
7000c55c:	24000000 	.word	0x24000000

7000c560 <perfc_port_is_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
bool perfc_port_is_system_timer_ovf_pending(void)
{
7000c560:	b480      	push	{r7}
7000c562:	af00      	add	r7, sp, #0
    return SCB->ICSR & SCB_ICSR_PENDSTSET_Msk;
7000c564:	4b06      	ldr	r3, [pc, #24]	@ (7000c580 <perfc_port_is_system_timer_ovf_pending+0x20>)
7000c566:	685b      	ldr	r3, [r3, #4]
7000c568:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000c56c:	2b00      	cmp	r3, #0
7000c56e:	bf14      	ite	ne
7000c570:	2301      	movne	r3, #1
7000c572:	2300      	moveq	r3, #0
7000c574:	b2db      	uxtb	r3, r3
}
7000c576:	4618      	mov	r0, r3
7000c578:	46bd      	mov	sp, r7
7000c57a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c57e:	4770      	bx	lr
7000c580:	e000ed00 	.word	0xe000ed00

7000c584 <perfc_port_get_system_timer_top>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_top(void)
{
7000c584:	b480      	push	{r7}
7000c586:	af00      	add	r7, sp, #0
    return SysTick->LOAD;
7000c588:	4b06      	ldr	r3, [pc, #24]	@ (7000c5a4 <perfc_port_get_system_timer_top+0x20>)
7000c58a:	685b      	ldr	r3, [r3, #4]
7000c58c:	2200      	movs	r2, #0
7000c58e:	4618      	mov	r0, r3
7000c590:	4611      	mov	r1, r2
7000c592:	4602      	mov	r2, r0
7000c594:	460b      	mov	r3, r1
}
7000c596:	4610      	mov	r0, r2
7000c598:	4619      	mov	r1, r3
7000c59a:	46bd      	mov	sp, r7
7000c59c:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c5a0:	4770      	bx	lr
7000c5a2:	bf00      	nop
7000c5a4:	e000e010 	.word	0xe000e010

7000c5a8 <perfc_port_get_system_timer_elapsed>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_elapsed(void)
{
7000c5a8:	b4f0      	push	{r4, r5, r6, r7}
7000c5aa:	af00      	add	r7, sp, #0
    return (int64_t)SysTick->LOAD - (uint32_t)SysTick->VAL;
7000c5ac:	4e0a      	ldr	r6, [pc, #40]	@ (7000c5d8 <perfc_port_get_system_timer_elapsed+0x30>)
7000c5ae:	6876      	ldr	r6, [r6, #4]
7000c5b0:	f04f 0c00 	mov.w	ip, #0
7000c5b4:	4630      	mov	r0, r6
7000c5b6:	4661      	mov	r1, ip
7000c5b8:	4e07      	ldr	r6, [pc, #28]	@ (7000c5d8 <perfc_port_get_system_timer_elapsed+0x30>)
7000c5ba:	68b6      	ldr	r6, [r6, #8]
7000c5bc:	f04f 0c00 	mov.w	ip, #0
7000c5c0:	4632      	mov	r2, r6
7000c5c2:	4663      	mov	r3, ip
7000c5c4:	1a84      	subs	r4, r0, r2
7000c5c6:	eb61 0503 	sbc.w	r5, r1, r3
7000c5ca:	4622      	mov	r2, r4
7000c5cc:	462b      	mov	r3, r5
}
7000c5ce:	4610      	mov	r0, r2
7000c5d0:	4619      	mov	r1, r3
7000c5d2:	46bd      	mov	sp, r7
7000c5d4:	bcf0      	pop	{r4, r5, r6, r7}
7000c5d6:	4770      	bx	lr
7000c5d8:	e000e010 	.word	0xe000e010

7000c5dc <perfc_port_clear_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
void perfc_port_clear_system_timer_ovf_pending(void)
{
7000c5dc:	b480      	push	{r7}
7000c5de:	af00      	add	r7, sp, #0
    SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
7000c5e0:	4b04      	ldr	r3, [pc, #16]	@ (7000c5f4 <perfc_port_clear_system_timer_ovf_pending+0x18>)
7000c5e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
7000c5e6:	605a      	str	r2, [r3, #4]
}
7000c5e8:	bf00      	nop
7000c5ea:	46bd      	mov	sp, r7
7000c5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c5f0:	4770      	bx	lr
7000c5f2:	bf00      	nop
7000c5f4:	e000ed00 	.word	0xe000ed00

7000c5f8 <__perfc_port_get_sp>:
    mov r0, sp
    bx lr
}
#else
uintptr_t __perfc_port_get_sp(void)
{
7000c5f8:	b480      	push	{r7}
7000c5fa:	b083      	sub	sp, #12
7000c5fc:	af00      	add	r7, sp, #0
    uintptr_t result;

    __ASM volatile ("mov %0, sp" : "=r" (result) );
7000c5fe:	466b      	mov	r3, sp
7000c600:	607b      	str	r3, [r7, #4]
    return (result);
7000c602:	687b      	ldr	r3, [r7, #4]
}
7000c604:	4618      	mov	r0, r3
7000c606:	370c      	adds	r7, #12
7000c608:	46bd      	mov	sp, r7
7000c60a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000c60e:	4770      	bx	lr

7000c610 <__sflush_r>:
7000c610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000c614:	4605      	mov	r5, r0
7000c616:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
7000c61a:	0706      	lsls	r6, r0, #28
7000c61c:	460c      	mov	r4, r1
7000c61e:	d457      	bmi.n	7000c6d0 <__sflush_r+0xc0>
7000c620:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
7000c624:	818b      	strh	r3, [r1, #12]
7000c626:	684b      	ldr	r3, [r1, #4]
7000c628:	2b00      	cmp	r3, #0
7000c62a:	dc02      	bgt.n	7000c632 <__sflush_r+0x22>
7000c62c:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
7000c62e:	2b00      	cmp	r3, #0
7000c630:	dd4c      	ble.n	7000c6cc <__sflush_r+0xbc>
7000c632:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
7000c634:	2e00      	cmp	r6, #0
7000c636:	d049      	beq.n	7000c6cc <__sflush_r+0xbc>
7000c638:	2300      	movs	r3, #0
7000c63a:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
7000c63e:	682f      	ldr	r7, [r5, #0]
7000c640:	69e1      	ldr	r1, [r4, #28]
7000c642:	602b      	str	r3, [r5, #0]
7000c644:	d034      	beq.n	7000c6b0 <__sflush_r+0xa0>
7000c646:	6d22      	ldr	r2, [r4, #80]	@ 0x50
7000c648:	89a3      	ldrh	r3, [r4, #12]
7000c64a:	0759      	lsls	r1, r3, #29
7000c64c:	d505      	bpl.n	7000c65a <__sflush_r+0x4a>
7000c64e:	6863      	ldr	r3, [r4, #4]
7000c650:	1ad2      	subs	r2, r2, r3
7000c652:	6b23      	ldr	r3, [r4, #48]	@ 0x30
7000c654:	b10b      	cbz	r3, 7000c65a <__sflush_r+0x4a>
7000c656:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
7000c658:	1ad2      	subs	r2, r2, r3
7000c65a:	2300      	movs	r3, #0
7000c65c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
7000c65e:	69e1      	ldr	r1, [r4, #28]
7000c660:	4628      	mov	r0, r5
7000c662:	47b0      	blx	r6
7000c664:	1c43      	adds	r3, r0, #1
7000c666:	d106      	bne.n	7000c676 <__sflush_r+0x66>
7000c668:	682a      	ldr	r2, [r5, #0]
7000c66a:	2a1d      	cmp	r2, #29
7000c66c:	d848      	bhi.n	7000c700 <__sflush_r+0xf0>
7000c66e:	4b2b      	ldr	r3, [pc, #172]	@ (7000c71c <__sflush_r+0x10c>)
7000c670:	40d3      	lsrs	r3, r2
7000c672:	07de      	lsls	r6, r3, #31
7000c674:	d544      	bpl.n	7000c700 <__sflush_r+0xf0>
7000c676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000c67a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
7000c67e:	81a2      	strh	r2, [r4, #12]
7000c680:	2200      	movs	r2, #0
7000c682:	6062      	str	r2, [r4, #4]
7000c684:	04d9      	lsls	r1, r3, #19
7000c686:	6922      	ldr	r2, [r4, #16]
7000c688:	6022      	str	r2, [r4, #0]
7000c68a:	d504      	bpl.n	7000c696 <__sflush_r+0x86>
7000c68c:	1c42      	adds	r2, r0, #1
7000c68e:	d101      	bne.n	7000c694 <__sflush_r+0x84>
7000c690:	682b      	ldr	r3, [r5, #0]
7000c692:	b903      	cbnz	r3, 7000c696 <__sflush_r+0x86>
7000c694:	6520      	str	r0, [r4, #80]	@ 0x50
7000c696:	6b21      	ldr	r1, [r4, #48]	@ 0x30
7000c698:	602f      	str	r7, [r5, #0]
7000c69a:	b1b9      	cbz	r1, 7000c6cc <__sflush_r+0xbc>
7000c69c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
7000c6a0:	4299      	cmp	r1, r3
7000c6a2:	d002      	beq.n	7000c6aa <__sflush_r+0x9a>
7000c6a4:	4628      	mov	r0, r5
7000c6a6:	f000 fac1 	bl	7000cc2c <_free_r>
7000c6aa:	2300      	movs	r3, #0
7000c6ac:	6323      	str	r3, [r4, #48]	@ 0x30
7000c6ae:	e00d      	b.n	7000c6cc <__sflush_r+0xbc>
7000c6b0:	2301      	movs	r3, #1
7000c6b2:	4628      	mov	r0, r5
7000c6b4:	47b0      	blx	r6
7000c6b6:	4602      	mov	r2, r0
7000c6b8:	1c50      	adds	r0, r2, #1
7000c6ba:	d1c5      	bne.n	7000c648 <__sflush_r+0x38>
7000c6bc:	682b      	ldr	r3, [r5, #0]
7000c6be:	2b00      	cmp	r3, #0
7000c6c0:	d0c2      	beq.n	7000c648 <__sflush_r+0x38>
7000c6c2:	2b1d      	cmp	r3, #29
7000c6c4:	d001      	beq.n	7000c6ca <__sflush_r+0xba>
7000c6c6:	2b16      	cmp	r3, #22
7000c6c8:	d11a      	bne.n	7000c700 <__sflush_r+0xf0>
7000c6ca:	602f      	str	r7, [r5, #0]
7000c6cc:	2000      	movs	r0, #0
7000c6ce:	e01e      	b.n	7000c70e <__sflush_r+0xfe>
7000c6d0:	690f      	ldr	r7, [r1, #16]
7000c6d2:	2f00      	cmp	r7, #0
7000c6d4:	d0fa      	beq.n	7000c6cc <__sflush_r+0xbc>
7000c6d6:	0783      	lsls	r3, r0, #30
7000c6d8:	680e      	ldr	r6, [r1, #0]
7000c6da:	bf08      	it	eq
7000c6dc:	694b      	ldreq	r3, [r1, #20]
7000c6de:	600f      	str	r7, [r1, #0]
7000c6e0:	bf18      	it	ne
7000c6e2:	2300      	movne	r3, #0
7000c6e4:	eba6 0807 	sub.w	r8, r6, r7
7000c6e8:	608b      	str	r3, [r1, #8]
7000c6ea:	f1b8 0f00 	cmp.w	r8, #0
7000c6ee:	dded      	ble.n	7000c6cc <__sflush_r+0xbc>
7000c6f0:	69e1      	ldr	r1, [r4, #28]
7000c6f2:	6a66      	ldr	r6, [r4, #36]	@ 0x24
7000c6f4:	4643      	mov	r3, r8
7000c6f6:	463a      	mov	r2, r7
7000c6f8:	4628      	mov	r0, r5
7000c6fa:	47b0      	blx	r6
7000c6fc:	2800      	cmp	r0, #0
7000c6fe:	dc08      	bgt.n	7000c712 <__sflush_r+0x102>
7000c700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000c704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000c708:	81a3      	strh	r3, [r4, #12]
7000c70a:	f04f 30ff 	mov.w	r0, #4294967295
7000c70e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
7000c712:	4407      	add	r7, r0
7000c714:	eba8 0800 	sub.w	r8, r8, r0
7000c718:	e7e7      	b.n	7000c6ea <__sflush_r+0xda>
7000c71a:	bf00      	nop
7000c71c:	20400001 	.word	0x20400001

7000c720 <_fflush_r>:
7000c720:	b538      	push	{r3, r4, r5, lr}
7000c722:	460c      	mov	r4, r1
7000c724:	4605      	mov	r5, r0
7000c726:	b118      	cbz	r0, 7000c730 <_fflush_r+0x10>
7000c728:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000c72a:	b90b      	cbnz	r3, 7000c730 <_fflush_r+0x10>
7000c72c:	f000 f8be 	bl	7000c8ac <__sinit>
7000c730:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
7000c734:	b1b8      	cbz	r0, 7000c766 <_fflush_r+0x46>
7000c736:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000c738:	07db      	lsls	r3, r3, #31
7000c73a:	d404      	bmi.n	7000c746 <_fflush_r+0x26>
7000c73c:	0581      	lsls	r1, r0, #22
7000c73e:	d402      	bmi.n	7000c746 <_fflush_r+0x26>
7000c740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000c742:	f000 fa0b 	bl	7000cb5c <__retarget_lock_acquire_recursive>
7000c746:	4628      	mov	r0, r5
7000c748:	4621      	mov	r1, r4
7000c74a:	f7ff ff61 	bl	7000c610 <__sflush_r>
7000c74e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000c750:	07da      	lsls	r2, r3, #31
7000c752:	4605      	mov	r5, r0
7000c754:	d405      	bmi.n	7000c762 <_fflush_r+0x42>
7000c756:	89a3      	ldrh	r3, [r4, #12]
7000c758:	059b      	lsls	r3, r3, #22
7000c75a:	d402      	bmi.n	7000c762 <_fflush_r+0x42>
7000c75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000c75e:	f000 f9fe 	bl	7000cb5e <__retarget_lock_release_recursive>
7000c762:	4628      	mov	r0, r5
7000c764:	bd38      	pop	{r3, r4, r5, pc}
7000c766:	4605      	mov	r5, r0
7000c768:	e7fb      	b.n	7000c762 <_fflush_r+0x42>
	...

7000c76c <fflush>:
7000c76c:	4601      	mov	r1, r0
7000c76e:	b920      	cbnz	r0, 7000c77a <fflush+0xe>
7000c770:	4a04      	ldr	r2, [pc, #16]	@ (7000c784 <fflush+0x18>)
7000c772:	4905      	ldr	r1, [pc, #20]	@ (7000c788 <fflush+0x1c>)
7000c774:	4805      	ldr	r0, [pc, #20]	@ (7000c78c <fflush+0x20>)
7000c776:	f000 b8b1 	b.w	7000c8dc <_fwalk_sglue>
7000c77a:	4b05      	ldr	r3, [pc, #20]	@ (7000c790 <fflush+0x24>)
7000c77c:	6818      	ldr	r0, [r3, #0]
7000c77e:	f7ff bfcf 	b.w	7000c720 <_fflush_r>
7000c782:	bf00      	nop
7000c784:	240000a0 	.word	0x240000a0
7000c788:	7000c721 	.word	0x7000c721
7000c78c:	240000b0 	.word	0x240000b0
7000c790:	240000ac 	.word	0x240000ac

7000c794 <std>:
7000c794:	2300      	movs	r3, #0
7000c796:	b510      	push	{r4, lr}
7000c798:	4604      	mov	r4, r0
7000c79a:	e9c0 3300 	strd	r3, r3, [r0]
7000c79e:	e9c0 3304 	strd	r3, r3, [r0, #16]
7000c7a2:	6083      	str	r3, [r0, #8]
7000c7a4:	8181      	strh	r1, [r0, #12]
7000c7a6:	6643      	str	r3, [r0, #100]	@ 0x64
7000c7a8:	81c2      	strh	r2, [r0, #14]
7000c7aa:	6183      	str	r3, [r0, #24]
7000c7ac:	4619      	mov	r1, r3
7000c7ae:	2208      	movs	r2, #8
7000c7b0:	305c      	adds	r0, #92	@ 0x5c
7000c7b2:	f000 f958 	bl	7000ca66 <memset>
7000c7b6:	4b0d      	ldr	r3, [pc, #52]	@ (7000c7ec <std+0x58>)
7000c7b8:	6223      	str	r3, [r4, #32]
7000c7ba:	4b0d      	ldr	r3, [pc, #52]	@ (7000c7f0 <std+0x5c>)
7000c7bc:	6263      	str	r3, [r4, #36]	@ 0x24
7000c7be:	4b0d      	ldr	r3, [pc, #52]	@ (7000c7f4 <std+0x60>)
7000c7c0:	62a3      	str	r3, [r4, #40]	@ 0x28
7000c7c2:	4b0d      	ldr	r3, [pc, #52]	@ (7000c7f8 <std+0x64>)
7000c7c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
7000c7c6:	4b0d      	ldr	r3, [pc, #52]	@ (7000c7fc <std+0x68>)
7000c7c8:	61e4      	str	r4, [r4, #28]
7000c7ca:	429c      	cmp	r4, r3
7000c7cc:	d006      	beq.n	7000c7dc <std+0x48>
7000c7ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
7000c7d2:	4294      	cmp	r4, r2
7000c7d4:	d002      	beq.n	7000c7dc <std+0x48>
7000c7d6:	33d0      	adds	r3, #208	@ 0xd0
7000c7d8:	429c      	cmp	r4, r3
7000c7da:	d105      	bne.n	7000c7e8 <std+0x54>
7000c7dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
7000c7e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000c7e4:	f000 b9b8 	b.w	7000cb58 <__retarget_lock_init_recursive>
7000c7e8:	bd10      	pop	{r4, pc}
7000c7ea:	bf00      	nop
7000c7ec:	7000c9e1 	.word	0x7000c9e1
7000c7f0:	7000ca03 	.word	0x7000ca03
7000c7f4:	7000ca3b 	.word	0x7000ca3b
7000c7f8:	7000ca5f 	.word	0x7000ca5f
7000c7fc:	24000da8 	.word	0x24000da8

7000c800 <stdio_exit_handler>:
7000c800:	4a02      	ldr	r2, [pc, #8]	@ (7000c80c <stdio_exit_handler+0xc>)
7000c802:	4903      	ldr	r1, [pc, #12]	@ (7000c810 <stdio_exit_handler+0x10>)
7000c804:	4803      	ldr	r0, [pc, #12]	@ (7000c814 <stdio_exit_handler+0x14>)
7000c806:	f000 b869 	b.w	7000c8dc <_fwalk_sglue>
7000c80a:	bf00      	nop
7000c80c:	240000a0 	.word	0x240000a0
7000c810:	7000e697 	.word	0x7000e697
7000c814:	240000b0 	.word	0x240000b0

7000c818 <cleanup_stdio>:
7000c818:	6841      	ldr	r1, [r0, #4]
7000c81a:	4b0c      	ldr	r3, [pc, #48]	@ (7000c84c <cleanup_stdio+0x34>)
7000c81c:	4299      	cmp	r1, r3
7000c81e:	b510      	push	{r4, lr}
7000c820:	4604      	mov	r4, r0
7000c822:	d001      	beq.n	7000c828 <cleanup_stdio+0x10>
7000c824:	f001 ff37 	bl	7000e696 <_fclose_r>
7000c828:	68a1      	ldr	r1, [r4, #8]
7000c82a:	4b09      	ldr	r3, [pc, #36]	@ (7000c850 <cleanup_stdio+0x38>)
7000c82c:	4299      	cmp	r1, r3
7000c82e:	d002      	beq.n	7000c836 <cleanup_stdio+0x1e>
7000c830:	4620      	mov	r0, r4
7000c832:	f001 ff30 	bl	7000e696 <_fclose_r>
7000c836:	68e1      	ldr	r1, [r4, #12]
7000c838:	4b06      	ldr	r3, [pc, #24]	@ (7000c854 <cleanup_stdio+0x3c>)
7000c83a:	4299      	cmp	r1, r3
7000c83c:	d004      	beq.n	7000c848 <cleanup_stdio+0x30>
7000c83e:	4620      	mov	r0, r4
7000c840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000c844:	f001 bf27 	b.w	7000e696 <_fclose_r>
7000c848:	bd10      	pop	{r4, pc}
7000c84a:	bf00      	nop
7000c84c:	24000da8 	.word	0x24000da8
7000c850:	24000e10 	.word	0x24000e10
7000c854:	24000e78 	.word	0x24000e78

7000c858 <global_stdio_init.part.0>:
7000c858:	b510      	push	{r4, lr}
7000c85a:	4b0b      	ldr	r3, [pc, #44]	@ (7000c888 <global_stdio_init.part.0+0x30>)
7000c85c:	4c0b      	ldr	r4, [pc, #44]	@ (7000c88c <global_stdio_init.part.0+0x34>)
7000c85e:	4a0c      	ldr	r2, [pc, #48]	@ (7000c890 <global_stdio_init.part.0+0x38>)
7000c860:	601a      	str	r2, [r3, #0]
7000c862:	4620      	mov	r0, r4
7000c864:	2200      	movs	r2, #0
7000c866:	2104      	movs	r1, #4
7000c868:	f7ff ff94 	bl	7000c794 <std>
7000c86c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
7000c870:	2201      	movs	r2, #1
7000c872:	2109      	movs	r1, #9
7000c874:	f7ff ff8e 	bl	7000c794 <std>
7000c878:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
7000c87c:	2202      	movs	r2, #2
7000c87e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000c882:	2112      	movs	r1, #18
7000c884:	f7ff bf86 	b.w	7000c794 <std>
7000c888:	24000ee0 	.word	0x24000ee0
7000c88c:	24000da8 	.word	0x24000da8
7000c890:	7000c801 	.word	0x7000c801

7000c894 <__sfp_lock_acquire>:
7000c894:	4801      	ldr	r0, [pc, #4]	@ (7000c89c <__sfp_lock_acquire+0x8>)
7000c896:	f000 b961 	b.w	7000cb5c <__retarget_lock_acquire_recursive>
7000c89a:	bf00      	nop
7000c89c:	24000eea 	.word	0x24000eea

7000c8a0 <__sfp_lock_release>:
7000c8a0:	4801      	ldr	r0, [pc, #4]	@ (7000c8a8 <__sfp_lock_release+0x8>)
7000c8a2:	f000 b95c 	b.w	7000cb5e <__retarget_lock_release_recursive>
7000c8a6:	bf00      	nop
7000c8a8:	24000eea 	.word	0x24000eea

7000c8ac <__sinit>:
7000c8ac:	b510      	push	{r4, lr}
7000c8ae:	4604      	mov	r4, r0
7000c8b0:	f7ff fff0 	bl	7000c894 <__sfp_lock_acquire>
7000c8b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
7000c8b6:	b11b      	cbz	r3, 7000c8c0 <__sinit+0x14>
7000c8b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000c8bc:	f7ff bff0 	b.w	7000c8a0 <__sfp_lock_release>
7000c8c0:	4b04      	ldr	r3, [pc, #16]	@ (7000c8d4 <__sinit+0x28>)
7000c8c2:	6363      	str	r3, [r4, #52]	@ 0x34
7000c8c4:	4b04      	ldr	r3, [pc, #16]	@ (7000c8d8 <__sinit+0x2c>)
7000c8c6:	681b      	ldr	r3, [r3, #0]
7000c8c8:	2b00      	cmp	r3, #0
7000c8ca:	d1f5      	bne.n	7000c8b8 <__sinit+0xc>
7000c8cc:	f7ff ffc4 	bl	7000c858 <global_stdio_init.part.0>
7000c8d0:	e7f2      	b.n	7000c8b8 <__sinit+0xc>
7000c8d2:	bf00      	nop
7000c8d4:	7000c819 	.word	0x7000c819
7000c8d8:	24000ee0 	.word	0x24000ee0

7000c8dc <_fwalk_sglue>:
7000c8dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000c8e0:	4607      	mov	r7, r0
7000c8e2:	4688      	mov	r8, r1
7000c8e4:	4614      	mov	r4, r2
7000c8e6:	2600      	movs	r6, #0
7000c8e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
7000c8ec:	f1b9 0901 	subs.w	r9, r9, #1
7000c8f0:	d505      	bpl.n	7000c8fe <_fwalk_sglue+0x22>
7000c8f2:	6824      	ldr	r4, [r4, #0]
7000c8f4:	2c00      	cmp	r4, #0
7000c8f6:	d1f7      	bne.n	7000c8e8 <_fwalk_sglue+0xc>
7000c8f8:	4630      	mov	r0, r6
7000c8fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000c8fe:	89ab      	ldrh	r3, [r5, #12]
7000c900:	2b01      	cmp	r3, #1
7000c902:	d907      	bls.n	7000c914 <_fwalk_sglue+0x38>
7000c904:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
7000c908:	3301      	adds	r3, #1
7000c90a:	d003      	beq.n	7000c914 <_fwalk_sglue+0x38>
7000c90c:	4629      	mov	r1, r5
7000c90e:	4638      	mov	r0, r7
7000c910:	47c0      	blx	r8
7000c912:	4306      	orrs	r6, r0
7000c914:	3568      	adds	r5, #104	@ 0x68
7000c916:	e7e9      	b.n	7000c8ec <_fwalk_sglue+0x10>

7000c918 <printf>:
7000c918:	b40f      	push	{r0, r1, r2, r3}
7000c91a:	b507      	push	{r0, r1, r2, lr}
7000c91c:	4906      	ldr	r1, [pc, #24]	@ (7000c938 <printf+0x20>)
7000c91e:	ab04      	add	r3, sp, #16
7000c920:	6808      	ldr	r0, [r1, #0]
7000c922:	f853 2b04 	ldr.w	r2, [r3], #4
7000c926:	6881      	ldr	r1, [r0, #8]
7000c928:	9301      	str	r3, [sp, #4]
7000c92a:	f000 fc85 	bl	7000d238 <_vfprintf_r>
7000c92e:	b003      	add	sp, #12
7000c930:	f85d eb04 	ldr.w	lr, [sp], #4
7000c934:	b004      	add	sp, #16
7000c936:	4770      	bx	lr
7000c938:	240000ac 	.word	0x240000ac

7000c93c <_puts_r>:
7000c93c:	b530      	push	{r4, r5, lr}
7000c93e:	4605      	mov	r5, r0
7000c940:	b089      	sub	sp, #36	@ 0x24
7000c942:	4608      	mov	r0, r1
7000c944:	460c      	mov	r4, r1
7000c946:	f7f3 fcd3 	bl	700002f0 <strlen>
7000c94a:	4b20      	ldr	r3, [pc, #128]	@ (7000c9cc <_puts_r+0x90>)
7000c94c:	9306      	str	r3, [sp, #24]
7000c94e:	2301      	movs	r3, #1
7000c950:	e9cd 4004 	strd	r4, r0, [sp, #16]
7000c954:	9307      	str	r3, [sp, #28]
7000c956:	4418      	add	r0, r3
7000c958:	ab04      	add	r3, sp, #16
7000c95a:	9301      	str	r3, [sp, #4]
7000c95c:	2302      	movs	r3, #2
7000c95e:	9302      	str	r3, [sp, #8]
7000c960:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
7000c962:	68ac      	ldr	r4, [r5, #8]
7000c964:	9003      	str	r0, [sp, #12]
7000c966:	b913      	cbnz	r3, 7000c96e <_puts_r+0x32>
7000c968:	4628      	mov	r0, r5
7000c96a:	f7ff ff9f 	bl	7000c8ac <__sinit>
7000c96e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000c970:	07da      	lsls	r2, r3, #31
7000c972:	d405      	bmi.n	7000c980 <_puts_r+0x44>
7000c974:	89a3      	ldrh	r3, [r4, #12]
7000c976:	059b      	lsls	r3, r3, #22
7000c978:	d402      	bmi.n	7000c980 <_puts_r+0x44>
7000c97a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000c97c:	f000 f8ee 	bl	7000cb5c <__retarget_lock_acquire_recursive>
7000c980:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000c984:	0498      	lsls	r0, r3, #18
7000c986:	d406      	bmi.n	7000c996 <_puts_r+0x5a>
7000c988:	6e62      	ldr	r2, [r4, #100]	@ 0x64
7000c98a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000c98e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
7000c992:	81a3      	strh	r3, [r4, #12]
7000c994:	6662      	str	r2, [r4, #100]	@ 0x64
7000c996:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000c998:	0499      	lsls	r1, r3, #18
7000c99a:	d50d      	bpl.n	7000c9b8 <_puts_r+0x7c>
7000c99c:	f04f 35ff 	mov.w	r5, #4294967295
7000c9a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000c9a2:	07da      	lsls	r2, r3, #31
7000c9a4:	d405      	bmi.n	7000c9b2 <_puts_r+0x76>
7000c9a6:	89a3      	ldrh	r3, [r4, #12]
7000c9a8:	059b      	lsls	r3, r3, #22
7000c9aa:	d402      	bmi.n	7000c9b2 <_puts_r+0x76>
7000c9ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000c9ae:	f000 f8d6 	bl	7000cb5e <__retarget_lock_release_recursive>
7000c9b2:	4628      	mov	r0, r5
7000c9b4:	b009      	add	sp, #36	@ 0x24
7000c9b6:	bd30      	pop	{r4, r5, pc}
7000c9b8:	aa01      	add	r2, sp, #4
7000c9ba:	4621      	mov	r1, r4
7000c9bc:	4628      	mov	r0, r5
7000c9be:	f001 fec1 	bl	7000e744 <__sfvwrite_r>
7000c9c2:	2800      	cmp	r0, #0
7000c9c4:	d1ea      	bne.n	7000c99c <_puts_r+0x60>
7000c9c6:	250a      	movs	r5, #10
7000c9c8:	e7ea      	b.n	7000c9a0 <_puts_r+0x64>
7000c9ca:	bf00      	nop
7000c9cc:	700116d0 	.word	0x700116d0

7000c9d0 <puts>:
7000c9d0:	4b02      	ldr	r3, [pc, #8]	@ (7000c9dc <puts+0xc>)
7000c9d2:	4601      	mov	r1, r0
7000c9d4:	6818      	ldr	r0, [r3, #0]
7000c9d6:	f7ff bfb1 	b.w	7000c93c <_puts_r>
7000c9da:	bf00      	nop
7000c9dc:	240000ac 	.word	0x240000ac

7000c9e0 <__sread>:
7000c9e0:	b510      	push	{r4, lr}
7000c9e2:	460c      	mov	r4, r1
7000c9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000c9e8:	f000 f868 	bl	7000cabc <_read_r>
7000c9ec:	2800      	cmp	r0, #0
7000c9ee:	bfab      	itete	ge
7000c9f0:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
7000c9f2:	89a3      	ldrhlt	r3, [r4, #12]
7000c9f4:	181b      	addge	r3, r3, r0
7000c9f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
7000c9fa:	bfac      	ite	ge
7000c9fc:	6523      	strge	r3, [r4, #80]	@ 0x50
7000c9fe:	81a3      	strhlt	r3, [r4, #12]
7000ca00:	bd10      	pop	{r4, pc}

7000ca02 <__swrite>:
7000ca02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000ca06:	461f      	mov	r7, r3
7000ca08:	898b      	ldrh	r3, [r1, #12]
7000ca0a:	05db      	lsls	r3, r3, #23
7000ca0c:	4605      	mov	r5, r0
7000ca0e:	460c      	mov	r4, r1
7000ca10:	4616      	mov	r6, r2
7000ca12:	d505      	bpl.n	7000ca20 <__swrite+0x1e>
7000ca14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000ca18:	2302      	movs	r3, #2
7000ca1a:	2200      	movs	r2, #0
7000ca1c:	f000 f83c 	bl	7000ca98 <_lseek_r>
7000ca20:	89a3      	ldrh	r3, [r4, #12]
7000ca22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
7000ca26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
7000ca2a:	81a3      	strh	r3, [r4, #12]
7000ca2c:	4632      	mov	r2, r6
7000ca2e:	463b      	mov	r3, r7
7000ca30:	4628      	mov	r0, r5
7000ca32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
7000ca36:	f000 b853 	b.w	7000cae0 <_write_r>

7000ca3a <__sseek>:
7000ca3a:	b510      	push	{r4, lr}
7000ca3c:	460c      	mov	r4, r1
7000ca3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000ca42:	f000 f829 	bl	7000ca98 <_lseek_r>
7000ca46:	1c43      	adds	r3, r0, #1
7000ca48:	89a3      	ldrh	r3, [r4, #12]
7000ca4a:	bf15      	itete	ne
7000ca4c:	6520      	strne	r0, [r4, #80]	@ 0x50
7000ca4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
7000ca52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
7000ca56:	81a3      	strheq	r3, [r4, #12]
7000ca58:	bf18      	it	ne
7000ca5a:	81a3      	strhne	r3, [r4, #12]
7000ca5c:	bd10      	pop	{r4, pc}

7000ca5e <__sclose>:
7000ca5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000ca62:	f000 b809 	b.w	7000ca78 <_close_r>

7000ca66 <memset>:
7000ca66:	4402      	add	r2, r0
7000ca68:	4603      	mov	r3, r0
7000ca6a:	4293      	cmp	r3, r2
7000ca6c:	d100      	bne.n	7000ca70 <memset+0xa>
7000ca6e:	4770      	bx	lr
7000ca70:	f803 1b01 	strb.w	r1, [r3], #1
7000ca74:	e7f9      	b.n	7000ca6a <memset+0x4>
	...

7000ca78 <_close_r>:
7000ca78:	b538      	push	{r3, r4, r5, lr}
7000ca7a:	4d06      	ldr	r5, [pc, #24]	@ (7000ca94 <_close_r+0x1c>)
7000ca7c:	2300      	movs	r3, #0
7000ca7e:	4604      	mov	r4, r0
7000ca80:	4608      	mov	r0, r1
7000ca82:	602b      	str	r3, [r5, #0]
7000ca84:	f7f5 fb36 	bl	700020f4 <_close>
7000ca88:	1c43      	adds	r3, r0, #1
7000ca8a:	d102      	bne.n	7000ca92 <_close_r+0x1a>
7000ca8c:	682b      	ldr	r3, [r5, #0]
7000ca8e:	b103      	cbz	r3, 7000ca92 <_close_r+0x1a>
7000ca90:	6023      	str	r3, [r4, #0]
7000ca92:	bd38      	pop	{r3, r4, r5, pc}
7000ca94:	24000ee4 	.word	0x24000ee4

7000ca98 <_lseek_r>:
7000ca98:	b538      	push	{r3, r4, r5, lr}
7000ca9a:	4d07      	ldr	r5, [pc, #28]	@ (7000cab8 <_lseek_r+0x20>)
7000ca9c:	4604      	mov	r4, r0
7000ca9e:	4608      	mov	r0, r1
7000caa0:	4611      	mov	r1, r2
7000caa2:	2200      	movs	r2, #0
7000caa4:	602a      	str	r2, [r5, #0]
7000caa6:	461a      	mov	r2, r3
7000caa8:	f7f5 fb4b 	bl	70002142 <_lseek>
7000caac:	1c43      	adds	r3, r0, #1
7000caae:	d102      	bne.n	7000cab6 <_lseek_r+0x1e>
7000cab0:	682b      	ldr	r3, [r5, #0]
7000cab2:	b103      	cbz	r3, 7000cab6 <_lseek_r+0x1e>
7000cab4:	6023      	str	r3, [r4, #0]
7000cab6:	bd38      	pop	{r3, r4, r5, pc}
7000cab8:	24000ee4 	.word	0x24000ee4

7000cabc <_read_r>:
7000cabc:	b538      	push	{r3, r4, r5, lr}
7000cabe:	4d07      	ldr	r5, [pc, #28]	@ (7000cadc <_read_r+0x20>)
7000cac0:	4604      	mov	r4, r0
7000cac2:	4608      	mov	r0, r1
7000cac4:	4611      	mov	r1, r2
7000cac6:	2200      	movs	r2, #0
7000cac8:	602a      	str	r2, [r5, #0]
7000caca:	461a      	mov	r2, r3
7000cacc:	f7f5 fad9 	bl	70002082 <_read>
7000cad0:	1c43      	adds	r3, r0, #1
7000cad2:	d102      	bne.n	7000cada <_read_r+0x1e>
7000cad4:	682b      	ldr	r3, [r5, #0]
7000cad6:	b103      	cbz	r3, 7000cada <_read_r+0x1e>
7000cad8:	6023      	str	r3, [r4, #0]
7000cada:	bd38      	pop	{r3, r4, r5, pc}
7000cadc:	24000ee4 	.word	0x24000ee4

7000cae0 <_write_r>:
7000cae0:	b538      	push	{r3, r4, r5, lr}
7000cae2:	4d07      	ldr	r5, [pc, #28]	@ (7000cb00 <_write_r+0x20>)
7000cae4:	4604      	mov	r4, r0
7000cae6:	4608      	mov	r0, r1
7000cae8:	4611      	mov	r1, r2
7000caea:	2200      	movs	r2, #0
7000caec:	602a      	str	r2, [r5, #0]
7000caee:	461a      	mov	r2, r3
7000caf0:	f7f5 fae4 	bl	700020bc <_write>
7000caf4:	1c43      	adds	r3, r0, #1
7000caf6:	d102      	bne.n	7000cafe <_write_r+0x1e>
7000caf8:	682b      	ldr	r3, [r5, #0]
7000cafa:	b103      	cbz	r3, 7000cafe <_write_r+0x1e>
7000cafc:	6023      	str	r3, [r4, #0]
7000cafe:	bd38      	pop	{r3, r4, r5, pc}
7000cb00:	24000ee4 	.word	0x24000ee4

7000cb04 <__errno>:
7000cb04:	4b01      	ldr	r3, [pc, #4]	@ (7000cb0c <__errno+0x8>)
7000cb06:	6818      	ldr	r0, [r3, #0]
7000cb08:	4770      	bx	lr
7000cb0a:	bf00      	nop
7000cb0c:	240000ac 	.word	0x240000ac

7000cb10 <__libc_init_array>:
7000cb10:	b570      	push	{r4, r5, r6, lr}
7000cb12:	4d0d      	ldr	r5, [pc, #52]	@ (7000cb48 <__libc_init_array+0x38>)
7000cb14:	4c0d      	ldr	r4, [pc, #52]	@ (7000cb4c <__libc_init_array+0x3c>)
7000cb16:	1b64      	subs	r4, r4, r5
7000cb18:	10a4      	asrs	r4, r4, #2
7000cb1a:	2600      	movs	r6, #0
7000cb1c:	42a6      	cmp	r6, r4
7000cb1e:	d109      	bne.n	7000cb34 <__libc_init_array+0x24>
7000cb20:	4d0b      	ldr	r5, [pc, #44]	@ (7000cb50 <__libc_init_array+0x40>)
7000cb22:	4c0c      	ldr	r4, [pc, #48]	@ (7000cb54 <__libc_init_array+0x44>)
7000cb24:	f004 f952 	bl	70010dcc <_init>
7000cb28:	1b64      	subs	r4, r4, r5
7000cb2a:	10a4      	asrs	r4, r4, #2
7000cb2c:	2600      	movs	r6, #0
7000cb2e:	42a6      	cmp	r6, r4
7000cb30:	d105      	bne.n	7000cb3e <__libc_init_array+0x2e>
7000cb32:	bd70      	pop	{r4, r5, r6, pc}
7000cb34:	f855 3b04 	ldr.w	r3, [r5], #4
7000cb38:	4798      	blx	r3
7000cb3a:	3601      	adds	r6, #1
7000cb3c:	e7ee      	b.n	7000cb1c <__libc_init_array+0xc>
7000cb3e:	f855 3b04 	ldr.w	r3, [r5], #4
7000cb42:	4798      	blx	r3
7000cb44:	3601      	adds	r6, #1
7000cb46:	e7f2      	b.n	7000cb2e <__libc_init_array+0x1e>
7000cb48:	7001191c 	.word	0x7001191c
7000cb4c:	7001191c 	.word	0x7001191c
7000cb50:	7001191c 	.word	0x7001191c
7000cb54:	70011928 	.word	0x70011928

7000cb58 <__retarget_lock_init_recursive>:
7000cb58:	4770      	bx	lr

7000cb5a <__retarget_lock_close_recursive>:
7000cb5a:	4770      	bx	lr

7000cb5c <__retarget_lock_acquire_recursive>:
7000cb5c:	4770      	bx	lr

7000cb5e <__retarget_lock_release_recursive>:
7000cb5e:	4770      	bx	lr

7000cb60 <register_fini>:
7000cb60:	4b02      	ldr	r3, [pc, #8]	@ (7000cb6c <register_fini+0xc>)
7000cb62:	b113      	cbz	r3, 7000cb6a <register_fini+0xa>
7000cb64:	4802      	ldr	r0, [pc, #8]	@ (7000cb70 <register_fini+0x10>)
7000cb66:	f000 b805 	b.w	7000cb74 <atexit>
7000cb6a:	4770      	bx	lr
7000cb6c:	00000000 	.word	0x00000000
7000cb70:	7000eb0d 	.word	0x7000eb0d

7000cb74 <atexit>:
7000cb74:	2300      	movs	r3, #0
7000cb76:	4601      	mov	r1, r0
7000cb78:	461a      	mov	r2, r3
7000cb7a:	4618      	mov	r0, r3
7000cb7c:	f002 b828 	b.w	7000ebd0 <__register_exitproc>

7000cb80 <_malloc_trim_r>:
7000cb80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000cb84:	4606      	mov	r6, r0
7000cb86:	2008      	movs	r0, #8
7000cb88:	4689      	mov	r9, r1
7000cb8a:	f001 ffd3 	bl	7000eb34 <sysconf>
7000cb8e:	4f24      	ldr	r7, [pc, #144]	@ (7000cc20 <_malloc_trim_r+0xa0>)
7000cb90:	4680      	mov	r8, r0
7000cb92:	4630      	mov	r0, r6
7000cb94:	f000 fb44 	bl	7000d220 <__malloc_lock>
7000cb98:	68bb      	ldr	r3, [r7, #8]
7000cb9a:	685d      	ldr	r5, [r3, #4]
7000cb9c:	f025 0503 	bic.w	r5, r5, #3
7000cba0:	f1a5 0411 	sub.w	r4, r5, #17
7000cba4:	eba4 0409 	sub.w	r4, r4, r9
7000cba8:	4444      	add	r4, r8
7000cbaa:	fbb4 f4f8 	udiv	r4, r4, r8
7000cbae:	3c01      	subs	r4, #1
7000cbb0:	fb08 f404 	mul.w	r4, r8, r4
7000cbb4:	45a0      	cmp	r8, r4
7000cbb6:	dd05      	ble.n	7000cbc4 <_malloc_trim_r+0x44>
7000cbb8:	4630      	mov	r0, r6
7000cbba:	f000 fb37 	bl	7000d22c <__malloc_unlock>
7000cbbe:	2000      	movs	r0, #0
7000cbc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000cbc4:	2100      	movs	r1, #0
7000cbc6:	4630      	mov	r0, r6
7000cbc8:	f001 ff90 	bl	7000eaec <_sbrk_r>
7000cbcc:	68bb      	ldr	r3, [r7, #8]
7000cbce:	442b      	add	r3, r5
7000cbd0:	4298      	cmp	r0, r3
7000cbd2:	d1f1      	bne.n	7000cbb8 <_malloc_trim_r+0x38>
7000cbd4:	4261      	negs	r1, r4
7000cbd6:	4630      	mov	r0, r6
7000cbd8:	f001 ff88 	bl	7000eaec <_sbrk_r>
7000cbdc:	3001      	adds	r0, #1
7000cbde:	d110      	bne.n	7000cc02 <_malloc_trim_r+0x82>
7000cbe0:	2100      	movs	r1, #0
7000cbe2:	4630      	mov	r0, r6
7000cbe4:	f001 ff82 	bl	7000eaec <_sbrk_r>
7000cbe8:	68ba      	ldr	r2, [r7, #8]
7000cbea:	1a83      	subs	r3, r0, r2
7000cbec:	2b0f      	cmp	r3, #15
7000cbee:	dde3      	ble.n	7000cbb8 <_malloc_trim_r+0x38>
7000cbf0:	490c      	ldr	r1, [pc, #48]	@ (7000cc24 <_malloc_trim_r+0xa4>)
7000cbf2:	6809      	ldr	r1, [r1, #0]
7000cbf4:	1a40      	subs	r0, r0, r1
7000cbf6:	490c      	ldr	r1, [pc, #48]	@ (7000cc28 <_malloc_trim_r+0xa8>)
7000cbf8:	f043 0301 	orr.w	r3, r3, #1
7000cbfc:	6008      	str	r0, [r1, #0]
7000cbfe:	6053      	str	r3, [r2, #4]
7000cc00:	e7da      	b.n	7000cbb8 <_malloc_trim_r+0x38>
7000cc02:	68bb      	ldr	r3, [r7, #8]
7000cc04:	4a08      	ldr	r2, [pc, #32]	@ (7000cc28 <_malloc_trim_r+0xa8>)
7000cc06:	1b2d      	subs	r5, r5, r4
7000cc08:	f045 0501 	orr.w	r5, r5, #1
7000cc0c:	605d      	str	r5, [r3, #4]
7000cc0e:	6813      	ldr	r3, [r2, #0]
7000cc10:	4630      	mov	r0, r6
7000cc12:	1b1b      	subs	r3, r3, r4
7000cc14:	6013      	str	r3, [r2, #0]
7000cc16:	f000 fb09 	bl	7000d22c <__malloc_unlock>
7000cc1a:	2001      	movs	r0, #1
7000cc1c:	e7d0      	b.n	7000cbc0 <_malloc_trim_r+0x40>
7000cc1e:	bf00      	nop
7000cc20:	240001fc 	.word	0x240001fc
7000cc24:	240001f4 	.word	0x240001f4
7000cc28:	24000ef0 	.word	0x24000ef0

7000cc2c <_free_r>:
7000cc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000cc2e:	4604      	mov	r4, r0
7000cc30:	460f      	mov	r7, r1
7000cc32:	2900      	cmp	r1, #0
7000cc34:	f000 80b1 	beq.w	7000cd9a <_free_r+0x16e>
7000cc38:	f000 faf2 	bl	7000d220 <__malloc_lock>
7000cc3c:	f857 2c04 	ldr.w	r2, [r7, #-4]
7000cc40:	4d56      	ldr	r5, [pc, #344]	@ (7000cd9c <_free_r+0x170>)
7000cc42:	f022 0001 	bic.w	r0, r2, #1
7000cc46:	f1a7 0308 	sub.w	r3, r7, #8
7000cc4a:	eb03 0c00 	add.w	ip, r3, r0
7000cc4e:	68a9      	ldr	r1, [r5, #8]
7000cc50:	f8dc 6004 	ldr.w	r6, [ip, #4]
7000cc54:	4561      	cmp	r1, ip
7000cc56:	f026 0603 	bic.w	r6, r6, #3
7000cc5a:	f002 0201 	and.w	r2, r2, #1
7000cc5e:	d11b      	bne.n	7000cc98 <_free_r+0x6c>
7000cc60:	4406      	add	r6, r0
7000cc62:	b93a      	cbnz	r2, 7000cc74 <_free_r+0x48>
7000cc64:	f857 2c08 	ldr.w	r2, [r7, #-8]
7000cc68:	1a9b      	subs	r3, r3, r2
7000cc6a:	4416      	add	r6, r2
7000cc6c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
7000cc70:	60ca      	str	r2, [r1, #12]
7000cc72:	6091      	str	r1, [r2, #8]
7000cc74:	f046 0201 	orr.w	r2, r6, #1
7000cc78:	605a      	str	r2, [r3, #4]
7000cc7a:	60ab      	str	r3, [r5, #8]
7000cc7c:	4b48      	ldr	r3, [pc, #288]	@ (7000cda0 <_free_r+0x174>)
7000cc7e:	681b      	ldr	r3, [r3, #0]
7000cc80:	42b3      	cmp	r3, r6
7000cc82:	d804      	bhi.n	7000cc8e <_free_r+0x62>
7000cc84:	4b47      	ldr	r3, [pc, #284]	@ (7000cda4 <_free_r+0x178>)
7000cc86:	4620      	mov	r0, r4
7000cc88:	6819      	ldr	r1, [r3, #0]
7000cc8a:	f7ff ff79 	bl	7000cb80 <_malloc_trim_r>
7000cc8e:	4620      	mov	r0, r4
7000cc90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
7000cc94:	f000 baca 	b.w	7000d22c <__malloc_unlock>
7000cc98:	f8cc 6004 	str.w	r6, [ip, #4]
7000cc9c:	2a00      	cmp	r2, #0
7000cc9e:	d138      	bne.n	7000cd12 <_free_r+0xe6>
7000cca0:	f857 1c08 	ldr.w	r1, [r7, #-8]
7000cca4:	1a5b      	subs	r3, r3, r1
7000cca6:	4408      	add	r0, r1
7000cca8:	6899      	ldr	r1, [r3, #8]
7000ccaa:	f105 0708 	add.w	r7, r5, #8
7000ccae:	42b9      	cmp	r1, r7
7000ccb0:	d031      	beq.n	7000cd16 <_free_r+0xea>
7000ccb2:	68df      	ldr	r7, [r3, #12]
7000ccb4:	60cf      	str	r7, [r1, #12]
7000ccb6:	60b9      	str	r1, [r7, #8]
7000ccb8:	eb0c 0106 	add.w	r1, ip, r6
7000ccbc:	6849      	ldr	r1, [r1, #4]
7000ccbe:	07c9      	lsls	r1, r1, #31
7000ccc0:	d40b      	bmi.n	7000ccda <_free_r+0xae>
7000ccc2:	f8dc 1008 	ldr.w	r1, [ip, #8]
7000ccc6:	4430      	add	r0, r6
7000ccc8:	bb3a      	cbnz	r2, 7000cd1a <_free_r+0xee>
7000ccca:	4e37      	ldr	r6, [pc, #220]	@ (7000cda8 <_free_r+0x17c>)
7000cccc:	42b1      	cmp	r1, r6
7000ccce:	d124      	bne.n	7000cd1a <_free_r+0xee>
7000ccd0:	e9c5 3304 	strd	r3, r3, [r5, #16]
7000ccd4:	e9c3 1102 	strd	r1, r1, [r3, #8]
7000ccd8:	2201      	movs	r2, #1
7000ccda:	f040 0101 	orr.w	r1, r0, #1
7000ccde:	6059      	str	r1, [r3, #4]
7000cce0:	5018      	str	r0, [r3, r0]
7000cce2:	2a00      	cmp	r2, #0
7000cce4:	d1d3      	bne.n	7000cc8e <_free_r+0x62>
7000cce6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
7000ccea:	d21b      	bcs.n	7000cd24 <_free_r+0xf8>
7000ccec:	08c2      	lsrs	r2, r0, #3
7000ccee:	2101      	movs	r1, #1
7000ccf0:	0940      	lsrs	r0, r0, #5
7000ccf2:	4081      	lsls	r1, r0
7000ccf4:	6868      	ldr	r0, [r5, #4]
7000ccf6:	3201      	adds	r2, #1
7000ccf8:	4301      	orrs	r1, r0
7000ccfa:	6069      	str	r1, [r5, #4]
7000ccfc:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
7000cd00:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
7000cd04:	3908      	subs	r1, #8
7000cd06:	e9c3 0102 	strd	r0, r1, [r3, #8]
7000cd0a:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
7000cd0e:	60c3      	str	r3, [r0, #12]
7000cd10:	e7bd      	b.n	7000cc8e <_free_r+0x62>
7000cd12:	2200      	movs	r2, #0
7000cd14:	e7d0      	b.n	7000ccb8 <_free_r+0x8c>
7000cd16:	2201      	movs	r2, #1
7000cd18:	e7ce      	b.n	7000ccb8 <_free_r+0x8c>
7000cd1a:	f8dc 600c 	ldr.w	r6, [ip, #12]
7000cd1e:	60ce      	str	r6, [r1, #12]
7000cd20:	60b1      	str	r1, [r6, #8]
7000cd22:	e7da      	b.n	7000ccda <_free_r+0xae>
7000cd24:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
7000cd28:	ea4f 2250 	mov.w	r2, r0, lsr #9
7000cd2c:	d214      	bcs.n	7000cd58 <_free_r+0x12c>
7000cd2e:	0982      	lsrs	r2, r0, #6
7000cd30:	3238      	adds	r2, #56	@ 0x38
7000cd32:	1c51      	adds	r1, r2, #1
7000cd34:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
7000cd38:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
7000cd3c:	428e      	cmp	r6, r1
7000cd3e:	d125      	bne.n	7000cd8c <_free_r+0x160>
7000cd40:	2001      	movs	r0, #1
7000cd42:	1092      	asrs	r2, r2, #2
7000cd44:	fa00 f202 	lsl.w	r2, r0, r2
7000cd48:	6868      	ldr	r0, [r5, #4]
7000cd4a:	4302      	orrs	r2, r0
7000cd4c:	606a      	str	r2, [r5, #4]
7000cd4e:	e9c3 1602 	strd	r1, r6, [r3, #8]
7000cd52:	60b3      	str	r3, [r6, #8]
7000cd54:	60cb      	str	r3, [r1, #12]
7000cd56:	e79a      	b.n	7000cc8e <_free_r+0x62>
7000cd58:	2a14      	cmp	r2, #20
7000cd5a:	d801      	bhi.n	7000cd60 <_free_r+0x134>
7000cd5c:	325b      	adds	r2, #91	@ 0x5b
7000cd5e:	e7e8      	b.n	7000cd32 <_free_r+0x106>
7000cd60:	2a54      	cmp	r2, #84	@ 0x54
7000cd62:	d802      	bhi.n	7000cd6a <_free_r+0x13e>
7000cd64:	0b02      	lsrs	r2, r0, #12
7000cd66:	326e      	adds	r2, #110	@ 0x6e
7000cd68:	e7e3      	b.n	7000cd32 <_free_r+0x106>
7000cd6a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
7000cd6e:	d802      	bhi.n	7000cd76 <_free_r+0x14a>
7000cd70:	0bc2      	lsrs	r2, r0, #15
7000cd72:	3277      	adds	r2, #119	@ 0x77
7000cd74:	e7dd      	b.n	7000cd32 <_free_r+0x106>
7000cd76:	f240 5154 	movw	r1, #1364	@ 0x554
7000cd7a:	428a      	cmp	r2, r1
7000cd7c:	bf9a      	itte	ls
7000cd7e:	0c82      	lsrls	r2, r0, #18
7000cd80:	327c      	addls	r2, #124	@ 0x7c
7000cd82:	227e      	movhi	r2, #126	@ 0x7e
7000cd84:	e7d5      	b.n	7000cd32 <_free_r+0x106>
7000cd86:	6889      	ldr	r1, [r1, #8]
7000cd88:	428e      	cmp	r6, r1
7000cd8a:	d004      	beq.n	7000cd96 <_free_r+0x16a>
7000cd8c:	684a      	ldr	r2, [r1, #4]
7000cd8e:	f022 0203 	bic.w	r2, r2, #3
7000cd92:	4282      	cmp	r2, r0
7000cd94:	d8f7      	bhi.n	7000cd86 <_free_r+0x15a>
7000cd96:	68ce      	ldr	r6, [r1, #12]
7000cd98:	e7d9      	b.n	7000cd4e <_free_r+0x122>
7000cd9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
7000cd9c:	240001fc 	.word	0x240001fc
7000cda0:	240001f8 	.word	0x240001f8
7000cda4:	24000f20 	.word	0x24000f20
7000cda8:	24000204 	.word	0x24000204

7000cdac <_malloc_r>:
7000cdac:	f101 030b 	add.w	r3, r1, #11
7000cdb0:	2b16      	cmp	r3, #22
7000cdb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000cdb6:	4605      	mov	r5, r0
7000cdb8:	d906      	bls.n	7000cdc8 <_malloc_r+0x1c>
7000cdba:	f033 0707 	bics.w	r7, r3, #7
7000cdbe:	d504      	bpl.n	7000cdca <_malloc_r+0x1e>
7000cdc0:	230c      	movs	r3, #12
7000cdc2:	602b      	str	r3, [r5, #0]
7000cdc4:	2400      	movs	r4, #0
7000cdc6:	e1a3      	b.n	7000d110 <_malloc_r+0x364>
7000cdc8:	2710      	movs	r7, #16
7000cdca:	42b9      	cmp	r1, r7
7000cdcc:	d8f8      	bhi.n	7000cdc0 <_malloc_r+0x14>
7000cdce:	4628      	mov	r0, r5
7000cdd0:	f000 fa26 	bl	7000d220 <__malloc_lock>
7000cdd4:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
7000cdd8:	4eaf      	ldr	r6, [pc, #700]	@ (7000d098 <_malloc_r+0x2ec>)
7000cdda:	d237      	bcs.n	7000ce4c <_malloc_r+0xa0>
7000cddc:	f107 0208 	add.w	r2, r7, #8
7000cde0:	4432      	add	r2, r6
7000cde2:	f1a2 0108 	sub.w	r1, r2, #8
7000cde6:	6854      	ldr	r4, [r2, #4]
7000cde8:	428c      	cmp	r4, r1
7000cdea:	ea4f 03d7 	mov.w	r3, r7, lsr #3
7000cdee:	d102      	bne.n	7000cdf6 <_malloc_r+0x4a>
7000cdf0:	68d4      	ldr	r4, [r2, #12]
7000cdf2:	42a2      	cmp	r2, r4
7000cdf4:	d010      	beq.n	7000ce18 <_malloc_r+0x6c>
7000cdf6:	6863      	ldr	r3, [r4, #4]
7000cdf8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
7000cdfc:	f023 0303 	bic.w	r3, r3, #3
7000ce00:	60ca      	str	r2, [r1, #12]
7000ce02:	4423      	add	r3, r4
7000ce04:	6091      	str	r1, [r2, #8]
7000ce06:	685a      	ldr	r2, [r3, #4]
7000ce08:	f042 0201 	orr.w	r2, r2, #1
7000ce0c:	605a      	str	r2, [r3, #4]
7000ce0e:	4628      	mov	r0, r5
7000ce10:	f000 fa0c 	bl	7000d22c <__malloc_unlock>
7000ce14:	3408      	adds	r4, #8
7000ce16:	e17b      	b.n	7000d110 <_malloc_r+0x364>
7000ce18:	3302      	adds	r3, #2
7000ce1a:	6934      	ldr	r4, [r6, #16]
7000ce1c:	499f      	ldr	r1, [pc, #636]	@ (7000d09c <_malloc_r+0x2f0>)
7000ce1e:	428c      	cmp	r4, r1
7000ce20:	d077      	beq.n	7000cf12 <_malloc_r+0x166>
7000ce22:	6862      	ldr	r2, [r4, #4]
7000ce24:	f022 0c03 	bic.w	ip, r2, #3
7000ce28:	ebac 0007 	sub.w	r0, ip, r7
7000ce2c:	280f      	cmp	r0, #15
7000ce2e:	dd48      	ble.n	7000cec2 <_malloc_r+0x116>
7000ce30:	19e2      	adds	r2, r4, r7
7000ce32:	f040 0301 	orr.w	r3, r0, #1
7000ce36:	f047 0701 	orr.w	r7, r7, #1
7000ce3a:	6067      	str	r7, [r4, #4]
7000ce3c:	e9c6 2204 	strd	r2, r2, [r6, #16]
7000ce40:	e9c2 1102 	strd	r1, r1, [r2, #8]
7000ce44:	6053      	str	r3, [r2, #4]
7000ce46:	f844 000c 	str.w	r0, [r4, ip]
7000ce4a:	e7e0      	b.n	7000ce0e <_malloc_r+0x62>
7000ce4c:	0a7b      	lsrs	r3, r7, #9
7000ce4e:	d02a      	beq.n	7000cea6 <_malloc_r+0xfa>
7000ce50:	2b04      	cmp	r3, #4
7000ce52:	d812      	bhi.n	7000ce7a <_malloc_r+0xce>
7000ce54:	09bb      	lsrs	r3, r7, #6
7000ce56:	3338      	adds	r3, #56	@ 0x38
7000ce58:	1c5a      	adds	r2, r3, #1
7000ce5a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
7000ce5e:	f1a2 0c08 	sub.w	ip, r2, #8
7000ce62:	6854      	ldr	r4, [r2, #4]
7000ce64:	4564      	cmp	r4, ip
7000ce66:	d006      	beq.n	7000ce76 <_malloc_r+0xca>
7000ce68:	6862      	ldr	r2, [r4, #4]
7000ce6a:	f022 0203 	bic.w	r2, r2, #3
7000ce6e:	1bd0      	subs	r0, r2, r7
7000ce70:	280f      	cmp	r0, #15
7000ce72:	dd1c      	ble.n	7000ceae <_malloc_r+0x102>
7000ce74:	3b01      	subs	r3, #1
7000ce76:	3301      	adds	r3, #1
7000ce78:	e7cf      	b.n	7000ce1a <_malloc_r+0x6e>
7000ce7a:	2b14      	cmp	r3, #20
7000ce7c:	d801      	bhi.n	7000ce82 <_malloc_r+0xd6>
7000ce7e:	335b      	adds	r3, #91	@ 0x5b
7000ce80:	e7ea      	b.n	7000ce58 <_malloc_r+0xac>
7000ce82:	2b54      	cmp	r3, #84	@ 0x54
7000ce84:	d802      	bhi.n	7000ce8c <_malloc_r+0xe0>
7000ce86:	0b3b      	lsrs	r3, r7, #12
7000ce88:	336e      	adds	r3, #110	@ 0x6e
7000ce8a:	e7e5      	b.n	7000ce58 <_malloc_r+0xac>
7000ce8c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
7000ce90:	d802      	bhi.n	7000ce98 <_malloc_r+0xec>
7000ce92:	0bfb      	lsrs	r3, r7, #15
7000ce94:	3377      	adds	r3, #119	@ 0x77
7000ce96:	e7df      	b.n	7000ce58 <_malloc_r+0xac>
7000ce98:	f240 5254 	movw	r2, #1364	@ 0x554
7000ce9c:	4293      	cmp	r3, r2
7000ce9e:	d804      	bhi.n	7000ceaa <_malloc_r+0xfe>
7000cea0:	0cbb      	lsrs	r3, r7, #18
7000cea2:	337c      	adds	r3, #124	@ 0x7c
7000cea4:	e7d8      	b.n	7000ce58 <_malloc_r+0xac>
7000cea6:	233f      	movs	r3, #63	@ 0x3f
7000cea8:	e7d6      	b.n	7000ce58 <_malloc_r+0xac>
7000ceaa:	237e      	movs	r3, #126	@ 0x7e
7000ceac:	e7d4      	b.n	7000ce58 <_malloc_r+0xac>
7000ceae:	2800      	cmp	r0, #0
7000ceb0:	68e1      	ldr	r1, [r4, #12]
7000ceb2:	db04      	blt.n	7000cebe <_malloc_r+0x112>
7000ceb4:	68a3      	ldr	r3, [r4, #8]
7000ceb6:	60d9      	str	r1, [r3, #12]
7000ceb8:	608b      	str	r3, [r1, #8]
7000ceba:	18a3      	adds	r3, r4, r2
7000cebc:	e7a3      	b.n	7000ce06 <_malloc_r+0x5a>
7000cebe:	460c      	mov	r4, r1
7000cec0:	e7d0      	b.n	7000ce64 <_malloc_r+0xb8>
7000cec2:	2800      	cmp	r0, #0
7000cec4:	e9c6 1104 	strd	r1, r1, [r6, #16]
7000cec8:	db07      	blt.n	7000ceda <_malloc_r+0x12e>
7000ceca:	44a4      	add	ip, r4
7000cecc:	f8dc 3004 	ldr.w	r3, [ip, #4]
7000ced0:	f043 0301 	orr.w	r3, r3, #1
7000ced4:	f8cc 3004 	str.w	r3, [ip, #4]
7000ced8:	e799      	b.n	7000ce0e <_malloc_r+0x62>
7000ceda:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
7000cede:	6870      	ldr	r0, [r6, #4]
7000cee0:	f080 8095 	bcs.w	7000d00e <_malloc_r+0x262>
7000cee4:	ea4f 02dc 	mov.w	r2, ip, lsr #3
7000cee8:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
7000ceec:	f04f 0c01 	mov.w	ip, #1
7000cef0:	3201      	adds	r2, #1
7000cef2:	fa0c fc0e 	lsl.w	ip, ip, lr
7000cef6:	ea4c 0000 	orr.w	r0, ip, r0
7000cefa:	6070      	str	r0, [r6, #4]
7000cefc:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
7000cf00:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
7000cf04:	3808      	subs	r0, #8
7000cf06:	e9c4 c002 	strd	ip, r0, [r4, #8]
7000cf0a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
7000cf0e:	f8cc 400c 	str.w	r4, [ip, #12]
7000cf12:	1098      	asrs	r0, r3, #2
7000cf14:	2201      	movs	r2, #1
7000cf16:	4082      	lsls	r2, r0
7000cf18:	6870      	ldr	r0, [r6, #4]
7000cf1a:	4290      	cmp	r0, r2
7000cf1c:	d326      	bcc.n	7000cf6c <_malloc_r+0x1c0>
7000cf1e:	4210      	tst	r0, r2
7000cf20:	d106      	bne.n	7000cf30 <_malloc_r+0x184>
7000cf22:	f023 0303 	bic.w	r3, r3, #3
7000cf26:	0052      	lsls	r2, r2, #1
7000cf28:	4210      	tst	r0, r2
7000cf2a:	f103 0304 	add.w	r3, r3, #4
7000cf2e:	d0fa      	beq.n	7000cf26 <_malloc_r+0x17a>
7000cf30:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
7000cf34:	46c1      	mov	r9, r8
7000cf36:	469e      	mov	lr, r3
7000cf38:	f8d9 400c 	ldr.w	r4, [r9, #12]
7000cf3c:	454c      	cmp	r4, r9
7000cf3e:	f040 80b9 	bne.w	7000d0b4 <_malloc_r+0x308>
7000cf42:	f10e 0e01 	add.w	lr, lr, #1
7000cf46:	f01e 0f03 	tst.w	lr, #3
7000cf4a:	f109 0908 	add.w	r9, r9, #8
7000cf4e:	d1f3      	bne.n	7000cf38 <_malloc_r+0x18c>
7000cf50:	0798      	lsls	r0, r3, #30
7000cf52:	f040 80e3 	bne.w	7000d11c <_malloc_r+0x370>
7000cf56:	6873      	ldr	r3, [r6, #4]
7000cf58:	ea23 0302 	bic.w	r3, r3, r2
7000cf5c:	6073      	str	r3, [r6, #4]
7000cf5e:	6870      	ldr	r0, [r6, #4]
7000cf60:	0052      	lsls	r2, r2, #1
7000cf62:	4290      	cmp	r0, r2
7000cf64:	d302      	bcc.n	7000cf6c <_malloc_r+0x1c0>
7000cf66:	2a00      	cmp	r2, #0
7000cf68:	f040 80e5 	bne.w	7000d136 <_malloc_r+0x38a>
7000cf6c:	f8d6 a008 	ldr.w	sl, [r6, #8]
7000cf70:	f8da 3004 	ldr.w	r3, [sl, #4]
7000cf74:	f023 0903 	bic.w	r9, r3, #3
7000cf78:	45b9      	cmp	r9, r7
7000cf7a:	d304      	bcc.n	7000cf86 <_malloc_r+0x1da>
7000cf7c:	eba9 0207 	sub.w	r2, r9, r7
7000cf80:	2a0f      	cmp	r2, #15
7000cf82:	f300 8141 	bgt.w	7000d208 <_malloc_r+0x45c>
7000cf86:	4b46      	ldr	r3, [pc, #280]	@ (7000d0a0 <_malloc_r+0x2f4>)
7000cf88:	6819      	ldr	r1, [r3, #0]
7000cf8a:	3110      	adds	r1, #16
7000cf8c:	4439      	add	r1, r7
7000cf8e:	2008      	movs	r0, #8
7000cf90:	9101      	str	r1, [sp, #4]
7000cf92:	f001 fdcf 	bl	7000eb34 <sysconf>
7000cf96:	4a43      	ldr	r2, [pc, #268]	@ (7000d0a4 <_malloc_r+0x2f8>)
7000cf98:	9901      	ldr	r1, [sp, #4]
7000cf9a:	6813      	ldr	r3, [r2, #0]
7000cf9c:	3301      	adds	r3, #1
7000cf9e:	bf1f      	itttt	ne
7000cfa0:	f101 31ff 	addne.w	r1, r1, #4294967295
7000cfa4:	1809      	addne	r1, r1, r0
7000cfa6:	4243      	negne	r3, r0
7000cfa8:	4019      	andne	r1, r3
7000cfaa:	4680      	mov	r8, r0
7000cfac:	4628      	mov	r0, r5
7000cfae:	9101      	str	r1, [sp, #4]
7000cfb0:	f001 fd9c 	bl	7000eaec <_sbrk_r>
7000cfb4:	1c42      	adds	r2, r0, #1
7000cfb6:	eb0a 0b09 	add.w	fp, sl, r9
7000cfba:	4604      	mov	r4, r0
7000cfbc:	f000 80f7 	beq.w	7000d1ae <_malloc_r+0x402>
7000cfc0:	4583      	cmp	fp, r0
7000cfc2:	9901      	ldr	r1, [sp, #4]
7000cfc4:	4a37      	ldr	r2, [pc, #220]	@ (7000d0a4 <_malloc_r+0x2f8>)
7000cfc6:	d902      	bls.n	7000cfce <_malloc_r+0x222>
7000cfc8:	45b2      	cmp	sl, r6
7000cfca:	f040 80f0 	bne.w	7000d1ae <_malloc_r+0x402>
7000cfce:	4b36      	ldr	r3, [pc, #216]	@ (7000d0a8 <_malloc_r+0x2fc>)
7000cfd0:	6818      	ldr	r0, [r3, #0]
7000cfd2:	45a3      	cmp	fp, r4
7000cfd4:	eb00 0e01 	add.w	lr, r0, r1
7000cfd8:	f8c3 e000 	str.w	lr, [r3]
7000cfdc:	f108 3cff 	add.w	ip, r8, #4294967295
7000cfe0:	f040 80ab 	bne.w	7000d13a <_malloc_r+0x38e>
7000cfe4:	ea1b 0f0c 	tst.w	fp, ip
7000cfe8:	f040 80a7 	bne.w	7000d13a <_malloc_r+0x38e>
7000cfec:	68b2      	ldr	r2, [r6, #8]
7000cfee:	4449      	add	r1, r9
7000cff0:	f041 0101 	orr.w	r1, r1, #1
7000cff4:	6051      	str	r1, [r2, #4]
7000cff6:	4a2d      	ldr	r2, [pc, #180]	@ (7000d0ac <_malloc_r+0x300>)
7000cff8:	681b      	ldr	r3, [r3, #0]
7000cffa:	6811      	ldr	r1, [r2, #0]
7000cffc:	428b      	cmp	r3, r1
7000cffe:	bf88      	it	hi
7000d000:	6013      	strhi	r3, [r2, #0]
7000d002:	4a2b      	ldr	r2, [pc, #172]	@ (7000d0b0 <_malloc_r+0x304>)
7000d004:	6811      	ldr	r1, [r2, #0]
7000d006:	428b      	cmp	r3, r1
7000d008:	bf88      	it	hi
7000d00a:	6013      	strhi	r3, [r2, #0]
7000d00c:	e0cf      	b.n	7000d1ae <_malloc_r+0x402>
7000d00e:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
7000d012:	ea4f 225c 	mov.w	r2, ip, lsr #9
7000d016:	d218      	bcs.n	7000d04a <_malloc_r+0x29e>
7000d018:	ea4f 129c 	mov.w	r2, ip, lsr #6
7000d01c:	3238      	adds	r2, #56	@ 0x38
7000d01e:	f102 0e01 	add.w	lr, r2, #1
7000d022:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
7000d026:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
7000d02a:	45f0      	cmp	r8, lr
7000d02c:	d12b      	bne.n	7000d086 <_malloc_r+0x2da>
7000d02e:	1092      	asrs	r2, r2, #2
7000d030:	f04f 0c01 	mov.w	ip, #1
7000d034:	fa0c f202 	lsl.w	r2, ip, r2
7000d038:	4302      	orrs	r2, r0
7000d03a:	6072      	str	r2, [r6, #4]
7000d03c:	e9c4 e802 	strd	lr, r8, [r4, #8]
7000d040:	f8c8 4008 	str.w	r4, [r8, #8]
7000d044:	f8ce 400c 	str.w	r4, [lr, #12]
7000d048:	e763      	b.n	7000cf12 <_malloc_r+0x166>
7000d04a:	2a14      	cmp	r2, #20
7000d04c:	d801      	bhi.n	7000d052 <_malloc_r+0x2a6>
7000d04e:	325b      	adds	r2, #91	@ 0x5b
7000d050:	e7e5      	b.n	7000d01e <_malloc_r+0x272>
7000d052:	2a54      	cmp	r2, #84	@ 0x54
7000d054:	d803      	bhi.n	7000d05e <_malloc_r+0x2b2>
7000d056:	ea4f 321c 	mov.w	r2, ip, lsr #12
7000d05a:	326e      	adds	r2, #110	@ 0x6e
7000d05c:	e7df      	b.n	7000d01e <_malloc_r+0x272>
7000d05e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
7000d062:	d803      	bhi.n	7000d06c <_malloc_r+0x2c0>
7000d064:	ea4f 32dc 	mov.w	r2, ip, lsr #15
7000d068:	3277      	adds	r2, #119	@ 0x77
7000d06a:	e7d8      	b.n	7000d01e <_malloc_r+0x272>
7000d06c:	f240 5e54 	movw	lr, #1364	@ 0x554
7000d070:	4572      	cmp	r2, lr
7000d072:	bf9a      	itte	ls
7000d074:	ea4f 429c 	movls.w	r2, ip, lsr #18
7000d078:	327c      	addls	r2, #124	@ 0x7c
7000d07a:	227e      	movhi	r2, #126	@ 0x7e
7000d07c:	e7cf      	b.n	7000d01e <_malloc_r+0x272>
7000d07e:	f8de e008 	ldr.w	lr, [lr, #8]
7000d082:	45f0      	cmp	r8, lr
7000d084:	d005      	beq.n	7000d092 <_malloc_r+0x2e6>
7000d086:	f8de 2004 	ldr.w	r2, [lr, #4]
7000d08a:	f022 0203 	bic.w	r2, r2, #3
7000d08e:	4562      	cmp	r2, ip
7000d090:	d8f5      	bhi.n	7000d07e <_malloc_r+0x2d2>
7000d092:	f8de 800c 	ldr.w	r8, [lr, #12]
7000d096:	e7d1      	b.n	7000d03c <_malloc_r+0x290>
7000d098:	240001fc 	.word	0x240001fc
7000d09c:	24000204 	.word	0x24000204
7000d0a0:	24000f20 	.word	0x24000f20
7000d0a4:	240001f4 	.word	0x240001f4
7000d0a8:	24000ef0 	.word	0x24000ef0
7000d0ac:	24000f1c 	.word	0x24000f1c
7000d0b0:	24000f18 	.word	0x24000f18
7000d0b4:	6860      	ldr	r0, [r4, #4]
7000d0b6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
7000d0ba:	f020 0003 	bic.w	r0, r0, #3
7000d0be:	eba0 0a07 	sub.w	sl, r0, r7
7000d0c2:	f1ba 0f0f 	cmp.w	sl, #15
7000d0c6:	dd12      	ble.n	7000d0ee <_malloc_r+0x342>
7000d0c8:	68a3      	ldr	r3, [r4, #8]
7000d0ca:	19e2      	adds	r2, r4, r7
7000d0cc:	f047 0701 	orr.w	r7, r7, #1
7000d0d0:	6067      	str	r7, [r4, #4]
7000d0d2:	f8c3 c00c 	str.w	ip, [r3, #12]
7000d0d6:	f8cc 3008 	str.w	r3, [ip, #8]
7000d0da:	f04a 0301 	orr.w	r3, sl, #1
7000d0de:	e9c6 2204 	strd	r2, r2, [r6, #16]
7000d0e2:	e9c2 1102 	strd	r1, r1, [r2, #8]
7000d0e6:	6053      	str	r3, [r2, #4]
7000d0e8:	f844 a000 	str.w	sl, [r4, r0]
7000d0ec:	e68f      	b.n	7000ce0e <_malloc_r+0x62>
7000d0ee:	f1ba 0f00 	cmp.w	sl, #0
7000d0f2:	db11      	blt.n	7000d118 <_malloc_r+0x36c>
7000d0f4:	4420      	add	r0, r4
7000d0f6:	6843      	ldr	r3, [r0, #4]
7000d0f8:	f043 0301 	orr.w	r3, r3, #1
7000d0fc:	6043      	str	r3, [r0, #4]
7000d0fe:	f854 3f08 	ldr.w	r3, [r4, #8]!
7000d102:	4628      	mov	r0, r5
7000d104:	f8c3 c00c 	str.w	ip, [r3, #12]
7000d108:	f8cc 3008 	str.w	r3, [ip, #8]
7000d10c:	f000 f88e 	bl	7000d22c <__malloc_unlock>
7000d110:	4620      	mov	r0, r4
7000d112:	b003      	add	sp, #12
7000d114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000d118:	4664      	mov	r4, ip
7000d11a:	e70f      	b.n	7000cf3c <_malloc_r+0x190>
7000d11c:	f858 0908 	ldr.w	r0, [r8], #-8
7000d120:	4540      	cmp	r0, r8
7000d122:	f103 33ff 	add.w	r3, r3, #4294967295
7000d126:	f43f af13 	beq.w	7000cf50 <_malloc_r+0x1a4>
7000d12a:	e718      	b.n	7000cf5e <_malloc_r+0x1b2>
7000d12c:	3304      	adds	r3, #4
7000d12e:	0052      	lsls	r2, r2, #1
7000d130:	4210      	tst	r0, r2
7000d132:	d0fb      	beq.n	7000d12c <_malloc_r+0x380>
7000d134:	e6fc      	b.n	7000cf30 <_malloc_r+0x184>
7000d136:	4673      	mov	r3, lr
7000d138:	e7fa      	b.n	7000d130 <_malloc_r+0x384>
7000d13a:	6810      	ldr	r0, [r2, #0]
7000d13c:	3001      	adds	r0, #1
7000d13e:	bf1b      	ittet	ne
7000d140:	eba4 0b0b 	subne.w	fp, r4, fp
7000d144:	eb0b 020e 	addne.w	r2, fp, lr
7000d148:	6014      	streq	r4, [r2, #0]
7000d14a:	601a      	strne	r2, [r3, #0]
7000d14c:	f014 0b07 	ands.w	fp, r4, #7
7000d150:	bf1a      	itte	ne
7000d152:	f1cb 0008 	rsbne	r0, fp, #8
7000d156:	1824      	addne	r4, r4, r0
7000d158:	4658      	moveq	r0, fp
7000d15a:	1862      	adds	r2, r4, r1
7000d15c:	ea02 010c 	and.w	r1, r2, ip
7000d160:	4480      	add	r8, r0
7000d162:	eba8 0801 	sub.w	r8, r8, r1
7000d166:	ea08 080c 	and.w	r8, r8, ip
7000d16a:	4641      	mov	r1, r8
7000d16c:	4628      	mov	r0, r5
7000d16e:	9201      	str	r2, [sp, #4]
7000d170:	f001 fcbc 	bl	7000eaec <_sbrk_r>
7000d174:	1c43      	adds	r3, r0, #1
7000d176:	9a01      	ldr	r2, [sp, #4]
7000d178:	4b28      	ldr	r3, [pc, #160]	@ (7000d21c <_malloc_r+0x470>)
7000d17a:	d107      	bne.n	7000d18c <_malloc_r+0x3e0>
7000d17c:	f1bb 0f00 	cmp.w	fp, #0
7000d180:	d023      	beq.n	7000d1ca <_malloc_r+0x41e>
7000d182:	f1ab 0008 	sub.w	r0, fp, #8
7000d186:	4410      	add	r0, r2
7000d188:	f04f 0800 	mov.w	r8, #0
7000d18c:	681a      	ldr	r2, [r3, #0]
7000d18e:	60b4      	str	r4, [r6, #8]
7000d190:	1b00      	subs	r0, r0, r4
7000d192:	4440      	add	r0, r8
7000d194:	4442      	add	r2, r8
7000d196:	f040 0001 	orr.w	r0, r0, #1
7000d19a:	45b2      	cmp	sl, r6
7000d19c:	601a      	str	r2, [r3, #0]
7000d19e:	6060      	str	r0, [r4, #4]
7000d1a0:	f43f af29 	beq.w	7000cff6 <_malloc_r+0x24a>
7000d1a4:	f1b9 0f0f 	cmp.w	r9, #15
7000d1a8:	d812      	bhi.n	7000d1d0 <_malloc_r+0x424>
7000d1aa:	2301      	movs	r3, #1
7000d1ac:	6063      	str	r3, [r4, #4]
7000d1ae:	68b3      	ldr	r3, [r6, #8]
7000d1b0:	685b      	ldr	r3, [r3, #4]
7000d1b2:	f023 0303 	bic.w	r3, r3, #3
7000d1b6:	42bb      	cmp	r3, r7
7000d1b8:	eba3 0207 	sub.w	r2, r3, r7
7000d1bc:	d301      	bcc.n	7000d1c2 <_malloc_r+0x416>
7000d1be:	2a0f      	cmp	r2, #15
7000d1c0:	dc22      	bgt.n	7000d208 <_malloc_r+0x45c>
7000d1c2:	4628      	mov	r0, r5
7000d1c4:	f000 f832 	bl	7000d22c <__malloc_unlock>
7000d1c8:	e5fc      	b.n	7000cdc4 <_malloc_r+0x18>
7000d1ca:	4610      	mov	r0, r2
7000d1cc:	46d8      	mov	r8, fp
7000d1ce:	e7dd      	b.n	7000d18c <_malloc_r+0x3e0>
7000d1d0:	f8da 2004 	ldr.w	r2, [sl, #4]
7000d1d4:	f1a9 090c 	sub.w	r9, r9, #12
7000d1d8:	f029 0907 	bic.w	r9, r9, #7
7000d1dc:	f002 0201 	and.w	r2, r2, #1
7000d1e0:	ea42 0209 	orr.w	r2, r2, r9
7000d1e4:	f8ca 2004 	str.w	r2, [sl, #4]
7000d1e8:	2105      	movs	r1, #5
7000d1ea:	eb0a 0209 	add.w	r2, sl, r9
7000d1ee:	f1b9 0f0f 	cmp.w	r9, #15
7000d1f2:	e9c2 1101 	strd	r1, r1, [r2, #4]
7000d1f6:	f67f aefe 	bls.w	7000cff6 <_malloc_r+0x24a>
7000d1fa:	f10a 0108 	add.w	r1, sl, #8
7000d1fe:	4628      	mov	r0, r5
7000d200:	f7ff fd14 	bl	7000cc2c <_free_r>
7000d204:	4b05      	ldr	r3, [pc, #20]	@ (7000d21c <_malloc_r+0x470>)
7000d206:	e6f6      	b.n	7000cff6 <_malloc_r+0x24a>
7000d208:	68b4      	ldr	r4, [r6, #8]
7000d20a:	f047 0301 	orr.w	r3, r7, #1
7000d20e:	4427      	add	r7, r4
7000d210:	f042 0201 	orr.w	r2, r2, #1
7000d214:	6063      	str	r3, [r4, #4]
7000d216:	60b7      	str	r7, [r6, #8]
7000d218:	607a      	str	r2, [r7, #4]
7000d21a:	e5f8      	b.n	7000ce0e <_malloc_r+0x62>
7000d21c:	24000ef0 	.word	0x24000ef0

7000d220 <__malloc_lock>:
7000d220:	4801      	ldr	r0, [pc, #4]	@ (7000d228 <__malloc_lock+0x8>)
7000d222:	f7ff bc9b 	b.w	7000cb5c <__retarget_lock_acquire_recursive>
7000d226:	bf00      	nop
7000d228:	24000ee8 	.word	0x24000ee8

7000d22c <__malloc_unlock>:
7000d22c:	4801      	ldr	r0, [pc, #4]	@ (7000d234 <__malloc_unlock+0x8>)
7000d22e:	f7ff bc96 	b.w	7000cb5e <__retarget_lock_release_recursive>
7000d232:	bf00      	nop
7000d234:	24000ee8 	.word	0x24000ee8

7000d238 <_vfprintf_r>:
7000d238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000d23c:	ed2d 8b04 	vpush	{d8-d9}
7000d240:	b0cb      	sub	sp, #300	@ 0x12c
7000d242:	468b      	mov	fp, r1
7000d244:	4692      	mov	sl, r2
7000d246:	461c      	mov	r4, r3
7000d248:	461f      	mov	r7, r3
7000d24a:	9002      	str	r0, [sp, #8]
7000d24c:	f001 fc4a 	bl	7000eae4 <_localeconv_r>
7000d250:	6803      	ldr	r3, [r0, #0]
7000d252:	930f      	str	r3, [sp, #60]	@ 0x3c
7000d254:	4618      	mov	r0, r3
7000d256:	f7f3 f84b 	bl	700002f0 <strlen>
7000d25a:	9b02      	ldr	r3, [sp, #8]
7000d25c:	9009      	str	r0, [sp, #36]	@ 0x24
7000d25e:	b123      	cbz	r3, 7000d26a <_vfprintf_r+0x32>
7000d260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000d262:	b913      	cbnz	r3, 7000d26a <_vfprintf_r+0x32>
7000d264:	9802      	ldr	r0, [sp, #8]
7000d266:	f7ff fb21 	bl	7000c8ac <__sinit>
7000d26a:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000d26e:	07dd      	lsls	r5, r3, #31
7000d270:	d407      	bmi.n	7000d282 <_vfprintf_r+0x4a>
7000d272:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000d276:	0598      	lsls	r0, r3, #22
7000d278:	d403      	bmi.n	7000d282 <_vfprintf_r+0x4a>
7000d27a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000d27e:	f7ff fc6d 	bl	7000cb5c <__retarget_lock_acquire_recursive>
7000d282:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
7000d286:	0499      	lsls	r1, r3, #18
7000d288:	d409      	bmi.n	7000d29e <_vfprintf_r+0x66>
7000d28a:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
7000d28e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000d292:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
7000d296:	f8ab 300c 	strh.w	r3, [fp, #12]
7000d29a:	f8cb 2064 	str.w	r2, [fp, #100]	@ 0x64
7000d29e:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000d2a2:	049a      	lsls	r2, r3, #18
7000d2a4:	d50a      	bpl.n	7000d2bc <_vfprintf_r+0x84>
7000d2a6:	07de      	lsls	r6, r3, #31
7000d2a8:	d517      	bpl.n	7000d2da <_vfprintf_r+0xa2>
7000d2aa:	f04f 33ff 	mov.w	r3, #4294967295
7000d2ae:	930b      	str	r3, [sp, #44]	@ 0x2c
7000d2b0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
7000d2b2:	b04b      	add	sp, #300	@ 0x12c
7000d2b4:	ecbd 8b04 	vpop	{d8-d9}
7000d2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000d2bc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000d2c0:	071d      	lsls	r5, r3, #28
7000d2c2:	d502      	bpl.n	7000d2ca <_vfprintf_r+0x92>
7000d2c4:	f8db 3010 	ldr.w	r3, [fp, #16]
7000d2c8:	b983      	cbnz	r3, 7000d2ec <_vfprintf_r+0xb4>
7000d2ca:	9802      	ldr	r0, [sp, #8]
7000d2cc:	4659      	mov	r1, fp
7000d2ce:	f001 fb85 	bl	7000e9dc <__swsetup_r>
7000d2d2:	b158      	cbz	r0, 7000d2ec <_vfprintf_r+0xb4>
7000d2d4:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000d2d8:	e7e5      	b.n	7000d2a6 <_vfprintf_r+0x6e>
7000d2da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000d2de:	0598      	lsls	r0, r3, #22
7000d2e0:	d4e3      	bmi.n	7000d2aa <_vfprintf_r+0x72>
7000d2e2:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000d2e6:	f7ff fc3a 	bl	7000cb5e <__retarget_lock_release_recursive>
7000d2ea:	e7de      	b.n	7000d2aa <_vfprintf_r+0x72>
7000d2ec:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
7000d2f0:	f003 021a 	and.w	r2, r3, #26
7000d2f4:	2a0a      	cmp	r2, #10
7000d2f6:	d118      	bne.n	7000d32a <_vfprintf_r+0xf2>
7000d2f8:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
7000d2fc:	2a00      	cmp	r2, #0
7000d2fe:	db14      	blt.n	7000d32a <_vfprintf_r+0xf2>
7000d300:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
7000d304:	07d1      	lsls	r1, r2, #31
7000d306:	d405      	bmi.n	7000d314 <_vfprintf_r+0xdc>
7000d308:	059a      	lsls	r2, r3, #22
7000d30a:	d403      	bmi.n	7000d314 <_vfprintf_r+0xdc>
7000d30c:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000d310:	f7ff fc25 	bl	7000cb5e <__retarget_lock_release_recursive>
7000d314:	9802      	ldr	r0, [sp, #8]
7000d316:	4623      	mov	r3, r4
7000d318:	4652      	mov	r2, sl
7000d31a:	4659      	mov	r1, fp
7000d31c:	b04b      	add	sp, #300	@ 0x12c
7000d31e:	ecbd 8b04 	vpop	{d8-d9}
7000d322:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000d326:	f001 b969 	b.w	7000e5fc <__sbprintf>
7000d32a:	2300      	movs	r3, #0
7000d32c:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
7000d330:	ed9f 8b97 	vldr	d8, [pc, #604]	@ 7000d590 <_vfprintf_r+0x358>
7000d334:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
7000d338:	ac21      	add	r4, sp, #132	@ 0x84
7000d33a:	941e      	str	r4, [sp, #120]	@ 0x78
7000d33c:	9303      	str	r3, [sp, #12]
7000d33e:	9307      	str	r3, [sp, #28]
7000d340:	930e      	str	r3, [sp, #56]	@ 0x38
7000d342:	9310      	str	r3, [sp, #64]	@ 0x40
7000d344:	930b      	str	r3, [sp, #44]	@ 0x2c
7000d346:	4653      	mov	r3, sl
7000d348:	461d      	mov	r5, r3
7000d34a:	f813 2b01 	ldrb.w	r2, [r3], #1
7000d34e:	b10a      	cbz	r2, 7000d354 <_vfprintf_r+0x11c>
7000d350:	2a25      	cmp	r2, #37	@ 0x25
7000d352:	d1f9      	bne.n	7000d348 <_vfprintf_r+0x110>
7000d354:	ebb5 060a 	subs.w	r6, r5, sl
7000d358:	d00d      	beq.n	7000d376 <_vfprintf_r+0x13e>
7000d35a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000d35c:	4433      	add	r3, r6
7000d35e:	9320      	str	r3, [sp, #128]	@ 0x80
7000d360:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000d362:	3301      	adds	r3, #1
7000d364:	2b07      	cmp	r3, #7
7000d366:	e9c4 a600 	strd	sl, r6, [r4]
7000d36a:	931f      	str	r3, [sp, #124]	@ 0x7c
7000d36c:	dc75      	bgt.n	7000d45a <_vfprintf_r+0x222>
7000d36e:	3408      	adds	r4, #8
7000d370:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000d372:	4433      	add	r3, r6
7000d374:	930b      	str	r3, [sp, #44]	@ 0x2c
7000d376:	782b      	ldrb	r3, [r5, #0]
7000d378:	2b00      	cmp	r3, #0
7000d37a:	f001 80fa 	beq.w	7000e572 <_vfprintf_r+0x133a>
7000d37e:	2200      	movs	r2, #0
7000d380:	1c6b      	adds	r3, r5, #1
7000d382:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
7000d386:	f04f 36ff 	mov.w	r6, #4294967295
7000d38a:	920a      	str	r2, [sp, #40]	@ 0x28
7000d38c:	4615      	mov	r5, r2
7000d38e:	f813 2b01 	ldrb.w	r2, [r3], #1
7000d392:	9204      	str	r2, [sp, #16]
7000d394:	9308      	str	r3, [sp, #32]
7000d396:	9b04      	ldr	r3, [sp, #16]
7000d398:	3b20      	subs	r3, #32
7000d39a:	2b5a      	cmp	r3, #90	@ 0x5a
7000d39c:	f200 8571 	bhi.w	7000de82 <_vfprintf_r+0xc4a>
7000d3a0:	e8df f013 	tbh	[pc, r3, lsl #1]
7000d3a4:	056f009d 	.word	0x056f009d
7000d3a8:	00a5056f 	.word	0x00a5056f
7000d3ac:	056f056f 	.word	0x056f056f
7000d3b0:	0085056f 	.word	0x0085056f
7000d3b4:	056f056f 	.word	0x056f056f
7000d3b8:	00b200a8 	.word	0x00b200a8
7000d3bc:	00af056f 	.word	0x00af056f
7000d3c0:	056f00b4 	.word	0x056f00b4
7000d3c4:	00d200cf 	.word	0x00d200cf
7000d3c8:	00d200d2 	.word	0x00d200d2
7000d3cc:	00d200d2 	.word	0x00d200d2
7000d3d0:	00d200d2 	.word	0x00d200d2
7000d3d4:	00d200d2 	.word	0x00d200d2
7000d3d8:	056f056f 	.word	0x056f056f
7000d3dc:	056f056f 	.word	0x056f056f
7000d3e0:	056f056f 	.word	0x056f056f
7000d3e4:	014a056f 	.word	0x014a056f
7000d3e8:	0109056f 	.word	0x0109056f
7000d3ec:	014a011b 	.word	0x014a011b
7000d3f0:	014a014a 	.word	0x014a014a
7000d3f4:	056f056f 	.word	0x056f056f
7000d3f8:	056f056f 	.word	0x056f056f
7000d3fc:	056f00e5 	.word	0x056f00e5
7000d400:	0467056f 	.word	0x0467056f
7000d404:	056f056f 	.word	0x056f056f
7000d408:	04b1056f 	.word	0x04b1056f
7000d40c:	04d0056f 	.word	0x04d0056f
7000d410:	056f056f 	.word	0x056f056f
7000d414:	056f04f3 	.word	0x056f04f3
7000d418:	056f056f 	.word	0x056f056f
7000d41c:	056f056f 	.word	0x056f056f
7000d420:	056f056f 	.word	0x056f056f
7000d424:	014a056f 	.word	0x014a056f
7000d428:	0109056f 	.word	0x0109056f
7000d42c:	014a011d 	.word	0x014a011d
7000d430:	014a014a 	.word	0x014a014a
7000d434:	011d00e8 	.word	0x011d00e8
7000d438:	056f0103 	.word	0x056f0103
7000d43c:	056f00fc 	.word	0x056f00fc
7000d440:	0469044b 	.word	0x0469044b
7000d444:	0103049f 	.word	0x0103049f
7000d448:	04b1056f 	.word	0x04b1056f
7000d44c:	04d2009b 	.word	0x04d2009b
7000d450:	056f056f 	.word	0x056f056f
7000d454:	056f0065 	.word	0x056f0065
7000d458:	009b      	.short	0x009b
7000d45a:	9802      	ldr	r0, [sp, #8]
7000d45c:	aa1e      	add	r2, sp, #120	@ 0x78
7000d45e:	4659      	mov	r1, fp
7000d460:	f001 f90c 	bl	7000e67c <__sprint_r>
7000d464:	2800      	cmp	r0, #0
7000d466:	f040 8139 	bne.w	7000d6dc <_vfprintf_r+0x4a4>
7000d46a:	ac21      	add	r4, sp, #132	@ 0x84
7000d46c:	e780      	b.n	7000d370 <_vfprintf_r+0x138>
7000d46e:	4b4a      	ldr	r3, [pc, #296]	@ (7000d598 <_vfprintf_r+0x360>)
7000d470:	9312      	str	r3, [sp, #72]	@ 0x48
7000d472:	f015 0320 	ands.w	r3, r5, #32
7000d476:	f000 848b 	beq.w	7000dd90 <_vfprintf_r+0xb58>
7000d47a:	3707      	adds	r7, #7
7000d47c:	f027 0307 	bic.w	r3, r7, #7
7000d480:	461a      	mov	r2, r3
7000d482:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000d486:	f852 7b08 	ldr.w	r7, [r2], #8
7000d48a:	9205      	str	r2, [sp, #20]
7000d48c:	07eb      	lsls	r3, r5, #31
7000d48e:	d50a      	bpl.n	7000d4a6 <_vfprintf_r+0x26e>
7000d490:	ea57 0308 	orrs.w	r3, r7, r8
7000d494:	d007      	beq.n	7000d4a6 <_vfprintf_r+0x26e>
7000d496:	2330      	movs	r3, #48	@ 0x30
7000d498:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
7000d49c:	9b04      	ldr	r3, [sp, #16]
7000d49e:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
7000d4a2:	f045 0502 	orr.w	r5, r5, #2
7000d4a6:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000d4aa:	2302      	movs	r3, #2
7000d4ac:	e3f2      	b.n	7000dc94 <_vfprintf_r+0xa5c>
7000d4ae:	9802      	ldr	r0, [sp, #8]
7000d4b0:	f001 fb18 	bl	7000eae4 <_localeconv_r>
7000d4b4:	6843      	ldr	r3, [r0, #4]
7000d4b6:	9310      	str	r3, [sp, #64]	@ 0x40
7000d4b8:	4618      	mov	r0, r3
7000d4ba:	f7f2 ff19 	bl	700002f0 <strlen>
7000d4be:	900e      	str	r0, [sp, #56]	@ 0x38
7000d4c0:	9802      	ldr	r0, [sp, #8]
7000d4c2:	f001 fb0f 	bl	7000eae4 <_localeconv_r>
7000d4c6:	6883      	ldr	r3, [r0, #8]
7000d4c8:	9307      	str	r3, [sp, #28]
7000d4ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000d4cc:	b12b      	cbz	r3, 7000d4da <_vfprintf_r+0x2a2>
7000d4ce:	9b07      	ldr	r3, [sp, #28]
7000d4d0:	b11b      	cbz	r3, 7000d4da <_vfprintf_r+0x2a2>
7000d4d2:	781b      	ldrb	r3, [r3, #0]
7000d4d4:	b10b      	cbz	r3, 7000d4da <_vfprintf_r+0x2a2>
7000d4d6:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
7000d4da:	9b08      	ldr	r3, [sp, #32]
7000d4dc:	e757      	b.n	7000d38e <_vfprintf_r+0x156>
7000d4de:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
7000d4e2:	2b00      	cmp	r3, #0
7000d4e4:	d1f9      	bne.n	7000d4da <_vfprintf_r+0x2a2>
7000d4e6:	2320      	movs	r3, #32
7000d4e8:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000d4ec:	e7f5      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d4ee:	f045 0501 	orr.w	r5, r5, #1
7000d4f2:	e7f2      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d4f4:	f857 3b04 	ldr.w	r3, [r7], #4
7000d4f8:	930a      	str	r3, [sp, #40]	@ 0x28
7000d4fa:	2b00      	cmp	r3, #0
7000d4fc:	daed      	bge.n	7000d4da <_vfprintf_r+0x2a2>
7000d4fe:	425b      	negs	r3, r3
7000d500:	930a      	str	r3, [sp, #40]	@ 0x28
7000d502:	f045 0504 	orr.w	r5, r5, #4
7000d506:	e7e8      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d508:	232b      	movs	r3, #43	@ 0x2b
7000d50a:	e7ed      	b.n	7000d4e8 <_vfprintf_r+0x2b0>
7000d50c:	9b08      	ldr	r3, [sp, #32]
7000d50e:	f813 2b01 	ldrb.w	r2, [r3], #1
7000d512:	9204      	str	r2, [sp, #16]
7000d514:	2a2a      	cmp	r2, #42	@ 0x2a
7000d516:	d111      	bne.n	7000d53c <_vfprintf_r+0x304>
7000d518:	f857 6b04 	ldr.w	r6, [r7], #4
7000d51c:	9308      	str	r3, [sp, #32]
7000d51e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
7000d522:	e7da      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d524:	fb01 2606 	mla	r6, r1, r6, r2
7000d528:	f813 2b01 	ldrb.w	r2, [r3], #1
7000d52c:	9204      	str	r2, [sp, #16]
7000d52e:	9a04      	ldr	r2, [sp, #16]
7000d530:	3a30      	subs	r2, #48	@ 0x30
7000d532:	2a09      	cmp	r2, #9
7000d534:	d9f6      	bls.n	7000d524 <_vfprintf_r+0x2ec>
7000d536:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
7000d53a:	e72b      	b.n	7000d394 <_vfprintf_r+0x15c>
7000d53c:	2600      	movs	r6, #0
7000d53e:	210a      	movs	r1, #10
7000d540:	e7f5      	b.n	7000d52e <_vfprintf_r+0x2f6>
7000d542:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
7000d546:	e7c8      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d548:	2300      	movs	r3, #0
7000d54a:	930a      	str	r3, [sp, #40]	@ 0x28
7000d54c:	220a      	movs	r2, #10
7000d54e:	9b04      	ldr	r3, [sp, #16]
7000d550:	990a      	ldr	r1, [sp, #40]	@ 0x28
7000d552:	3b30      	subs	r3, #48	@ 0x30
7000d554:	fb02 3301 	mla	r3, r2, r1, r3
7000d558:	930a      	str	r3, [sp, #40]	@ 0x28
7000d55a:	9b08      	ldr	r3, [sp, #32]
7000d55c:	f813 1b01 	ldrb.w	r1, [r3], #1
7000d560:	9308      	str	r3, [sp, #32]
7000d562:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
7000d566:	2b09      	cmp	r3, #9
7000d568:	9104      	str	r1, [sp, #16]
7000d56a:	d9f0      	bls.n	7000d54e <_vfprintf_r+0x316>
7000d56c:	e713      	b.n	7000d396 <_vfprintf_r+0x15e>
7000d56e:	f045 0508 	orr.w	r5, r5, #8
7000d572:	e7b2      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d574:	9b08      	ldr	r3, [sp, #32]
7000d576:	781b      	ldrb	r3, [r3, #0]
7000d578:	2b68      	cmp	r3, #104	@ 0x68
7000d57a:	bf01      	itttt	eq
7000d57c:	9b08      	ldreq	r3, [sp, #32]
7000d57e:	3301      	addeq	r3, #1
7000d580:	9308      	streq	r3, [sp, #32]
7000d582:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
7000d586:	bf18      	it	ne
7000d588:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
7000d58c:	e7a5      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d58e:	bf00      	nop
	...
7000d598:	70011599 	.word	0x70011599
7000d59c:	9b08      	ldr	r3, [sp, #32]
7000d59e:	781b      	ldrb	r3, [r3, #0]
7000d5a0:	2b6c      	cmp	r3, #108	@ 0x6c
7000d5a2:	d105      	bne.n	7000d5b0 <_vfprintf_r+0x378>
7000d5a4:	9b08      	ldr	r3, [sp, #32]
7000d5a6:	3301      	adds	r3, #1
7000d5a8:	9308      	str	r3, [sp, #32]
7000d5aa:	f045 0520 	orr.w	r5, r5, #32
7000d5ae:	e794      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d5b0:	f045 0510 	orr.w	r5, r5, #16
7000d5b4:	e791      	b.n	7000d4da <_vfprintf_r+0x2a2>
7000d5b6:	463a      	mov	r2, r7
7000d5b8:	f852 3b04 	ldr.w	r3, [r2], #4
7000d5bc:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
7000d5c0:	2300      	movs	r3, #0
7000d5c2:	9205      	str	r2, [sp, #20]
7000d5c4:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000d5c8:	4699      	mov	r9, r3
7000d5ca:	2601      	movs	r6, #1
7000d5cc:	930c      	str	r3, [sp, #48]	@ 0x30
7000d5ce:	4698      	mov	r8, r3
7000d5d0:	9306      	str	r3, [sp, #24]
7000d5d2:	461f      	mov	r7, r3
7000d5d4:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
7000d5d8:	e18f      	b.n	7000d8fa <_vfprintf_r+0x6c2>
7000d5da:	f045 0510 	orr.w	r5, r5, #16
7000d5de:	06ab      	lsls	r3, r5, #26
7000d5e0:	d514      	bpl.n	7000d60c <_vfprintf_r+0x3d4>
7000d5e2:	3707      	adds	r7, #7
7000d5e4:	f027 0307 	bic.w	r3, r7, #7
7000d5e8:	461a      	mov	r2, r3
7000d5ea:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000d5ee:	f852 7b08 	ldr.w	r7, [r2], #8
7000d5f2:	9205      	str	r2, [sp, #20]
7000d5f4:	f1b8 0f00 	cmp.w	r8, #0
7000d5f8:	da06      	bge.n	7000d608 <_vfprintf_r+0x3d0>
7000d5fa:	427f      	negs	r7, r7
7000d5fc:	f04f 032d 	mov.w	r3, #45	@ 0x2d
7000d600:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
7000d604:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000d608:	2301      	movs	r3, #1
7000d60a:	e346      	b.n	7000dc9a <_vfprintf_r+0xa62>
7000d60c:	463a      	mov	r2, r7
7000d60e:	06e8      	lsls	r0, r5, #27
7000d610:	f852 3b04 	ldr.w	r3, [r2], #4
7000d614:	9205      	str	r2, [sp, #20]
7000d616:	d503      	bpl.n	7000d620 <_vfprintf_r+0x3e8>
7000d618:	461f      	mov	r7, r3
7000d61a:	ea4f 78e3 	mov.w	r8, r3, asr #31
7000d61e:	e7e9      	b.n	7000d5f4 <_vfprintf_r+0x3bc>
7000d620:	0669      	lsls	r1, r5, #25
7000d622:	d503      	bpl.n	7000d62c <_vfprintf_r+0x3f4>
7000d624:	b21f      	sxth	r7, r3
7000d626:	f343 38c0 	sbfx	r8, r3, #15, #1
7000d62a:	e7e3      	b.n	7000d5f4 <_vfprintf_r+0x3bc>
7000d62c:	05aa      	lsls	r2, r5, #22
7000d62e:	d5f3      	bpl.n	7000d618 <_vfprintf_r+0x3e0>
7000d630:	b25f      	sxtb	r7, r3
7000d632:	f343 18c0 	sbfx	r8, r3, #7, #1
7000d636:	e7dd      	b.n	7000d5f4 <_vfprintf_r+0x3bc>
7000d638:	3707      	adds	r7, #7
7000d63a:	f027 0307 	bic.w	r3, r7, #7
7000d63e:	ecb3 8b02 	vldmia	r3!, {d8}
7000d642:	ed9f 7b63 	vldr	d7, [pc, #396]	@ 7000d7d0 <_vfprintf_r+0x598>
7000d646:	eeb0 6bc8 	vabs.f64	d6, d8
7000d64a:	eeb4 6b47 	vcmp.f64	d6, d7
7000d64e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d652:	9305      	str	r3, [sp, #20]
7000d654:	dd17      	ble.n	7000d686 <_vfprintf_r+0x44e>
7000d656:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
7000d65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d65e:	d502      	bpl.n	7000d666 <_vfprintf_r+0x42e>
7000d660:	232d      	movs	r3, #45	@ 0x2d
7000d662:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000d666:	4a5c      	ldr	r2, [pc, #368]	@ (7000d7d8 <_vfprintf_r+0x5a0>)
7000d668:	4b5c      	ldr	r3, [pc, #368]	@ (7000d7dc <_vfprintf_r+0x5a4>)
7000d66a:	9904      	ldr	r1, [sp, #16]
7000d66c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
7000d670:	2947      	cmp	r1, #71	@ 0x47
7000d672:	bfcc      	ite	gt
7000d674:	4692      	movgt	sl, r2
7000d676:	469a      	movle	sl, r3
7000d678:	f04f 0900 	mov.w	r9, #0
7000d67c:	2603      	movs	r6, #3
7000d67e:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
7000d682:	f000 bfb1 	b.w	7000e5e8 <_vfprintf_r+0x13b0>
7000d686:	eeb4 8b48 	vcmp.f64	d8, d8
7000d68a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d68e:	d709      	bvc.n	7000d6a4 <_vfprintf_r+0x46c>
7000d690:	ee18 3a90 	vmov	r3, s17
7000d694:	2b00      	cmp	r3, #0
7000d696:	bfbc      	itt	lt
7000d698:	232d      	movlt	r3, #45	@ 0x2d
7000d69a:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
7000d69e:	4a50      	ldr	r2, [pc, #320]	@ (7000d7e0 <_vfprintf_r+0x5a8>)
7000d6a0:	4b50      	ldr	r3, [pc, #320]	@ (7000d7e4 <_vfprintf_r+0x5ac>)
7000d6a2:	e7e2      	b.n	7000d66a <_vfprintf_r+0x432>
7000d6a4:	9b04      	ldr	r3, [sp, #16]
7000d6a6:	2b61      	cmp	r3, #97	@ 0x61
7000d6a8:	d02a      	beq.n	7000d700 <_vfprintf_r+0x4c8>
7000d6aa:	2b41      	cmp	r3, #65	@ 0x41
7000d6ac:	d12a      	bne.n	7000d704 <_vfprintf_r+0x4cc>
7000d6ae:	2358      	movs	r3, #88	@ 0x58
7000d6b0:	2230      	movs	r2, #48	@ 0x30
7000d6b2:	2e63      	cmp	r6, #99	@ 0x63
7000d6b4:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
7000d6b8:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
7000d6bc:	f045 0502 	orr.w	r5, r5, #2
7000d6c0:	dd2c      	ble.n	7000d71c <_vfprintf_r+0x4e4>
7000d6c2:	9802      	ldr	r0, [sp, #8]
7000d6c4:	1c71      	adds	r1, r6, #1
7000d6c6:	f7ff fb71 	bl	7000cdac <_malloc_r>
7000d6ca:	4682      	mov	sl, r0
7000d6cc:	2800      	cmp	r0, #0
7000d6ce:	d16f      	bne.n	7000d7b0 <_vfprintf_r+0x578>
7000d6d0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000d6d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000d6d8:	f8ab 300c 	strh.w	r3, [fp, #12]
7000d6dc:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000d6e0:	07d9      	lsls	r1, r3, #31
7000d6e2:	d407      	bmi.n	7000d6f4 <_vfprintf_r+0x4bc>
7000d6e4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000d6e8:	059a      	lsls	r2, r3, #22
7000d6ea:	d403      	bmi.n	7000d6f4 <_vfprintf_r+0x4bc>
7000d6ec:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000d6f0:	f7ff fa35 	bl	7000cb5e <__retarget_lock_release_recursive>
7000d6f4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000d6f8:	065b      	lsls	r3, r3, #25
7000d6fa:	f57f add9 	bpl.w	7000d2b0 <_vfprintf_r+0x78>
7000d6fe:	e5d4      	b.n	7000d2aa <_vfprintf_r+0x72>
7000d700:	2378      	movs	r3, #120	@ 0x78
7000d702:	e7d5      	b.n	7000d6b0 <_vfprintf_r+0x478>
7000d704:	1c77      	adds	r7, r6, #1
7000d706:	d055      	beq.n	7000d7b4 <_vfprintf_r+0x57c>
7000d708:	9b04      	ldr	r3, [sp, #16]
7000d70a:	f023 0320 	bic.w	r3, r3, #32
7000d70e:	2b47      	cmp	r3, #71	@ 0x47
7000d710:	d101      	bne.n	7000d716 <_vfprintf_r+0x4de>
7000d712:	2e00      	cmp	r6, #0
7000d714:	d052      	beq.n	7000d7bc <_vfprintf_r+0x584>
7000d716:	f04f 0900 	mov.w	r9, #0
7000d71a:	e003      	b.n	7000d724 <_vfprintf_r+0x4ec>
7000d71c:	f04f 0900 	mov.w	r9, #0
7000d720:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
7000d724:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
7000d728:	930c      	str	r3, [sp, #48]	@ 0x30
7000d72a:	ee18 3a90 	vmov	r3, s17
7000d72e:	2b00      	cmp	r3, #0
7000d730:	da47      	bge.n	7000d7c2 <_vfprintf_r+0x58a>
7000d732:	eeb1 9b48 	vneg.f64	d9, d8
7000d736:	232d      	movs	r3, #45	@ 0x2d
7000d738:	930d      	str	r3, [sp, #52]	@ 0x34
7000d73a:	9b04      	ldr	r3, [sp, #16]
7000d73c:	f023 0820 	bic.w	r8, r3, #32
7000d740:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
7000d744:	f040 81b5 	bne.w	7000dab2 <_vfprintf_r+0x87a>
7000d748:	eeb0 0b49 	vmov.f64	d0, d9
7000d74c:	a818      	add	r0, sp, #96	@ 0x60
7000d74e:	f001 fa0b 	bl	7000eb68 <frexp>
7000d752:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
7000d756:	ee20 0b07 	vmul.f64	d0, d0, d7
7000d75a:	eeb5 0b40 	vcmp.f64	d0, #0.0
7000d75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d762:	bf04      	itt	eq
7000d764:	2301      	moveq	r3, #1
7000d766:	9318      	streq	r3, [sp, #96]	@ 0x60
7000d768:	491f      	ldr	r1, [pc, #124]	@ (7000d7e8 <_vfprintf_r+0x5b0>)
7000d76a:	4b20      	ldr	r3, [pc, #128]	@ (7000d7ec <_vfprintf_r+0x5b4>)
7000d76c:	9a04      	ldr	r2, [sp, #16]
7000d76e:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
7000d772:	2a61      	cmp	r2, #97	@ 0x61
7000d774:	bf08      	it	eq
7000d776:	4619      	moveq	r1, r3
7000d778:	3e01      	subs	r6, #1
7000d77a:	4653      	mov	r3, sl
7000d77c:	ee20 0b07 	vmul.f64	d0, d0, d7
7000d780:	eefd 6bc0 	vcvt.s32.f64	s13, d0
7000d784:	ee16 2a90 	vmov	r2, s13
7000d788:	5c88      	ldrb	r0, [r1, r2]
7000d78a:	f803 0b01 	strb.w	r0, [r3], #1
7000d78e:	1c70      	adds	r0, r6, #1
7000d790:	eeb8 6be6 	vcvt.f64.s32	d6, s13
7000d794:	ee30 0b46 	vsub.f64	d0, d0, d6
7000d798:	d02a      	beq.n	7000d7f0 <_vfprintf_r+0x5b8>
7000d79a:	eeb5 0b40 	vcmp.f64	d0, #0.0
7000d79e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d7a2:	f106 32ff 	add.w	r2, r6, #4294967295
7000d7a6:	d110      	bne.n	7000d7ca <_vfprintf_r+0x592>
7000d7a8:	461a      	mov	r2, r3
7000d7aa:	1998      	adds	r0, r3, r6
7000d7ac:	2730      	movs	r7, #48	@ 0x30
7000d7ae:	e177      	b.n	7000daa0 <_vfprintf_r+0x868>
7000d7b0:	4681      	mov	r9, r0
7000d7b2:	e7b7      	b.n	7000d724 <_vfprintf_r+0x4ec>
7000d7b4:	f04f 0900 	mov.w	r9, #0
7000d7b8:	2606      	movs	r6, #6
7000d7ba:	e7b3      	b.n	7000d724 <_vfprintf_r+0x4ec>
7000d7bc:	46b1      	mov	r9, r6
7000d7be:	2601      	movs	r6, #1
7000d7c0:	e7b0      	b.n	7000d724 <_vfprintf_r+0x4ec>
7000d7c2:	2300      	movs	r3, #0
7000d7c4:	eeb0 9b48 	vmov.f64	d9, d8
7000d7c8:	e7b6      	b.n	7000d738 <_vfprintf_r+0x500>
7000d7ca:	4616      	mov	r6, r2
7000d7cc:	e7d6      	b.n	7000d77c <_vfprintf_r+0x544>
7000d7ce:	bf00      	nop
7000d7d0:	ffffffff 	.word	0xffffffff
7000d7d4:	7fefffff 	.word	0x7fefffff
7000d7d8:	7001158d 	.word	0x7001158d
7000d7dc:	70011589 	.word	0x70011589
7000d7e0:	70011595 	.word	0x70011595
7000d7e4:	70011591 	.word	0x70011591
7000d7e8:	700115aa 	.word	0x700115aa
7000d7ec:	70011599 	.word	0x70011599
7000d7f0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
7000d7f4:	eeb4 0bc7 	vcmpe.f64	d0, d7
7000d7f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d7fc:	dc06      	bgt.n	7000d80c <_vfprintf_r+0x5d4>
7000d7fe:	eeb4 0b47 	vcmp.f64	d0, d7
7000d802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d806:	d1cf      	bne.n	7000d7a8 <_vfprintf_r+0x570>
7000d808:	07d7      	lsls	r7, r2, #31
7000d80a:	d5cd      	bpl.n	7000d7a8 <_vfprintf_r+0x570>
7000d80c:	7bce      	ldrb	r6, [r1, #15]
7000d80e:	931c      	str	r3, [sp, #112]	@ 0x70
7000d810:	2730      	movs	r7, #48	@ 0x30
7000d812:	981c      	ldr	r0, [sp, #112]	@ 0x70
7000d814:	1e42      	subs	r2, r0, #1
7000d816:	921c      	str	r2, [sp, #112]	@ 0x70
7000d818:	f810 2c01 	ldrb.w	r2, [r0, #-1]
7000d81c:	42b2      	cmp	r2, r6
7000d81e:	f000 813a 	beq.w	7000da96 <_vfprintf_r+0x85e>
7000d822:	2a39      	cmp	r2, #57	@ 0x39
7000d824:	bf16      	itet	ne
7000d826:	3201      	addne	r2, #1
7000d828:	7a8a      	ldrbeq	r2, [r1, #10]
7000d82a:	b2d2      	uxtbne	r2, r2
7000d82c:	f800 2c01 	strb.w	r2, [r0, #-1]
7000d830:	eba3 030a 	sub.w	r3, r3, sl
7000d834:	9303      	str	r3, [sp, #12]
7000d836:	9904      	ldr	r1, [sp, #16]
7000d838:	f89d 2010 	ldrb.w	r2, [sp, #16]
7000d83c:	9818      	ldr	r0, [sp, #96]	@ 0x60
7000d83e:	f021 0120 	bic.w	r1, r1, #32
7000d842:	2941      	cmp	r1, #65	@ 0x41
7000d844:	bf08      	it	eq
7000d846:	320f      	addeq	r2, #15
7000d848:	f100 33ff 	add.w	r3, r0, #4294967295
7000d84c:	bf06      	itte	eq
7000d84e:	b2d2      	uxtbeq	r2, r2
7000d850:	2101      	moveq	r1, #1
7000d852:	2100      	movne	r1, #0
7000d854:	2b00      	cmp	r3, #0
7000d856:	9318      	str	r3, [sp, #96]	@ 0x60
7000d858:	bfb8      	it	lt
7000d85a:	f1c0 0301 	rsblt	r3, r0, #1
7000d85e:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
7000d862:	bfb4      	ite	lt
7000d864:	222d      	movlt	r2, #45	@ 0x2d
7000d866:	222b      	movge	r2, #43	@ 0x2b
7000d868:	2b09      	cmp	r3, #9
7000d86a:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
7000d86e:	f340 8188 	ble.w	7000db82 <_vfprintf_r+0x94a>
7000d872:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
7000d876:	270a      	movs	r7, #10
7000d878:	4602      	mov	r2, r0
7000d87a:	fbb3 f6f7 	udiv	r6, r3, r7
7000d87e:	fb07 3116 	mls	r1, r7, r6, r3
7000d882:	3130      	adds	r1, #48	@ 0x30
7000d884:	f802 1c01 	strb.w	r1, [r2, #-1]
7000d888:	4619      	mov	r1, r3
7000d88a:	2963      	cmp	r1, #99	@ 0x63
7000d88c:	f100 30ff 	add.w	r0, r0, #4294967295
7000d890:	4633      	mov	r3, r6
7000d892:	dcf1      	bgt.n	7000d878 <_vfprintf_r+0x640>
7000d894:	3330      	adds	r3, #48	@ 0x30
7000d896:	1e91      	subs	r1, r2, #2
7000d898:	f800 3c01 	strb.w	r3, [r0, #-1]
7000d89c:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
7000d8a0:	460b      	mov	r3, r1
7000d8a2:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
7000d8a6:	4283      	cmp	r3, r0
7000d8a8:	f0c0 8166 	bcc.w	7000db78 <_vfprintf_r+0x940>
7000d8ac:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
7000d8b0:	1a9b      	subs	r3, r3, r2
7000d8b2:	4281      	cmp	r1, r0
7000d8b4:	bf88      	it	hi
7000d8b6:	2300      	movhi	r3, #0
7000d8b8:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
7000d8bc:	441a      	add	r2, r3
7000d8be:	ab1a      	add	r3, sp, #104	@ 0x68
7000d8c0:	1ad3      	subs	r3, r2, r3
7000d8c2:	9311      	str	r3, [sp, #68]	@ 0x44
7000d8c4:	9b03      	ldr	r3, [sp, #12]
7000d8c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
7000d8c8:	2b01      	cmp	r3, #1
7000d8ca:	eb03 0602 	add.w	r6, r3, r2
7000d8ce:	dc01      	bgt.n	7000d8d4 <_vfprintf_r+0x69c>
7000d8d0:	07ea      	lsls	r2, r5, #31
7000d8d2:	d501      	bpl.n	7000d8d8 <_vfprintf_r+0x6a0>
7000d8d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000d8d6:	441e      	add	r6, r3
7000d8d8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000d8dc:	f04f 0800 	mov.w	r8, #0
7000d8e0:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
7000d8e4:	930c      	str	r3, [sp, #48]	@ 0x30
7000d8e6:	f8cd 8018 	str.w	r8, [sp, #24]
7000d8ea:	4647      	mov	r7, r8
7000d8ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
7000d8ee:	2b00      	cmp	r3, #0
7000d8f0:	f040 819f 	bne.w	7000dc32 <_vfprintf_r+0x9fa>
7000d8f4:	2300      	movs	r3, #0
7000d8f6:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
7000d8f8:	930c      	str	r3, [sp, #48]	@ 0x30
7000d8fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000d8fc:	42b3      	cmp	r3, r6
7000d8fe:	bfb8      	it	lt
7000d900:	4633      	movlt	r3, r6
7000d902:	930d      	str	r3, [sp, #52]	@ 0x34
7000d904:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
7000d908:	b113      	cbz	r3, 7000d910 <_vfprintf_r+0x6d8>
7000d90a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
7000d90c:	3301      	adds	r3, #1
7000d90e:	930d      	str	r3, [sp, #52]	@ 0x34
7000d910:	f015 0302 	ands.w	r3, r5, #2
7000d914:	9313      	str	r3, [sp, #76]	@ 0x4c
7000d916:	bf1e      	ittt	ne
7000d918:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
7000d91a:	3302      	addne	r3, #2
7000d91c:	930d      	strne	r3, [sp, #52]	@ 0x34
7000d91e:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
7000d922:	9314      	str	r3, [sp, #80]	@ 0x50
7000d924:	d120      	bne.n	7000d968 <_vfprintf_r+0x730>
7000d926:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000d928:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000d92a:	1a9b      	subs	r3, r3, r2
7000d92c:	2b00      	cmp	r3, #0
7000d92e:	dd1b      	ble.n	7000d968 <_vfprintf_r+0x730>
7000d930:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
7000d934:	49a6      	ldr	r1, [pc, #664]	@ (7000dbd0 <_vfprintf_r+0x998>)
7000d936:	6021      	str	r1, [r4, #0]
7000d938:	2b10      	cmp	r3, #16
7000d93a:	f102 0201 	add.w	r2, r2, #1
7000d93e:	f104 0008 	add.w	r0, r4, #8
7000d942:	f300 82aa 	bgt.w	7000de9a <_vfprintf_r+0xc62>
7000d946:	eb0c 0103 	add.w	r1, ip, r3
7000d94a:	2a07      	cmp	r2, #7
7000d94c:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000d950:	6063      	str	r3, [r4, #4]
7000d952:	f340 82b7 	ble.w	7000dec4 <_vfprintf_r+0xc8c>
7000d956:	9802      	ldr	r0, [sp, #8]
7000d958:	aa1e      	add	r2, sp, #120	@ 0x78
7000d95a:	4659      	mov	r1, fp
7000d95c:	f000 fe8e 	bl	7000e67c <__sprint_r>
7000d960:	2800      	cmp	r0, #0
7000d962:	f040 85e4 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000d966:	ac21      	add	r4, sp, #132	@ 0x84
7000d968:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
7000d96c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000d96e:	b16a      	cbz	r2, 7000d98c <_vfprintf_r+0x754>
7000d970:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
7000d974:	6022      	str	r2, [r4, #0]
7000d976:	2201      	movs	r2, #1
7000d978:	4413      	add	r3, r2
7000d97a:	9320      	str	r3, [sp, #128]	@ 0x80
7000d97c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000d97e:	6062      	str	r2, [r4, #4]
7000d980:	4413      	add	r3, r2
7000d982:	2b07      	cmp	r3, #7
7000d984:	931f      	str	r3, [sp, #124]	@ 0x7c
7000d986:	f300 829f 	bgt.w	7000dec8 <_vfprintf_r+0xc90>
7000d98a:	3408      	adds	r4, #8
7000d98c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
7000d98e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000d990:	b162      	cbz	r2, 7000d9ac <_vfprintf_r+0x774>
7000d992:	aa17      	add	r2, sp, #92	@ 0x5c
7000d994:	6022      	str	r2, [r4, #0]
7000d996:	2202      	movs	r2, #2
7000d998:	4413      	add	r3, r2
7000d99a:	9320      	str	r3, [sp, #128]	@ 0x80
7000d99c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000d99e:	6062      	str	r2, [r4, #4]
7000d9a0:	3301      	adds	r3, #1
7000d9a2:	2b07      	cmp	r3, #7
7000d9a4:	931f      	str	r3, [sp, #124]	@ 0x7c
7000d9a6:	f300 8299 	bgt.w	7000dedc <_vfprintf_r+0xca4>
7000d9aa:	3408      	adds	r4, #8
7000d9ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
7000d9ae:	2b80      	cmp	r3, #128	@ 0x80
7000d9b0:	d120      	bne.n	7000d9f4 <_vfprintf_r+0x7bc>
7000d9b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000d9b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000d9b6:	1a9b      	subs	r3, r3, r2
7000d9b8:	2b00      	cmp	r3, #0
7000d9ba:	dd1b      	ble.n	7000d9f4 <_vfprintf_r+0x7bc>
7000d9bc:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
7000d9c0:	4984      	ldr	r1, [pc, #528]	@ (7000dbd4 <_vfprintf_r+0x99c>)
7000d9c2:	6021      	str	r1, [r4, #0]
7000d9c4:	2b10      	cmp	r3, #16
7000d9c6:	f102 0201 	add.w	r2, r2, #1
7000d9ca:	f104 0008 	add.w	r0, r4, #8
7000d9ce:	f300 828f 	bgt.w	7000def0 <_vfprintf_r+0xcb8>
7000d9d2:	eb0c 0103 	add.w	r1, ip, r3
7000d9d6:	2a07      	cmp	r2, #7
7000d9d8:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000d9dc:	6063      	str	r3, [r4, #4]
7000d9de:	f340 829c 	ble.w	7000df1a <_vfprintf_r+0xce2>
7000d9e2:	9802      	ldr	r0, [sp, #8]
7000d9e4:	aa1e      	add	r2, sp, #120	@ 0x78
7000d9e6:	4659      	mov	r1, fp
7000d9e8:	f000 fe48 	bl	7000e67c <__sprint_r>
7000d9ec:	2800      	cmp	r0, #0
7000d9ee:	f040 859e 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000d9f2:	ac21      	add	r4, sp, #132	@ 0x84
7000d9f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000d9f6:	1b9b      	subs	r3, r3, r6
7000d9f8:	2b00      	cmp	r3, #0
7000d9fa:	930c      	str	r3, [sp, #48]	@ 0x30
7000d9fc:	dd1c      	ble.n	7000da38 <_vfprintf_r+0x800>
7000d9fe:	980c      	ldr	r0, [sp, #48]	@ 0x30
7000da00:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
7000da04:	2810      	cmp	r0, #16
7000da06:	4873      	ldr	r0, [pc, #460]	@ (7000dbd4 <_vfprintf_r+0x99c>)
7000da08:	6020      	str	r0, [r4, #0]
7000da0a:	f102 0201 	add.w	r2, r2, #1
7000da0e:	f104 0108 	add.w	r1, r4, #8
7000da12:	f300 8284 	bgt.w	7000df1e <_vfprintf_r+0xce6>
7000da16:	980c      	ldr	r0, [sp, #48]	@ 0x30
7000da18:	6060      	str	r0, [r4, #4]
7000da1a:	4403      	add	r3, r0
7000da1c:	2a07      	cmp	r2, #7
7000da1e:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
7000da22:	f340 8291 	ble.w	7000df48 <_vfprintf_r+0xd10>
7000da26:	9802      	ldr	r0, [sp, #8]
7000da28:	aa1e      	add	r2, sp, #120	@ 0x78
7000da2a:	4659      	mov	r1, fp
7000da2c:	f000 fe26 	bl	7000e67c <__sprint_r>
7000da30:	2800      	cmp	r0, #0
7000da32:	f040 857c 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000da36:	ac21      	add	r4, sp, #132	@ 0x84
7000da38:	05e8      	lsls	r0, r5, #23
7000da3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000da3c:	f100 828a 	bmi.w	7000df54 <_vfprintf_r+0xd1c>
7000da40:	4433      	add	r3, r6
7000da42:	9320      	str	r3, [sp, #128]	@ 0x80
7000da44:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000da46:	3301      	adds	r3, #1
7000da48:	2b07      	cmp	r3, #7
7000da4a:	e9c4 a600 	strd	sl, r6, [r4]
7000da4e:	931f      	str	r3, [sp, #124]	@ 0x7c
7000da50:	f300 82c2 	bgt.w	7000dfd8 <_vfprintf_r+0xda0>
7000da54:	3408      	adds	r4, #8
7000da56:	0768      	lsls	r0, r5, #29
7000da58:	f100 854b 	bmi.w	7000e4f2 <_vfprintf_r+0x12ba>
7000da5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
7000da60:	990d      	ldr	r1, [sp, #52]	@ 0x34
7000da62:	428a      	cmp	r2, r1
7000da64:	bfac      	ite	ge
7000da66:	189b      	addge	r3, r3, r2
7000da68:	185b      	addlt	r3, r3, r1
7000da6a:	930b      	str	r3, [sp, #44]	@ 0x2c
7000da6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000da6e:	b13b      	cbz	r3, 7000da80 <_vfprintf_r+0x848>
7000da70:	9802      	ldr	r0, [sp, #8]
7000da72:	aa1e      	add	r2, sp, #120	@ 0x78
7000da74:	4659      	mov	r1, fp
7000da76:	f000 fe01 	bl	7000e67c <__sprint_r>
7000da7a:	2800      	cmp	r0, #0
7000da7c:	f040 8557 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000da80:	2300      	movs	r3, #0
7000da82:	931f      	str	r3, [sp, #124]	@ 0x7c
7000da84:	f1b9 0f00 	cmp.w	r9, #0
7000da88:	f040 856d 	bne.w	7000e566 <_vfprintf_r+0x132e>
7000da8c:	9f05      	ldr	r7, [sp, #20]
7000da8e:	ac21      	add	r4, sp, #132	@ 0x84
7000da90:	f8dd a020 	ldr.w	sl, [sp, #32]
7000da94:	e457      	b.n	7000d346 <_vfprintf_r+0x10e>
7000da96:	f800 7c01 	strb.w	r7, [r0, #-1]
7000da9a:	e6ba      	b.n	7000d812 <_vfprintf_r+0x5da>
7000da9c:	f802 7b01 	strb.w	r7, [r2], #1
7000daa0:	1a81      	subs	r1, r0, r2
7000daa2:	2900      	cmp	r1, #0
7000daa4:	dafa      	bge.n	7000da9c <_vfprintf_r+0x864>
7000daa6:	1c72      	adds	r2, r6, #1
7000daa8:	3601      	adds	r6, #1
7000daaa:	bfb8      	it	lt
7000daac:	2200      	movlt	r2, #0
7000daae:	4413      	add	r3, r2
7000dab0:	e6be      	b.n	7000d830 <_vfprintf_r+0x5f8>
7000dab2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
7000dab6:	d005      	beq.n	7000dac4 <_vfprintf_r+0x88c>
7000dab8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
7000dabc:	d12f      	bne.n	7000db1e <_vfprintf_r+0x8e6>
7000dabe:	1c77      	adds	r7, r6, #1
7000dac0:	2102      	movs	r1, #2
7000dac2:	e001      	b.n	7000dac8 <_vfprintf_r+0x890>
7000dac4:	4637      	mov	r7, r6
7000dac6:	2103      	movs	r1, #3
7000dac8:	ab1c      	add	r3, sp, #112	@ 0x70
7000daca:	9301      	str	r3, [sp, #4]
7000dacc:	ab19      	add	r3, sp, #100	@ 0x64
7000dace:	9300      	str	r3, [sp, #0]
7000dad0:	9802      	ldr	r0, [sp, #8]
7000dad2:	eeb0 0b49 	vmov.f64	d0, d9
7000dad6:	ab18      	add	r3, sp, #96	@ 0x60
7000dad8:	463a      	mov	r2, r7
7000dada:	f001 f941 	bl	7000ed60 <_dtoa_r>
7000dade:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
7000dae2:	4682      	mov	sl, r0
7000dae4:	d12d      	bne.n	7000db42 <_vfprintf_r+0x90a>
7000dae6:	07e8      	lsls	r0, r5, #31
7000dae8:	d41b      	bmi.n	7000db22 <_vfprintf_r+0x8ea>
7000daea:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
7000daec:	9f18      	ldr	r7, [sp, #96]	@ 0x60
7000daee:	eba3 030a 	sub.w	r3, r3, sl
7000daf2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
7000daf6:	9303      	str	r3, [sp, #12]
7000daf8:	d036      	beq.n	7000db68 <_vfprintf_r+0x930>
7000dafa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
7000dafe:	f47f ae9a 	bne.w	7000d836 <_vfprintf_r+0x5fe>
7000db02:	f005 0301 	and.w	r3, r5, #1
7000db06:	2f00      	cmp	r7, #0
7000db08:	ea43 0306 	orr.w	r3, r3, r6
7000db0c:	dd53      	ble.n	7000dbb6 <_vfprintf_r+0x97e>
7000db0e:	2b00      	cmp	r3, #0
7000db10:	d05b      	beq.n	7000dbca <_vfprintf_r+0x992>
7000db12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000db14:	18fb      	adds	r3, r7, r3
7000db16:	441e      	add	r6, r3
7000db18:	2366      	movs	r3, #102	@ 0x66
7000db1a:	9304      	str	r3, [sp, #16]
7000db1c:	e05f      	b.n	7000dbde <_vfprintf_r+0x9a6>
7000db1e:	4637      	mov	r7, r6
7000db20:	e7ce      	b.n	7000dac0 <_vfprintf_r+0x888>
7000db22:	eb0a 0307 	add.w	r3, sl, r7
7000db26:	eeb5 9b40 	vcmp.f64	d9, #0.0
7000db2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000db2e:	bf08      	it	eq
7000db30:	931c      	streq	r3, [sp, #112]	@ 0x70
7000db32:	2130      	movs	r1, #48	@ 0x30
7000db34:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
7000db36:	4293      	cmp	r3, r2
7000db38:	d9d7      	bls.n	7000daea <_vfprintf_r+0x8b2>
7000db3a:	1c50      	adds	r0, r2, #1
7000db3c:	901c      	str	r0, [sp, #112]	@ 0x70
7000db3e:	7011      	strb	r1, [r2, #0]
7000db40:	e7f8      	b.n	7000db34 <_vfprintf_r+0x8fc>
7000db42:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
7000db46:	eb00 0307 	add.w	r3, r0, r7
7000db4a:	d1ec      	bne.n	7000db26 <_vfprintf_r+0x8ee>
7000db4c:	7802      	ldrb	r2, [r0, #0]
7000db4e:	2a30      	cmp	r2, #48	@ 0x30
7000db50:	d107      	bne.n	7000db62 <_vfprintf_r+0x92a>
7000db52:	eeb5 9b40 	vcmp.f64	d9, #0.0
7000db56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000db5a:	bf1c      	itt	ne
7000db5c:	f1c7 0701 	rsbne	r7, r7, #1
7000db60:	9718      	strne	r7, [sp, #96]	@ 0x60
7000db62:	9a18      	ldr	r2, [sp, #96]	@ 0x60
7000db64:	4413      	add	r3, r2
7000db66:	e7de      	b.n	7000db26 <_vfprintf_r+0x8ee>
7000db68:	1cf9      	adds	r1, r7, #3
7000db6a:	db01      	blt.n	7000db70 <_vfprintf_r+0x938>
7000db6c:	42be      	cmp	r6, r7
7000db6e:	da15      	bge.n	7000db9c <_vfprintf_r+0x964>
7000db70:	9b04      	ldr	r3, [sp, #16]
7000db72:	3b02      	subs	r3, #2
7000db74:	9304      	str	r3, [sp, #16]
7000db76:	e65e      	b.n	7000d836 <_vfprintf_r+0x5fe>
7000db78:	f813 7b01 	ldrb.w	r7, [r3], #1
7000db7c:	f806 7f01 	strb.w	r7, [r6, #1]!
7000db80:	e691      	b.n	7000d8a6 <_vfprintf_r+0x66e>
7000db82:	b941      	cbnz	r1, 7000db96 <_vfprintf_r+0x95e>
7000db84:	2230      	movs	r2, #48	@ 0x30
7000db86:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
7000db8a:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
7000db8e:	3330      	adds	r3, #48	@ 0x30
7000db90:	f802 3b01 	strb.w	r3, [r2], #1
7000db94:	e693      	b.n	7000d8be <_vfprintf_r+0x686>
7000db96:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
7000db9a:	e7f8      	b.n	7000db8e <_vfprintf_r+0x956>
7000db9c:	9b03      	ldr	r3, [sp, #12]
7000db9e:	42bb      	cmp	r3, r7
7000dba0:	dd0d      	ble.n	7000dbbe <_vfprintf_r+0x986>
7000dba2:	9b03      	ldr	r3, [sp, #12]
7000dba4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000dba6:	2f00      	cmp	r7, #0
7000dba8:	eb03 0602 	add.w	r6, r3, r2
7000dbac:	dc0b      	bgt.n	7000dbc6 <_vfprintf_r+0x98e>
7000dbae:	f1c7 0301 	rsb	r3, r7, #1
7000dbb2:	441e      	add	r6, r3
7000dbb4:	e007      	b.n	7000dbc6 <_vfprintf_r+0x98e>
7000dbb6:	b17b      	cbz	r3, 7000dbd8 <_vfprintf_r+0x9a0>
7000dbb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000dbba:	3301      	adds	r3, #1
7000dbbc:	e7ab      	b.n	7000db16 <_vfprintf_r+0x8de>
7000dbbe:	07eb      	lsls	r3, r5, #31
7000dbc0:	d522      	bpl.n	7000dc08 <_vfprintf_r+0x9d0>
7000dbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000dbc4:	18fe      	adds	r6, r7, r3
7000dbc6:	2367      	movs	r3, #103	@ 0x67
7000dbc8:	e7a7      	b.n	7000db1a <_vfprintf_r+0x8e2>
7000dbca:	463e      	mov	r6, r7
7000dbcc:	e7a4      	b.n	7000db18 <_vfprintf_r+0x8e0>
7000dbce:	bf00      	nop
7000dbd0:	700116e2 	.word	0x700116e2
7000dbd4:	700116d2 	.word	0x700116d2
7000dbd8:	2366      	movs	r3, #102	@ 0x66
7000dbda:	9304      	str	r3, [sp, #16]
7000dbdc:	2601      	movs	r6, #1
7000dbde:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
7000dbe2:	9306      	str	r3, [sp, #24]
7000dbe4:	d022      	beq.n	7000dc2c <_vfprintf_r+0x9f4>
7000dbe6:	f04f 0800 	mov.w	r8, #0
7000dbea:	2f00      	cmp	r7, #0
7000dbec:	f8cd 8018 	str.w	r8, [sp, #24]
7000dbf0:	f77f ae7c 	ble.w	7000d8ec <_vfprintf_r+0x6b4>
7000dbf4:	9b07      	ldr	r3, [sp, #28]
7000dbf6:	781b      	ldrb	r3, [r3, #0]
7000dbf8:	2bff      	cmp	r3, #255	@ 0xff
7000dbfa:	d107      	bne.n	7000dc0c <_vfprintf_r+0x9d4>
7000dbfc:	9b06      	ldr	r3, [sp, #24]
7000dbfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000dc00:	4443      	add	r3, r8
7000dc02:	fb02 6603 	mla	r6, r2, r3, r6
7000dc06:	e671      	b.n	7000d8ec <_vfprintf_r+0x6b4>
7000dc08:	463e      	mov	r6, r7
7000dc0a:	e7dc      	b.n	7000dbc6 <_vfprintf_r+0x98e>
7000dc0c:	42bb      	cmp	r3, r7
7000dc0e:	daf5      	bge.n	7000dbfc <_vfprintf_r+0x9c4>
7000dc10:	1aff      	subs	r7, r7, r3
7000dc12:	9b07      	ldr	r3, [sp, #28]
7000dc14:	785b      	ldrb	r3, [r3, #1]
7000dc16:	b133      	cbz	r3, 7000dc26 <_vfprintf_r+0x9ee>
7000dc18:	9b06      	ldr	r3, [sp, #24]
7000dc1a:	3301      	adds	r3, #1
7000dc1c:	9306      	str	r3, [sp, #24]
7000dc1e:	9b07      	ldr	r3, [sp, #28]
7000dc20:	3301      	adds	r3, #1
7000dc22:	9307      	str	r3, [sp, #28]
7000dc24:	e7e6      	b.n	7000dbf4 <_vfprintf_r+0x9bc>
7000dc26:	f108 0801 	add.w	r8, r8, #1
7000dc2a:	e7e3      	b.n	7000dbf4 <_vfprintf_r+0x9bc>
7000dc2c:	f8dd 8018 	ldr.w	r8, [sp, #24]
7000dc30:	e65c      	b.n	7000d8ec <_vfprintf_r+0x6b4>
7000dc32:	232d      	movs	r3, #45	@ 0x2d
7000dc34:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000dc38:	e65c      	b.n	7000d8f4 <_vfprintf_r+0x6bc>
7000dc3a:	06ae      	lsls	r6, r5, #26
7000dc3c:	d507      	bpl.n	7000dc4e <_vfprintf_r+0xa16>
7000dc3e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000dc40:	683b      	ldr	r3, [r7, #0]
7000dc42:	990b      	ldr	r1, [sp, #44]	@ 0x2c
7000dc44:	17d2      	asrs	r2, r2, #31
7000dc46:	e9c3 1200 	strd	r1, r2, [r3]
7000dc4a:	3704      	adds	r7, #4
7000dc4c:	e720      	b.n	7000da90 <_vfprintf_r+0x858>
7000dc4e:	06e8      	lsls	r0, r5, #27
7000dc50:	d503      	bpl.n	7000dc5a <_vfprintf_r+0xa22>
7000dc52:	683b      	ldr	r3, [r7, #0]
7000dc54:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000dc56:	601a      	str	r2, [r3, #0]
7000dc58:	e7f7      	b.n	7000dc4a <_vfprintf_r+0xa12>
7000dc5a:	0669      	lsls	r1, r5, #25
7000dc5c:	d503      	bpl.n	7000dc66 <_vfprintf_r+0xa2e>
7000dc5e:	683b      	ldr	r3, [r7, #0]
7000dc60:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000dc62:	801a      	strh	r2, [r3, #0]
7000dc64:	e7f1      	b.n	7000dc4a <_vfprintf_r+0xa12>
7000dc66:	05aa      	lsls	r2, r5, #22
7000dc68:	d5f3      	bpl.n	7000dc52 <_vfprintf_r+0xa1a>
7000dc6a:	683b      	ldr	r3, [r7, #0]
7000dc6c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000dc6e:	701a      	strb	r2, [r3, #0]
7000dc70:	e7eb      	b.n	7000dc4a <_vfprintf_r+0xa12>
7000dc72:	f045 0510 	orr.w	r5, r5, #16
7000dc76:	f015 0320 	ands.w	r3, r5, #32
7000dc7a:	d01f      	beq.n	7000dcbc <_vfprintf_r+0xa84>
7000dc7c:	3707      	adds	r7, #7
7000dc7e:	f027 0307 	bic.w	r3, r7, #7
7000dc82:	461a      	mov	r2, r3
7000dc84:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000dc88:	f852 7b08 	ldr.w	r7, [r2], #8
7000dc8c:	9205      	str	r2, [sp, #20]
7000dc8e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000dc92:	2300      	movs	r3, #0
7000dc94:	2200      	movs	r2, #0
7000dc96:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
7000dc9a:	2e00      	cmp	r6, #0
7000dc9c:	f2c0 8478 	blt.w	7000e590 <_vfprintf_r+0x1358>
7000dca0:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
7000dca4:	9206      	str	r2, [sp, #24]
7000dca6:	ea57 0208 	orrs.w	r2, r7, r8
7000dcaa:	f040 8476 	bne.w	7000e59a <_vfprintf_r+0x1362>
7000dcae:	2e00      	cmp	r6, #0
7000dcb0:	f000 80df 	beq.w	7000de72 <_vfprintf_r+0xc3a>
7000dcb4:	2b01      	cmp	r3, #1
7000dcb6:	f040 8473 	bne.w	7000e5a0 <_vfprintf_r+0x1368>
7000dcba:	e083      	b.n	7000ddc4 <_vfprintf_r+0xb8c>
7000dcbc:	463a      	mov	r2, r7
7000dcbe:	f015 0810 	ands.w	r8, r5, #16
7000dcc2:	f852 7b04 	ldr.w	r7, [r2], #4
7000dcc6:	9205      	str	r2, [sp, #20]
7000dcc8:	d001      	beq.n	7000dcce <_vfprintf_r+0xa96>
7000dcca:	4698      	mov	r8, r3
7000dccc:	e7df      	b.n	7000dc8e <_vfprintf_r+0xa56>
7000dcce:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
7000dcd2:	d001      	beq.n	7000dcd8 <_vfprintf_r+0xaa0>
7000dcd4:	b2bf      	uxth	r7, r7
7000dcd6:	e7da      	b.n	7000dc8e <_vfprintf_r+0xa56>
7000dcd8:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
7000dcdc:	d0d7      	beq.n	7000dc8e <_vfprintf_r+0xa56>
7000dcde:	b2ff      	uxtb	r7, r7
7000dce0:	e7f3      	b.n	7000dcca <_vfprintf_r+0xa92>
7000dce2:	463b      	mov	r3, r7
7000dce4:	2278      	movs	r2, #120	@ 0x78
7000dce6:	f853 7b04 	ldr.w	r7, [r3], #4
7000dcea:	9305      	str	r3, [sp, #20]
7000dcec:	f647 0330 	movw	r3, #30768	@ 0x7830
7000dcf0:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
7000dcf4:	4b95      	ldr	r3, [pc, #596]	@ (7000df4c <_vfprintf_r+0xd14>)
7000dcf6:	9312      	str	r3, [sp, #72]	@ 0x48
7000dcf8:	f04f 0800 	mov.w	r8, #0
7000dcfc:	f045 0502 	orr.w	r5, r5, #2
7000dd00:	2302      	movs	r3, #2
7000dd02:	9204      	str	r2, [sp, #16]
7000dd04:	e7c6      	b.n	7000dc94 <_vfprintf_r+0xa5c>
7000dd06:	463b      	mov	r3, r7
7000dd08:	2700      	movs	r7, #0
7000dd0a:	f853 ab04 	ldr.w	sl, [r3], #4
7000dd0e:	9305      	str	r3, [sp, #20]
7000dd10:	42be      	cmp	r6, r7
7000dd12:	f88d 705b 	strb.w	r7, [sp, #91]	@ 0x5b
7000dd16:	db0f      	blt.n	7000dd38 <_vfprintf_r+0xb00>
7000dd18:	4632      	mov	r2, r6
7000dd1a:	4639      	mov	r1, r7
7000dd1c:	4650      	mov	r0, sl
7000dd1e:	f7f2 faef 	bl	70000300 <memchr>
7000dd22:	4681      	mov	r9, r0
7000dd24:	2800      	cmp	r0, #0
7000dd26:	f43f acaa 	beq.w	7000d67e <_vfprintf_r+0x446>
7000dd2a:	eba0 060a 	sub.w	r6, r0, sl
7000dd2e:	46b9      	mov	r9, r7
7000dd30:	970c      	str	r7, [sp, #48]	@ 0x30
7000dd32:	46b8      	mov	r8, r7
7000dd34:	9706      	str	r7, [sp, #24]
7000dd36:	e5e0      	b.n	7000d8fa <_vfprintf_r+0x6c2>
7000dd38:	4650      	mov	r0, sl
7000dd3a:	f7f2 fad9 	bl	700002f0 <strlen>
7000dd3e:	46b9      	mov	r9, r7
7000dd40:	4606      	mov	r6, r0
7000dd42:	e49c      	b.n	7000d67e <_vfprintf_r+0x446>
7000dd44:	f045 0510 	orr.w	r5, r5, #16
7000dd48:	f015 0320 	ands.w	r3, r5, #32
7000dd4c:	d00a      	beq.n	7000dd64 <_vfprintf_r+0xb2c>
7000dd4e:	3707      	adds	r7, #7
7000dd50:	f027 0307 	bic.w	r3, r7, #7
7000dd54:	461a      	mov	r2, r3
7000dd56:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000dd5a:	f852 7b08 	ldr.w	r7, [r2], #8
7000dd5e:	9205      	str	r2, [sp, #20]
7000dd60:	2301      	movs	r3, #1
7000dd62:	e797      	b.n	7000dc94 <_vfprintf_r+0xa5c>
7000dd64:	463a      	mov	r2, r7
7000dd66:	f015 0810 	ands.w	r8, r5, #16
7000dd6a:	f852 7b04 	ldr.w	r7, [r2], #4
7000dd6e:	9205      	str	r2, [sp, #20]
7000dd70:	d001      	beq.n	7000dd76 <_vfprintf_r+0xb3e>
7000dd72:	4698      	mov	r8, r3
7000dd74:	e7f4      	b.n	7000dd60 <_vfprintf_r+0xb28>
7000dd76:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
7000dd7a:	d001      	beq.n	7000dd80 <_vfprintf_r+0xb48>
7000dd7c:	b2bf      	uxth	r7, r7
7000dd7e:	e7ef      	b.n	7000dd60 <_vfprintf_r+0xb28>
7000dd80:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
7000dd84:	d0ec      	beq.n	7000dd60 <_vfprintf_r+0xb28>
7000dd86:	b2ff      	uxtb	r7, r7
7000dd88:	e7f3      	b.n	7000dd72 <_vfprintf_r+0xb3a>
7000dd8a:	4b71      	ldr	r3, [pc, #452]	@ (7000df50 <_vfprintf_r+0xd18>)
7000dd8c:	f7ff bb70 	b.w	7000d470 <_vfprintf_r+0x238>
7000dd90:	463a      	mov	r2, r7
7000dd92:	f015 0810 	ands.w	r8, r5, #16
7000dd96:	f852 7b04 	ldr.w	r7, [r2], #4
7000dd9a:	9205      	str	r2, [sp, #20]
7000dd9c:	d002      	beq.n	7000dda4 <_vfprintf_r+0xb6c>
7000dd9e:	4698      	mov	r8, r3
7000dda0:	f7ff bb74 	b.w	7000d48c <_vfprintf_r+0x254>
7000dda4:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
7000dda8:	d002      	beq.n	7000ddb0 <_vfprintf_r+0xb78>
7000ddaa:	b2bf      	uxth	r7, r7
7000ddac:	f7ff bb6e 	b.w	7000d48c <_vfprintf_r+0x254>
7000ddb0:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
7000ddb4:	f43f ab6a 	beq.w	7000d48c <_vfprintf_r+0x254>
7000ddb8:	b2ff      	uxtb	r7, r7
7000ddba:	e7f0      	b.n	7000dd9e <_vfprintf_r+0xb66>
7000ddbc:	2f0a      	cmp	r7, #10
7000ddbe:	f178 0300 	sbcs.w	r3, r8, #0
7000ddc2:	d207      	bcs.n	7000ddd4 <_vfprintf_r+0xb9c>
7000ddc4:	3730      	adds	r7, #48	@ 0x30
7000ddc6:	b2ff      	uxtb	r7, r7
7000ddc8:	f88d 7127 	strb.w	r7, [sp, #295]	@ 0x127
7000ddcc:	f20d 1a27 	addw	sl, sp, #295	@ 0x127
7000ddd0:	f000 bc03 	b.w	7000e5da <_vfprintf_r+0x13a2>
7000ddd4:	2300      	movs	r3, #0
7000ddd6:	9303      	str	r3, [sp, #12]
7000ddd8:	9b06      	ldr	r3, [sp, #24]
7000ddda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
7000ddde:	ad4a      	add	r5, sp, #296	@ 0x128
7000dde0:	930c      	str	r3, [sp, #48]	@ 0x30
7000dde2:	220a      	movs	r2, #10
7000dde4:	2300      	movs	r3, #0
7000dde6:	4638      	mov	r0, r7
7000dde8:	4641      	mov	r1, r8
7000ddea:	f7f2 fce5 	bl	700007b8 <__aeabi_uldivmod>
7000ddee:	3230      	adds	r2, #48	@ 0x30
7000ddf0:	f805 2c01 	strb.w	r2, [r5, #-1]
7000ddf4:	9a03      	ldr	r2, [sp, #12]
7000ddf6:	3201      	adds	r2, #1
7000ddf8:	9203      	str	r2, [sp, #12]
7000ddfa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
7000ddfc:	4603      	mov	r3, r0
7000ddfe:	4689      	mov	r9, r1
7000de00:	f105 3aff 	add.w	sl, r5, #4294967295
7000de04:	b30a      	cbz	r2, 7000de4a <_vfprintf_r+0xc12>
7000de06:	9a07      	ldr	r2, [sp, #28]
7000de08:	9903      	ldr	r1, [sp, #12]
7000de0a:	7812      	ldrb	r2, [r2, #0]
7000de0c:	4291      	cmp	r1, r2
7000de0e:	d11c      	bne.n	7000de4a <_vfprintf_r+0xc12>
7000de10:	29ff      	cmp	r1, #255	@ 0xff
7000de12:	d01a      	beq.n	7000de4a <_vfprintf_r+0xc12>
7000de14:	2f0a      	cmp	r7, #10
7000de16:	f178 0800 	sbcs.w	r8, r8, #0
7000de1a:	f0c0 83de 	bcc.w	7000e5da <_vfprintf_r+0x13a2>
7000de1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000de20:	9003      	str	r0, [sp, #12]
7000de22:	ebaa 0a03 	sub.w	sl, sl, r3
7000de26:	461a      	mov	r2, r3
7000de28:	9910      	ldr	r1, [sp, #64]	@ 0x40
7000de2a:	4650      	mov	r0, sl
7000de2c:	f000 fe46 	bl	7000eabc <strncpy>
7000de30:	9b07      	ldr	r3, [sp, #28]
7000de32:	785a      	ldrb	r2, [r3, #1]
7000de34:	9b03      	ldr	r3, [sp, #12]
7000de36:	b11a      	cbz	r2, 7000de40 <_vfprintf_r+0xc08>
7000de38:	9a07      	ldr	r2, [sp, #28]
7000de3a:	3201      	adds	r2, #1
7000de3c:	9207      	str	r2, [sp, #28]
7000de3e:	2200      	movs	r2, #0
7000de40:	9203      	str	r2, [sp, #12]
7000de42:	461f      	mov	r7, r3
7000de44:	46c8      	mov	r8, r9
7000de46:	4655      	mov	r5, sl
7000de48:	e7cb      	b.n	7000dde2 <_vfprintf_r+0xbaa>
7000de4a:	2f0a      	cmp	r7, #10
7000de4c:	f178 0800 	sbcs.w	r8, r8, #0
7000de50:	d2f7      	bcs.n	7000de42 <_vfprintf_r+0xc0a>
7000de52:	e3c2      	b.n	7000e5da <_vfprintf_r+0x13a2>
7000de54:	f007 030f 	and.w	r3, r7, #15
7000de58:	9a12      	ldr	r2, [sp, #72]	@ 0x48
7000de5a:	093f      	lsrs	r7, r7, #4
7000de5c:	5cd3      	ldrb	r3, [r2, r3]
7000de5e:	f80a 3d01 	strb.w	r3, [sl, #-1]!
7000de62:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
7000de66:	ea4f 1818 	mov.w	r8, r8, lsr #4
7000de6a:	ea57 0308 	orrs.w	r3, r7, r8
7000de6e:	d1f1      	bne.n	7000de54 <_vfprintf_r+0xc1c>
7000de70:	e3b3      	b.n	7000e5da <_vfprintf_r+0x13a2>
7000de72:	b91b      	cbnz	r3, 7000de7c <_vfprintf_r+0xc44>
7000de74:	07ed      	lsls	r5, r5, #31
7000de76:	d501      	bpl.n	7000de7c <_vfprintf_r+0xc44>
7000de78:	2730      	movs	r7, #48	@ 0x30
7000de7a:	e7a5      	b.n	7000ddc8 <_vfprintf_r+0xb90>
7000de7c:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
7000de80:	e3ab      	b.n	7000e5da <_vfprintf_r+0x13a2>
7000de82:	9b04      	ldr	r3, [sp, #16]
7000de84:	2b00      	cmp	r3, #0
7000de86:	f000 8374 	beq.w	7000e572 <_vfprintf_r+0x133a>
7000de8a:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
7000de8e:	2300      	movs	r3, #0
7000de90:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000de94:	9705      	str	r7, [sp, #20]
7000de96:	f7ff bb97 	b.w	7000d5c8 <_vfprintf_r+0x390>
7000de9a:	2110      	movs	r1, #16
7000de9c:	6061      	str	r1, [r4, #4]
7000de9e:	2a07      	cmp	r2, #7
7000dea0:	4461      	add	r1, ip
7000dea2:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000dea6:	dd0a      	ble.n	7000debe <_vfprintf_r+0xc86>
7000dea8:	9802      	ldr	r0, [sp, #8]
7000deaa:	9315      	str	r3, [sp, #84]	@ 0x54
7000deac:	aa1e      	add	r2, sp, #120	@ 0x78
7000deae:	4659      	mov	r1, fp
7000deb0:	f000 fbe4 	bl	7000e67c <__sprint_r>
7000deb4:	2800      	cmp	r0, #0
7000deb6:	f040 833a 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000deba:	9b15      	ldr	r3, [sp, #84]	@ 0x54
7000debc:	a821      	add	r0, sp, #132	@ 0x84
7000debe:	3b10      	subs	r3, #16
7000dec0:	4604      	mov	r4, r0
7000dec2:	e535      	b.n	7000d930 <_vfprintf_r+0x6f8>
7000dec4:	4604      	mov	r4, r0
7000dec6:	e54f      	b.n	7000d968 <_vfprintf_r+0x730>
7000dec8:	9802      	ldr	r0, [sp, #8]
7000deca:	aa1e      	add	r2, sp, #120	@ 0x78
7000decc:	4659      	mov	r1, fp
7000dece:	f000 fbd5 	bl	7000e67c <__sprint_r>
7000ded2:	2800      	cmp	r0, #0
7000ded4:	f040 832b 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000ded8:	ac21      	add	r4, sp, #132	@ 0x84
7000deda:	e557      	b.n	7000d98c <_vfprintf_r+0x754>
7000dedc:	9802      	ldr	r0, [sp, #8]
7000dede:	aa1e      	add	r2, sp, #120	@ 0x78
7000dee0:	4659      	mov	r1, fp
7000dee2:	f000 fbcb 	bl	7000e67c <__sprint_r>
7000dee6:	2800      	cmp	r0, #0
7000dee8:	f040 8321 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000deec:	ac21      	add	r4, sp, #132	@ 0x84
7000deee:	e55d      	b.n	7000d9ac <_vfprintf_r+0x774>
7000def0:	2110      	movs	r1, #16
7000def2:	6061      	str	r1, [r4, #4]
7000def4:	2a07      	cmp	r2, #7
7000def6:	4461      	add	r1, ip
7000def8:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000defc:	dd0a      	ble.n	7000df14 <_vfprintf_r+0xcdc>
7000defe:	9802      	ldr	r0, [sp, #8]
7000df00:	9313      	str	r3, [sp, #76]	@ 0x4c
7000df02:	aa1e      	add	r2, sp, #120	@ 0x78
7000df04:	4659      	mov	r1, fp
7000df06:	f000 fbb9 	bl	7000e67c <__sprint_r>
7000df0a:	2800      	cmp	r0, #0
7000df0c:	f040 830f 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000df10:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
7000df12:	a821      	add	r0, sp, #132	@ 0x84
7000df14:	3b10      	subs	r3, #16
7000df16:	4604      	mov	r4, r0
7000df18:	e550      	b.n	7000d9bc <_vfprintf_r+0x784>
7000df1a:	4604      	mov	r4, r0
7000df1c:	e56a      	b.n	7000d9f4 <_vfprintf_r+0x7bc>
7000df1e:	2010      	movs	r0, #16
7000df20:	4403      	add	r3, r0
7000df22:	2a07      	cmp	r2, #7
7000df24:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
7000df28:	6060      	str	r0, [r4, #4]
7000df2a:	dd08      	ble.n	7000df3e <_vfprintf_r+0xd06>
7000df2c:	9802      	ldr	r0, [sp, #8]
7000df2e:	aa1e      	add	r2, sp, #120	@ 0x78
7000df30:	4659      	mov	r1, fp
7000df32:	f000 fba3 	bl	7000e67c <__sprint_r>
7000df36:	2800      	cmp	r0, #0
7000df38:	f040 82f9 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000df3c:	a921      	add	r1, sp, #132	@ 0x84
7000df3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000df40:	3b10      	subs	r3, #16
7000df42:	930c      	str	r3, [sp, #48]	@ 0x30
7000df44:	460c      	mov	r4, r1
7000df46:	e55a      	b.n	7000d9fe <_vfprintf_r+0x7c6>
7000df48:	460c      	mov	r4, r1
7000df4a:	e575      	b.n	7000da38 <_vfprintf_r+0x800>
7000df4c:	70011599 	.word	0x70011599
7000df50:	700115aa 	.word	0x700115aa
7000df54:	9a04      	ldr	r2, [sp, #16]
7000df56:	2a65      	cmp	r2, #101	@ 0x65
7000df58:	f340 823e 	ble.w	7000e3d8 <_vfprintf_r+0x11a0>
7000df5c:	eeb5 8b40 	vcmp.f64	d8, #0.0
7000df60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000df64:	d169      	bne.n	7000e03a <_vfprintf_r+0xe02>
7000df66:	4a72      	ldr	r2, [pc, #456]	@ (7000e130 <_vfprintf_r+0xef8>)
7000df68:	6022      	str	r2, [r4, #0]
7000df6a:	2201      	movs	r2, #1
7000df6c:	4413      	add	r3, r2
7000df6e:	9320      	str	r3, [sp, #128]	@ 0x80
7000df70:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000df72:	6062      	str	r2, [r4, #4]
7000df74:	4413      	add	r3, r2
7000df76:	2b07      	cmp	r3, #7
7000df78:	931f      	str	r3, [sp, #124]	@ 0x7c
7000df7a:	dc37      	bgt.n	7000dfec <_vfprintf_r+0xdb4>
7000df7c:	3408      	adds	r4, #8
7000df7e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000df80:	9a03      	ldr	r2, [sp, #12]
7000df82:	4293      	cmp	r3, r2
7000df84:	db02      	blt.n	7000df8c <_vfprintf_r+0xd54>
7000df86:	07e9      	lsls	r1, r5, #31
7000df88:	f57f ad65 	bpl.w	7000da56 <_vfprintf_r+0x81e>
7000df8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000df8e:	6023      	str	r3, [r4, #0]
7000df90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000df92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000df94:	6063      	str	r3, [r4, #4]
7000df96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000df98:	4413      	add	r3, r2
7000df9a:	9320      	str	r3, [sp, #128]	@ 0x80
7000df9c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000df9e:	3301      	adds	r3, #1
7000dfa0:	2b07      	cmp	r3, #7
7000dfa2:	931f      	str	r3, [sp, #124]	@ 0x7c
7000dfa4:	dc2c      	bgt.n	7000e000 <_vfprintf_r+0xdc8>
7000dfa6:	3408      	adds	r4, #8
7000dfa8:	9b03      	ldr	r3, [sp, #12]
7000dfaa:	1e5e      	subs	r6, r3, #1
7000dfac:	2e00      	cmp	r6, #0
7000dfae:	f77f ad52 	ble.w	7000da56 <_vfprintf_r+0x81e>
7000dfb2:	4f60      	ldr	r7, [pc, #384]	@ (7000e134 <_vfprintf_r+0xefc>)
7000dfb4:	f04f 0810 	mov.w	r8, #16
7000dfb8:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000dfbc:	2e10      	cmp	r6, #16
7000dfbe:	f103 0301 	add.w	r3, r3, #1
7000dfc2:	f104 0108 	add.w	r1, r4, #8
7000dfc6:	6027      	str	r7, [r4, #0]
7000dfc8:	dc24      	bgt.n	7000e014 <_vfprintf_r+0xddc>
7000dfca:	6066      	str	r6, [r4, #4]
7000dfcc:	2b07      	cmp	r3, #7
7000dfce:	4416      	add	r6, r2
7000dfd0:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
7000dfd4:	f340 828a 	ble.w	7000e4ec <_vfprintf_r+0x12b4>
7000dfd8:	9802      	ldr	r0, [sp, #8]
7000dfda:	aa1e      	add	r2, sp, #120	@ 0x78
7000dfdc:	4659      	mov	r1, fp
7000dfde:	f000 fb4d 	bl	7000e67c <__sprint_r>
7000dfe2:	2800      	cmp	r0, #0
7000dfe4:	f040 82a3 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000dfe8:	ac21      	add	r4, sp, #132	@ 0x84
7000dfea:	e534      	b.n	7000da56 <_vfprintf_r+0x81e>
7000dfec:	9802      	ldr	r0, [sp, #8]
7000dfee:	aa1e      	add	r2, sp, #120	@ 0x78
7000dff0:	4659      	mov	r1, fp
7000dff2:	f000 fb43 	bl	7000e67c <__sprint_r>
7000dff6:	2800      	cmp	r0, #0
7000dff8:	f040 8299 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000dffc:	ac21      	add	r4, sp, #132	@ 0x84
7000dffe:	e7be      	b.n	7000df7e <_vfprintf_r+0xd46>
7000e000:	9802      	ldr	r0, [sp, #8]
7000e002:	aa1e      	add	r2, sp, #120	@ 0x78
7000e004:	4659      	mov	r1, fp
7000e006:	f000 fb39 	bl	7000e67c <__sprint_r>
7000e00a:	2800      	cmp	r0, #0
7000e00c:	f040 828f 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e010:	ac21      	add	r4, sp, #132	@ 0x84
7000e012:	e7c9      	b.n	7000dfa8 <_vfprintf_r+0xd70>
7000e014:	3210      	adds	r2, #16
7000e016:	2b07      	cmp	r3, #7
7000e018:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000e01c:	f8c4 8004 	str.w	r8, [r4, #4]
7000e020:	dd08      	ble.n	7000e034 <_vfprintf_r+0xdfc>
7000e022:	9802      	ldr	r0, [sp, #8]
7000e024:	aa1e      	add	r2, sp, #120	@ 0x78
7000e026:	4659      	mov	r1, fp
7000e028:	f000 fb28 	bl	7000e67c <__sprint_r>
7000e02c:	2800      	cmp	r0, #0
7000e02e:	f040 827e 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e032:	a921      	add	r1, sp, #132	@ 0x84
7000e034:	3e10      	subs	r6, #16
7000e036:	460c      	mov	r4, r1
7000e038:	e7be      	b.n	7000dfb8 <_vfprintf_r+0xd80>
7000e03a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
7000e03c:	2a00      	cmp	r2, #0
7000e03e:	dc7b      	bgt.n	7000e138 <_vfprintf_r+0xf00>
7000e040:	4a3b      	ldr	r2, [pc, #236]	@ (7000e130 <_vfprintf_r+0xef8>)
7000e042:	6022      	str	r2, [r4, #0]
7000e044:	2201      	movs	r2, #1
7000e046:	4413      	add	r3, r2
7000e048:	9320      	str	r3, [sp, #128]	@ 0x80
7000e04a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e04c:	6062      	str	r2, [r4, #4]
7000e04e:	4413      	add	r3, r2
7000e050:	2b07      	cmp	r3, #7
7000e052:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e054:	dc46      	bgt.n	7000e0e4 <_vfprintf_r+0xeac>
7000e056:	3408      	adds	r4, #8
7000e058:	9903      	ldr	r1, [sp, #12]
7000e05a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000e05c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000e05e:	430b      	orrs	r3, r1
7000e060:	f005 0101 	and.w	r1, r5, #1
7000e064:	430b      	orrs	r3, r1
7000e066:	f43f acf6 	beq.w	7000da56 <_vfprintf_r+0x81e>
7000e06a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000e06c:	6023      	str	r3, [r4, #0]
7000e06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000e070:	6063      	str	r3, [r4, #4]
7000e072:	441a      	add	r2, r3
7000e074:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e076:	9220      	str	r2, [sp, #128]	@ 0x80
7000e078:	3301      	adds	r3, #1
7000e07a:	2b07      	cmp	r3, #7
7000e07c:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e07e:	dc3b      	bgt.n	7000e0f8 <_vfprintf_r+0xec0>
7000e080:	f104 0308 	add.w	r3, r4, #8
7000e084:	9e18      	ldr	r6, [sp, #96]	@ 0x60
7000e086:	2e00      	cmp	r6, #0
7000e088:	da1b      	bge.n	7000e0c2 <_vfprintf_r+0xe8a>
7000e08a:	4f2a      	ldr	r7, [pc, #168]	@ (7000e134 <_vfprintf_r+0xefc>)
7000e08c:	4276      	negs	r6, r6
7000e08e:	461a      	mov	r2, r3
7000e090:	2410      	movs	r4, #16
7000e092:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
7000e096:	2e10      	cmp	r6, #16
7000e098:	f101 0101 	add.w	r1, r1, #1
7000e09c:	f103 0308 	add.w	r3, r3, #8
7000e0a0:	6017      	str	r7, [r2, #0]
7000e0a2:	dc33      	bgt.n	7000e10c <_vfprintf_r+0xed4>
7000e0a4:	6056      	str	r6, [r2, #4]
7000e0a6:	2907      	cmp	r1, #7
7000e0a8:	4406      	add	r6, r0
7000e0aa:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
7000e0ae:	dd08      	ble.n	7000e0c2 <_vfprintf_r+0xe8a>
7000e0b0:	9802      	ldr	r0, [sp, #8]
7000e0b2:	aa1e      	add	r2, sp, #120	@ 0x78
7000e0b4:	4659      	mov	r1, fp
7000e0b6:	f000 fae1 	bl	7000e67c <__sprint_r>
7000e0ba:	2800      	cmp	r0, #0
7000e0bc:	f040 8237 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e0c0:	ab21      	add	r3, sp, #132	@ 0x84
7000e0c2:	9a03      	ldr	r2, [sp, #12]
7000e0c4:	605a      	str	r2, [r3, #4]
7000e0c6:	9903      	ldr	r1, [sp, #12]
7000e0c8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000e0ca:	f8c3 a000 	str.w	sl, [r3]
7000e0ce:	440a      	add	r2, r1
7000e0d0:	9220      	str	r2, [sp, #128]	@ 0x80
7000e0d2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
7000e0d4:	3201      	adds	r2, #1
7000e0d6:	2a07      	cmp	r2, #7
7000e0d8:	921f      	str	r2, [sp, #124]	@ 0x7c
7000e0da:	f73f af7d 	bgt.w	7000dfd8 <_vfprintf_r+0xda0>
7000e0de:	f103 0408 	add.w	r4, r3, #8
7000e0e2:	e4b8      	b.n	7000da56 <_vfprintf_r+0x81e>
7000e0e4:	9802      	ldr	r0, [sp, #8]
7000e0e6:	aa1e      	add	r2, sp, #120	@ 0x78
7000e0e8:	4659      	mov	r1, fp
7000e0ea:	f000 fac7 	bl	7000e67c <__sprint_r>
7000e0ee:	2800      	cmp	r0, #0
7000e0f0:	f040 821d 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e0f4:	ac21      	add	r4, sp, #132	@ 0x84
7000e0f6:	e7af      	b.n	7000e058 <_vfprintf_r+0xe20>
7000e0f8:	9802      	ldr	r0, [sp, #8]
7000e0fa:	aa1e      	add	r2, sp, #120	@ 0x78
7000e0fc:	4659      	mov	r1, fp
7000e0fe:	f000 fabd 	bl	7000e67c <__sprint_r>
7000e102:	2800      	cmp	r0, #0
7000e104:	f040 8213 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e108:	ab21      	add	r3, sp, #132	@ 0x84
7000e10a:	e7bb      	b.n	7000e084 <_vfprintf_r+0xe4c>
7000e10c:	3010      	adds	r0, #16
7000e10e:	2907      	cmp	r1, #7
7000e110:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
7000e114:	6054      	str	r4, [r2, #4]
7000e116:	dd08      	ble.n	7000e12a <_vfprintf_r+0xef2>
7000e118:	9802      	ldr	r0, [sp, #8]
7000e11a:	aa1e      	add	r2, sp, #120	@ 0x78
7000e11c:	4659      	mov	r1, fp
7000e11e:	f000 faad 	bl	7000e67c <__sprint_r>
7000e122:	2800      	cmp	r0, #0
7000e124:	f040 8203 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e128:	ab21      	add	r3, sp, #132	@ 0x84
7000e12a:	3e10      	subs	r6, #16
7000e12c:	461a      	mov	r2, r3
7000e12e:	e7b0      	b.n	7000e092 <_vfprintf_r+0xe5a>
7000e130:	700115bb 	.word	0x700115bb
7000e134:	700116d2 	.word	0x700116d2
7000e138:	9a03      	ldr	r2, [sp, #12]
7000e13a:	42ba      	cmp	r2, r7
7000e13c:	bfa8      	it	ge
7000e13e:	463a      	movge	r2, r7
7000e140:	2a00      	cmp	r2, #0
7000e142:	4616      	mov	r6, r2
7000e144:	dd0a      	ble.n	7000e15c <_vfprintf_r+0xf24>
7000e146:	4413      	add	r3, r2
7000e148:	9320      	str	r3, [sp, #128]	@ 0x80
7000e14a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e14c:	3301      	adds	r3, #1
7000e14e:	2b07      	cmp	r3, #7
7000e150:	e9c4 a200 	strd	sl, r2, [r4]
7000e154:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e156:	f300 808c 	bgt.w	7000e272 <_vfprintf_r+0x103a>
7000e15a:	3408      	adds	r4, #8
7000e15c:	2e00      	cmp	r6, #0
7000e15e:	bfac      	ite	ge
7000e160:	1bbe      	subge	r6, r7, r6
7000e162:	463e      	movlt	r6, r7
7000e164:	2e00      	cmp	r6, #0
7000e166:	dd1a      	ble.n	7000e19e <_vfprintf_r+0xf66>
7000e168:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000e16c:	4899      	ldr	r0, [pc, #612]	@ (7000e3d4 <_vfprintf_r+0x119c>)
7000e16e:	6020      	str	r0, [r4, #0]
7000e170:	2e10      	cmp	r6, #16
7000e172:	f103 0301 	add.w	r3, r3, #1
7000e176:	f104 0108 	add.w	r1, r4, #8
7000e17a:	f300 8084 	bgt.w	7000e286 <_vfprintf_r+0x104e>
7000e17e:	6066      	str	r6, [r4, #4]
7000e180:	2b07      	cmp	r3, #7
7000e182:	4416      	add	r6, r2
7000e184:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
7000e188:	f340 8090 	ble.w	7000e2ac <_vfprintf_r+0x1074>
7000e18c:	9802      	ldr	r0, [sp, #8]
7000e18e:	aa1e      	add	r2, sp, #120	@ 0x78
7000e190:	4659      	mov	r1, fp
7000e192:	f000 fa73 	bl	7000e67c <__sprint_r>
7000e196:	2800      	cmp	r0, #0
7000e198:	f040 81c9 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e19c:	ac21      	add	r4, sp, #132	@ 0x84
7000e19e:	056a      	lsls	r2, r5, #21
7000e1a0:	4457      	add	r7, sl
7000e1a2:	d50c      	bpl.n	7000e1be <_vfprintf_r+0xf86>
7000e1a4:	9b06      	ldr	r3, [sp, #24]
7000e1a6:	2b00      	cmp	r3, #0
7000e1a8:	f300 8082 	bgt.w	7000e2b0 <_vfprintf_r+0x1078>
7000e1ac:	f1b8 0f00 	cmp.w	r8, #0
7000e1b0:	f300 8081 	bgt.w	7000e2b6 <_vfprintf_r+0x107e>
7000e1b4:	9b03      	ldr	r3, [sp, #12]
7000e1b6:	4453      	add	r3, sl
7000e1b8:	429f      	cmp	r7, r3
7000e1ba:	bf28      	it	cs
7000e1bc:	461f      	movcs	r7, r3
7000e1be:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000e1c0:	9a03      	ldr	r2, [sp, #12]
7000e1c2:	4293      	cmp	r3, r2
7000e1c4:	db01      	blt.n	7000e1ca <_vfprintf_r+0xf92>
7000e1c6:	07eb      	lsls	r3, r5, #31
7000e1c8:	d50e      	bpl.n	7000e1e8 <_vfprintf_r+0xfb0>
7000e1ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000e1cc:	6023      	str	r3, [r4, #0]
7000e1ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000e1d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000e1d2:	6063      	str	r3, [r4, #4]
7000e1d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000e1d6:	4413      	add	r3, r2
7000e1d8:	9320      	str	r3, [sp, #128]	@ 0x80
7000e1da:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e1dc:	3301      	adds	r3, #1
7000e1de:	2b07      	cmp	r3, #7
7000e1e0:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e1e2:	f300 80e3 	bgt.w	7000e3ac <_vfprintf_r+0x1174>
7000e1e6:	3408      	adds	r4, #8
7000e1e8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000e1ea:	9a03      	ldr	r2, [sp, #12]
7000e1ec:	eba2 0803 	sub.w	r8, r2, r3
7000e1f0:	eb0a 0302 	add.w	r3, sl, r2
7000e1f4:	1bdb      	subs	r3, r3, r7
7000e1f6:	4598      	cmp	r8, r3
7000e1f8:	bfa8      	it	ge
7000e1fa:	4698      	movge	r8, r3
7000e1fc:	f1b8 0f00 	cmp.w	r8, #0
7000e200:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000e202:	dd0a      	ble.n	7000e21a <_vfprintf_r+0xfe2>
7000e204:	4443      	add	r3, r8
7000e206:	9320      	str	r3, [sp, #128]	@ 0x80
7000e208:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e20a:	3301      	adds	r3, #1
7000e20c:	2b07      	cmp	r3, #7
7000e20e:	e9c4 7800 	strd	r7, r8, [r4]
7000e212:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e214:	f300 80d4 	bgt.w	7000e3c0 <_vfprintf_r+0x1188>
7000e218:	3408      	adds	r4, #8
7000e21a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
7000e21c:	9b03      	ldr	r3, [sp, #12]
7000e21e:	f1b8 0f00 	cmp.w	r8, #0
7000e222:	eba3 0606 	sub.w	r6, r3, r6
7000e226:	bfa8      	it	ge
7000e228:	eba6 0608 	subge.w	r6, r6, r8
7000e22c:	2e00      	cmp	r6, #0
7000e22e:	f77f ac12 	ble.w	7000da56 <_vfprintf_r+0x81e>
7000e232:	4f68      	ldr	r7, [pc, #416]	@ (7000e3d4 <_vfprintf_r+0x119c>)
7000e234:	f04f 0810 	mov.w	r8, #16
7000e238:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000e23c:	2e10      	cmp	r6, #16
7000e23e:	f103 0301 	add.w	r3, r3, #1
7000e242:	f104 0108 	add.w	r1, r4, #8
7000e246:	6027      	str	r7, [r4, #0]
7000e248:	f77f aebf 	ble.w	7000dfca <_vfprintf_r+0xd92>
7000e24c:	3210      	adds	r2, #16
7000e24e:	2b07      	cmp	r3, #7
7000e250:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000e254:	f8c4 8004 	str.w	r8, [r4, #4]
7000e258:	dd08      	ble.n	7000e26c <_vfprintf_r+0x1034>
7000e25a:	9802      	ldr	r0, [sp, #8]
7000e25c:	aa1e      	add	r2, sp, #120	@ 0x78
7000e25e:	4659      	mov	r1, fp
7000e260:	f000 fa0c 	bl	7000e67c <__sprint_r>
7000e264:	2800      	cmp	r0, #0
7000e266:	f040 8162 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e26a:	a921      	add	r1, sp, #132	@ 0x84
7000e26c:	3e10      	subs	r6, #16
7000e26e:	460c      	mov	r4, r1
7000e270:	e7e2      	b.n	7000e238 <_vfprintf_r+0x1000>
7000e272:	9802      	ldr	r0, [sp, #8]
7000e274:	aa1e      	add	r2, sp, #120	@ 0x78
7000e276:	4659      	mov	r1, fp
7000e278:	f000 fa00 	bl	7000e67c <__sprint_r>
7000e27c:	2800      	cmp	r0, #0
7000e27e:	f040 8156 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e282:	ac21      	add	r4, sp, #132	@ 0x84
7000e284:	e76a      	b.n	7000e15c <_vfprintf_r+0xf24>
7000e286:	2010      	movs	r0, #16
7000e288:	4402      	add	r2, r0
7000e28a:	2b07      	cmp	r3, #7
7000e28c:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000e290:	6060      	str	r0, [r4, #4]
7000e292:	dd08      	ble.n	7000e2a6 <_vfprintf_r+0x106e>
7000e294:	9802      	ldr	r0, [sp, #8]
7000e296:	aa1e      	add	r2, sp, #120	@ 0x78
7000e298:	4659      	mov	r1, fp
7000e29a:	f000 f9ef 	bl	7000e67c <__sprint_r>
7000e29e:	2800      	cmp	r0, #0
7000e2a0:	f040 8145 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e2a4:	a921      	add	r1, sp, #132	@ 0x84
7000e2a6:	3e10      	subs	r6, #16
7000e2a8:	460c      	mov	r4, r1
7000e2aa:	e75d      	b.n	7000e168 <_vfprintf_r+0xf30>
7000e2ac:	460c      	mov	r4, r1
7000e2ae:	e776      	b.n	7000e19e <_vfprintf_r+0xf66>
7000e2b0:	f1b8 0f00 	cmp.w	r8, #0
7000e2b4:	dd4a      	ble.n	7000e34c <_vfprintf_r+0x1114>
7000e2b6:	f108 38ff 	add.w	r8, r8, #4294967295
7000e2ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000e2bc:	6023      	str	r3, [r4, #0]
7000e2be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000e2c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000e2c2:	6063      	str	r3, [r4, #4]
7000e2c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000e2c6:	4413      	add	r3, r2
7000e2c8:	9320      	str	r3, [sp, #128]	@ 0x80
7000e2ca:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e2cc:	3301      	adds	r3, #1
7000e2ce:	2b07      	cmp	r3, #7
7000e2d0:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e2d2:	dc42      	bgt.n	7000e35a <_vfprintf_r+0x1122>
7000e2d4:	3408      	adds	r4, #8
7000e2d6:	9b03      	ldr	r3, [sp, #12]
7000e2d8:	4453      	add	r3, sl
7000e2da:	1bda      	subs	r2, r3, r7
7000e2dc:	9b07      	ldr	r3, [sp, #28]
7000e2de:	781b      	ldrb	r3, [r3, #0]
7000e2e0:	429a      	cmp	r2, r3
7000e2e2:	bfa8      	it	ge
7000e2e4:	461a      	movge	r2, r3
7000e2e6:	2a00      	cmp	r2, #0
7000e2e8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000e2ea:	9204      	str	r2, [sp, #16]
7000e2ec:	dd09      	ble.n	7000e302 <_vfprintf_r+0x10ca>
7000e2ee:	4413      	add	r3, r2
7000e2f0:	9320      	str	r3, [sp, #128]	@ 0x80
7000e2f2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000e2f4:	3301      	adds	r3, #1
7000e2f6:	2b07      	cmp	r3, #7
7000e2f8:	e9c4 7200 	strd	r7, r2, [r4]
7000e2fc:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e2fe:	dc36      	bgt.n	7000e36e <_vfprintf_r+0x1136>
7000e300:	3408      	adds	r4, #8
7000e302:	9b07      	ldr	r3, [sp, #28]
7000e304:	781e      	ldrb	r6, [r3, #0]
7000e306:	9b04      	ldr	r3, [sp, #16]
7000e308:	2b00      	cmp	r3, #0
7000e30a:	bfa8      	it	ge
7000e30c:	1af6      	subge	r6, r6, r3
7000e30e:	2e00      	cmp	r6, #0
7000e310:	dd18      	ble.n	7000e344 <_vfprintf_r+0x110c>
7000e312:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000e316:	482f      	ldr	r0, [pc, #188]	@ (7000e3d4 <_vfprintf_r+0x119c>)
7000e318:	6020      	str	r0, [r4, #0]
7000e31a:	2e10      	cmp	r6, #16
7000e31c:	f103 0301 	add.w	r3, r3, #1
7000e320:	f104 0108 	add.w	r1, r4, #8
7000e324:	dc2d      	bgt.n	7000e382 <_vfprintf_r+0x114a>
7000e326:	6066      	str	r6, [r4, #4]
7000e328:	2b07      	cmp	r3, #7
7000e32a:	4416      	add	r6, r2
7000e32c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
7000e330:	dd3a      	ble.n	7000e3a8 <_vfprintf_r+0x1170>
7000e332:	9802      	ldr	r0, [sp, #8]
7000e334:	aa1e      	add	r2, sp, #120	@ 0x78
7000e336:	4659      	mov	r1, fp
7000e338:	f000 f9a0 	bl	7000e67c <__sprint_r>
7000e33c:	2800      	cmp	r0, #0
7000e33e:	f040 80f6 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e342:	ac21      	add	r4, sp, #132	@ 0x84
7000e344:	9b07      	ldr	r3, [sp, #28]
7000e346:	781b      	ldrb	r3, [r3, #0]
7000e348:	441f      	add	r7, r3
7000e34a:	e72b      	b.n	7000e1a4 <_vfprintf_r+0xf6c>
7000e34c:	9b07      	ldr	r3, [sp, #28]
7000e34e:	3b01      	subs	r3, #1
7000e350:	9307      	str	r3, [sp, #28]
7000e352:	9b06      	ldr	r3, [sp, #24]
7000e354:	3b01      	subs	r3, #1
7000e356:	9306      	str	r3, [sp, #24]
7000e358:	e7af      	b.n	7000e2ba <_vfprintf_r+0x1082>
7000e35a:	9802      	ldr	r0, [sp, #8]
7000e35c:	aa1e      	add	r2, sp, #120	@ 0x78
7000e35e:	4659      	mov	r1, fp
7000e360:	f000 f98c 	bl	7000e67c <__sprint_r>
7000e364:	2800      	cmp	r0, #0
7000e366:	f040 80e2 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e36a:	ac21      	add	r4, sp, #132	@ 0x84
7000e36c:	e7b3      	b.n	7000e2d6 <_vfprintf_r+0x109e>
7000e36e:	9802      	ldr	r0, [sp, #8]
7000e370:	aa1e      	add	r2, sp, #120	@ 0x78
7000e372:	4659      	mov	r1, fp
7000e374:	f000 f982 	bl	7000e67c <__sprint_r>
7000e378:	2800      	cmp	r0, #0
7000e37a:	f040 80d8 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e37e:	ac21      	add	r4, sp, #132	@ 0x84
7000e380:	e7bf      	b.n	7000e302 <_vfprintf_r+0x10ca>
7000e382:	2010      	movs	r0, #16
7000e384:	4402      	add	r2, r0
7000e386:	2b07      	cmp	r3, #7
7000e388:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000e38c:	6060      	str	r0, [r4, #4]
7000e38e:	dd08      	ble.n	7000e3a2 <_vfprintf_r+0x116a>
7000e390:	9802      	ldr	r0, [sp, #8]
7000e392:	aa1e      	add	r2, sp, #120	@ 0x78
7000e394:	4659      	mov	r1, fp
7000e396:	f000 f971 	bl	7000e67c <__sprint_r>
7000e39a:	2800      	cmp	r0, #0
7000e39c:	f040 80c7 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e3a0:	a921      	add	r1, sp, #132	@ 0x84
7000e3a2:	3e10      	subs	r6, #16
7000e3a4:	460c      	mov	r4, r1
7000e3a6:	e7b4      	b.n	7000e312 <_vfprintf_r+0x10da>
7000e3a8:	460c      	mov	r4, r1
7000e3aa:	e7cb      	b.n	7000e344 <_vfprintf_r+0x110c>
7000e3ac:	9802      	ldr	r0, [sp, #8]
7000e3ae:	aa1e      	add	r2, sp, #120	@ 0x78
7000e3b0:	4659      	mov	r1, fp
7000e3b2:	f000 f963 	bl	7000e67c <__sprint_r>
7000e3b6:	2800      	cmp	r0, #0
7000e3b8:	f040 80b9 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e3bc:	ac21      	add	r4, sp, #132	@ 0x84
7000e3be:	e713      	b.n	7000e1e8 <_vfprintf_r+0xfb0>
7000e3c0:	9802      	ldr	r0, [sp, #8]
7000e3c2:	aa1e      	add	r2, sp, #120	@ 0x78
7000e3c4:	4659      	mov	r1, fp
7000e3c6:	f000 f959 	bl	7000e67c <__sprint_r>
7000e3ca:	2800      	cmp	r0, #0
7000e3cc:	f040 80af 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e3d0:	ac21      	add	r4, sp, #132	@ 0x84
7000e3d2:	e722      	b.n	7000e21a <_vfprintf_r+0xfe2>
7000e3d4:	700116d2 	.word	0x700116d2
7000e3d8:	9803      	ldr	r0, [sp, #12]
7000e3da:	991f      	ldr	r1, [sp, #124]	@ 0x7c
7000e3dc:	2801      	cmp	r0, #1
7000e3de:	f103 0201 	add.w	r2, r3, #1
7000e3e2:	f101 0101 	add.w	r1, r1, #1
7000e3e6:	f104 0308 	add.w	r3, r4, #8
7000e3ea:	dc01      	bgt.n	7000e3f0 <_vfprintf_r+0x11b8>
7000e3ec:	07ee      	lsls	r6, r5, #31
7000e3ee:	d572      	bpl.n	7000e4d6 <_vfprintf_r+0x129e>
7000e3f0:	2001      	movs	r0, #1
7000e3f2:	2907      	cmp	r1, #7
7000e3f4:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000e3f8:	f8c4 a000 	str.w	sl, [r4]
7000e3fc:	6060      	str	r0, [r4, #4]
7000e3fe:	dd08      	ble.n	7000e412 <_vfprintf_r+0x11da>
7000e400:	9802      	ldr	r0, [sp, #8]
7000e402:	aa1e      	add	r2, sp, #120	@ 0x78
7000e404:	4659      	mov	r1, fp
7000e406:	f000 f939 	bl	7000e67c <__sprint_r>
7000e40a:	2800      	cmp	r0, #0
7000e40c:	f040 808f 	bne.w	7000e52e <_vfprintf_r+0x12f6>
7000e410:	ab21      	add	r3, sp, #132	@ 0x84
7000e412:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
7000e414:	601a      	str	r2, [r3, #0]
7000e416:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000e418:	9909      	ldr	r1, [sp, #36]	@ 0x24
7000e41a:	605a      	str	r2, [r3, #4]
7000e41c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000e41e:	440a      	add	r2, r1
7000e420:	9220      	str	r2, [sp, #128]	@ 0x80
7000e422:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
7000e424:	3201      	adds	r2, #1
7000e426:	2a07      	cmp	r2, #7
7000e428:	921f      	str	r2, [sp, #124]	@ 0x7c
7000e42a:	dc25      	bgt.n	7000e478 <_vfprintf_r+0x1240>
7000e42c:	3308      	adds	r3, #8
7000e42e:	9803      	ldr	r0, [sp, #12]
7000e430:	eeb5 8b40 	vcmp.f64	d8, #0.0
7000e434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000e438:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
7000e43c:	f100 34ff 	add.w	r4, r0, #4294967295
7000e440:	d023      	beq.n	7000e48a <_vfprintf_r+0x1252>
7000e442:	f10a 0001 	add.w	r0, sl, #1
7000e446:	e9c3 0400 	strd	r0, r4, [r3]
7000e44a:	9803      	ldr	r0, [sp, #12]
7000e44c:	3101      	adds	r1, #1
7000e44e:	3a01      	subs	r2, #1
7000e450:	4402      	add	r2, r0
7000e452:	2907      	cmp	r1, #7
7000e454:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000e458:	dd46      	ble.n	7000e4e8 <_vfprintf_r+0x12b0>
7000e45a:	9802      	ldr	r0, [sp, #8]
7000e45c:	aa1e      	add	r2, sp, #120	@ 0x78
7000e45e:	4659      	mov	r1, fp
7000e460:	f000 f90c 	bl	7000e67c <__sprint_r>
7000e464:	2800      	cmp	r0, #0
7000e466:	d162      	bne.n	7000e52e <_vfprintf_r+0x12f6>
7000e468:	ab21      	add	r3, sp, #132	@ 0x84
7000e46a:	aa1a      	add	r2, sp, #104	@ 0x68
7000e46c:	601a      	str	r2, [r3, #0]
7000e46e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
7000e470:	605a      	str	r2, [r3, #4]
7000e472:	9911      	ldr	r1, [sp, #68]	@ 0x44
7000e474:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000e476:	e62a      	b.n	7000e0ce <_vfprintf_r+0xe96>
7000e478:	9802      	ldr	r0, [sp, #8]
7000e47a:	aa1e      	add	r2, sp, #120	@ 0x78
7000e47c:	4659      	mov	r1, fp
7000e47e:	f000 f8fd 	bl	7000e67c <__sprint_r>
7000e482:	2800      	cmp	r0, #0
7000e484:	d153      	bne.n	7000e52e <_vfprintf_r+0x12f6>
7000e486:	ab21      	add	r3, sp, #132	@ 0x84
7000e488:	e7d1      	b.n	7000e42e <_vfprintf_r+0x11f6>
7000e48a:	9a03      	ldr	r2, [sp, #12]
7000e48c:	2a01      	cmp	r2, #1
7000e48e:	ddec      	ble.n	7000e46a <_vfprintf_r+0x1232>
7000e490:	4e58      	ldr	r6, [pc, #352]	@ (7000e5f4 <_vfprintf_r+0x13bc>)
7000e492:	2710      	movs	r7, #16
7000e494:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
7000e498:	2c10      	cmp	r4, #16
7000e49a:	f102 0201 	add.w	r2, r2, #1
7000e49e:	f103 0008 	add.w	r0, r3, #8
7000e4a2:	601e      	str	r6, [r3, #0]
7000e4a4:	dc07      	bgt.n	7000e4b6 <_vfprintf_r+0x127e>
7000e4a6:	4421      	add	r1, r4
7000e4a8:	2a07      	cmp	r2, #7
7000e4aa:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000e4ae:	605c      	str	r4, [r3, #4]
7000e4b0:	dcd3      	bgt.n	7000e45a <_vfprintf_r+0x1222>
7000e4b2:	4603      	mov	r3, r0
7000e4b4:	e7d9      	b.n	7000e46a <_vfprintf_r+0x1232>
7000e4b6:	3110      	adds	r1, #16
7000e4b8:	2a07      	cmp	r2, #7
7000e4ba:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000e4be:	605f      	str	r7, [r3, #4]
7000e4c0:	dd06      	ble.n	7000e4d0 <_vfprintf_r+0x1298>
7000e4c2:	9802      	ldr	r0, [sp, #8]
7000e4c4:	aa1e      	add	r2, sp, #120	@ 0x78
7000e4c6:	4659      	mov	r1, fp
7000e4c8:	f000 f8d8 	bl	7000e67c <__sprint_r>
7000e4cc:	bb78      	cbnz	r0, 7000e52e <_vfprintf_r+0x12f6>
7000e4ce:	a821      	add	r0, sp, #132	@ 0x84
7000e4d0:	3c10      	subs	r4, #16
7000e4d2:	4603      	mov	r3, r0
7000e4d4:	e7de      	b.n	7000e494 <_vfprintf_r+0x125c>
7000e4d6:	2001      	movs	r0, #1
7000e4d8:	2907      	cmp	r1, #7
7000e4da:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000e4de:	f8c4 a000 	str.w	sl, [r4]
7000e4e2:	6060      	str	r0, [r4, #4]
7000e4e4:	ddc1      	ble.n	7000e46a <_vfprintf_r+0x1232>
7000e4e6:	e7b8      	b.n	7000e45a <_vfprintf_r+0x1222>
7000e4e8:	3308      	adds	r3, #8
7000e4ea:	e7be      	b.n	7000e46a <_vfprintf_r+0x1232>
7000e4ec:	460c      	mov	r4, r1
7000e4ee:	f7ff bab2 	b.w	7000da56 <_vfprintf_r+0x81e>
7000e4f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000e4f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000e4f6:	1a9d      	subs	r5, r3, r2
7000e4f8:	2d00      	cmp	r5, #0
7000e4fa:	f77f aaaf 	ble.w	7000da5c <_vfprintf_r+0x824>
7000e4fe:	4e3e      	ldr	r6, [pc, #248]	@ (7000e5f8 <_vfprintf_r+0x13c0>)
7000e500:	2710      	movs	r7, #16
7000e502:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000e506:	2d10      	cmp	r5, #16
7000e508:	f103 0301 	add.w	r3, r3, #1
7000e50c:	6026      	str	r6, [r4, #0]
7000e50e:	dc18      	bgt.n	7000e542 <_vfprintf_r+0x130a>
7000e510:	6065      	str	r5, [r4, #4]
7000e512:	2b07      	cmp	r3, #7
7000e514:	4415      	add	r5, r2
7000e516:	e9cd 351f 	strd	r3, r5, [sp, #124]	@ 0x7c
7000e51a:	f77f aa9f 	ble.w	7000da5c <_vfprintf_r+0x824>
7000e51e:	9802      	ldr	r0, [sp, #8]
7000e520:	aa1e      	add	r2, sp, #120	@ 0x78
7000e522:	4659      	mov	r1, fp
7000e524:	f000 f8aa 	bl	7000e67c <__sprint_r>
7000e528:	2800      	cmp	r0, #0
7000e52a:	f43f aa97 	beq.w	7000da5c <_vfprintf_r+0x824>
7000e52e:	f1b9 0f00 	cmp.w	r9, #0
7000e532:	f43f a8d3 	beq.w	7000d6dc <_vfprintf_r+0x4a4>
7000e536:	9802      	ldr	r0, [sp, #8]
7000e538:	4649      	mov	r1, r9
7000e53a:	f7fe fb77 	bl	7000cc2c <_free_r>
7000e53e:	f7ff b8cd 	b.w	7000d6dc <_vfprintf_r+0x4a4>
7000e542:	3210      	adds	r2, #16
7000e544:	2b07      	cmp	r3, #7
7000e546:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000e54a:	6067      	str	r7, [r4, #4]
7000e54c:	dc02      	bgt.n	7000e554 <_vfprintf_r+0x131c>
7000e54e:	3408      	adds	r4, #8
7000e550:	3d10      	subs	r5, #16
7000e552:	e7d6      	b.n	7000e502 <_vfprintf_r+0x12ca>
7000e554:	9802      	ldr	r0, [sp, #8]
7000e556:	aa1e      	add	r2, sp, #120	@ 0x78
7000e558:	4659      	mov	r1, fp
7000e55a:	f000 f88f 	bl	7000e67c <__sprint_r>
7000e55e:	2800      	cmp	r0, #0
7000e560:	d1e5      	bne.n	7000e52e <_vfprintf_r+0x12f6>
7000e562:	ac21      	add	r4, sp, #132	@ 0x84
7000e564:	e7f4      	b.n	7000e550 <_vfprintf_r+0x1318>
7000e566:	9802      	ldr	r0, [sp, #8]
7000e568:	4649      	mov	r1, r9
7000e56a:	f7fe fb5f 	bl	7000cc2c <_free_r>
7000e56e:	f7ff ba8d 	b.w	7000da8c <_vfprintf_r+0x854>
7000e572:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000e574:	b91b      	cbnz	r3, 7000e57e <_vfprintf_r+0x1346>
7000e576:	2300      	movs	r3, #0
7000e578:	931f      	str	r3, [sp, #124]	@ 0x7c
7000e57a:	f7ff b8af 	b.w	7000d6dc <_vfprintf_r+0x4a4>
7000e57e:	9802      	ldr	r0, [sp, #8]
7000e580:	aa1e      	add	r2, sp, #120	@ 0x78
7000e582:	4659      	mov	r1, fp
7000e584:	f000 f87a 	bl	7000e67c <__sprint_r>
7000e588:	2800      	cmp	r0, #0
7000e58a:	d0f4      	beq.n	7000e576 <_vfprintf_r+0x133e>
7000e58c:	f7ff b8a6 	b.w	7000d6dc <_vfprintf_r+0x4a4>
7000e590:	ea57 0208 	orrs.w	r2, r7, r8
7000e594:	9506      	str	r5, [sp, #24]
7000e596:	f43f ab8d 	beq.w	7000dcb4 <_vfprintf_r+0xa7c>
7000e59a:	2b01      	cmp	r3, #1
7000e59c:	f43f ac0e 	beq.w	7000ddbc <_vfprintf_r+0xb84>
7000e5a0:	2b02      	cmp	r3, #2
7000e5a2:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
7000e5a6:	f43f ac55 	beq.w	7000de54 <_vfprintf_r+0xc1c>
7000e5aa:	f007 0307 	and.w	r3, r7, #7
7000e5ae:	08ff      	lsrs	r7, r7, #3
7000e5b0:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
7000e5b4:	ea4f 08d8 	mov.w	r8, r8, lsr #3
7000e5b8:	3330      	adds	r3, #48	@ 0x30
7000e5ba:	ea57 0108 	orrs.w	r1, r7, r8
7000e5be:	4652      	mov	r2, sl
7000e5c0:	f80a 3d01 	strb.w	r3, [sl, #-1]!
7000e5c4:	d1f1      	bne.n	7000e5aa <_vfprintf_r+0x1372>
7000e5c6:	9906      	ldr	r1, [sp, #24]
7000e5c8:	07cf      	lsls	r7, r1, #31
7000e5ca:	d506      	bpl.n	7000e5da <_vfprintf_r+0x13a2>
7000e5cc:	2b30      	cmp	r3, #48	@ 0x30
7000e5ce:	d004      	beq.n	7000e5da <_vfprintf_r+0x13a2>
7000e5d0:	2330      	movs	r3, #48	@ 0x30
7000e5d2:	f80a 3c01 	strb.w	r3, [sl, #-1]
7000e5d6:	f1a2 0a02 	sub.w	sl, r2, #2
7000e5da:	ab4a      	add	r3, sp, #296	@ 0x128
7000e5dc:	9d06      	ldr	r5, [sp, #24]
7000e5de:	960c      	str	r6, [sp, #48]	@ 0x30
7000e5e0:	f04f 0900 	mov.w	r9, #0
7000e5e4:	eba3 060a 	sub.w	r6, r3, sl
7000e5e8:	46c8      	mov	r8, r9
7000e5ea:	f8cd 9018 	str.w	r9, [sp, #24]
7000e5ee:	464f      	mov	r7, r9
7000e5f0:	f7ff b983 	b.w	7000d8fa <_vfprintf_r+0x6c2>
7000e5f4:	700116d2 	.word	0x700116d2
7000e5f8:	700116e2 	.word	0x700116e2

7000e5fc <__sbprintf>:
7000e5fc:	b5f0      	push	{r4, r5, r6, r7, lr}
7000e5fe:	461f      	mov	r7, r3
7000e600:	898b      	ldrh	r3, [r1, #12]
7000e602:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
7000e606:	f023 0302 	bic.w	r3, r3, #2
7000e60a:	f8ad 300c 	strh.w	r3, [sp, #12]
7000e60e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
7000e610:	9319      	str	r3, [sp, #100]	@ 0x64
7000e612:	89cb      	ldrh	r3, [r1, #14]
7000e614:	f8ad 300e 	strh.w	r3, [sp, #14]
7000e618:	69cb      	ldr	r3, [r1, #28]
7000e61a:	9307      	str	r3, [sp, #28]
7000e61c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
7000e61e:	9309      	str	r3, [sp, #36]	@ 0x24
7000e620:	ab1a      	add	r3, sp, #104	@ 0x68
7000e622:	9300      	str	r3, [sp, #0]
7000e624:	9304      	str	r3, [sp, #16]
7000e626:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000e62a:	4615      	mov	r5, r2
7000e62c:	4606      	mov	r6, r0
7000e62e:	9302      	str	r3, [sp, #8]
7000e630:	9305      	str	r3, [sp, #20]
7000e632:	a816      	add	r0, sp, #88	@ 0x58
7000e634:	2300      	movs	r3, #0
7000e636:	460c      	mov	r4, r1
7000e638:	9306      	str	r3, [sp, #24]
7000e63a:	f7fe fa8d 	bl	7000cb58 <__retarget_lock_init_recursive>
7000e63e:	462a      	mov	r2, r5
7000e640:	463b      	mov	r3, r7
7000e642:	4669      	mov	r1, sp
7000e644:	4630      	mov	r0, r6
7000e646:	f7fe fdf7 	bl	7000d238 <_vfprintf_r>
7000e64a:	1e05      	subs	r5, r0, #0
7000e64c:	db07      	blt.n	7000e65e <__sbprintf+0x62>
7000e64e:	4669      	mov	r1, sp
7000e650:	4630      	mov	r0, r6
7000e652:	f7fe f865 	bl	7000c720 <_fflush_r>
7000e656:	2800      	cmp	r0, #0
7000e658:	bf18      	it	ne
7000e65a:	f04f 35ff 	movne.w	r5, #4294967295
7000e65e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
7000e662:	9816      	ldr	r0, [sp, #88]	@ 0x58
7000e664:	065b      	lsls	r3, r3, #25
7000e666:	bf42      	ittt	mi
7000e668:	89a3      	ldrhmi	r3, [r4, #12]
7000e66a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
7000e66e:	81a3      	strhmi	r3, [r4, #12]
7000e670:	f7fe fa73 	bl	7000cb5a <__retarget_lock_close_recursive>
7000e674:	4628      	mov	r0, r5
7000e676:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
7000e67a:	bdf0      	pop	{r4, r5, r6, r7, pc}

7000e67c <__sprint_r>:
7000e67c:	6893      	ldr	r3, [r2, #8]
7000e67e:	b510      	push	{r4, lr}
7000e680:	4614      	mov	r4, r2
7000e682:	b133      	cbz	r3, 7000e692 <__sprint_r+0x16>
7000e684:	f000 f85e 	bl	7000e744 <__sfvwrite_r>
7000e688:	2300      	movs	r3, #0
7000e68a:	60a3      	str	r3, [r4, #8]
7000e68c:	2300      	movs	r3, #0
7000e68e:	6063      	str	r3, [r4, #4]
7000e690:	bd10      	pop	{r4, pc}
7000e692:	4618      	mov	r0, r3
7000e694:	e7fa      	b.n	7000e68c <__sprint_r+0x10>

7000e696 <_fclose_r>:
7000e696:	b570      	push	{r4, r5, r6, lr}
7000e698:	4605      	mov	r5, r0
7000e69a:	460c      	mov	r4, r1
7000e69c:	b1b9      	cbz	r1, 7000e6ce <_fclose_r+0x38>
7000e69e:	b118      	cbz	r0, 7000e6a8 <_fclose_r+0x12>
7000e6a0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000e6a2:	b90b      	cbnz	r3, 7000e6a8 <_fclose_r+0x12>
7000e6a4:	f7fe f902 	bl	7000c8ac <__sinit>
7000e6a8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
7000e6aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000e6ae:	07d6      	lsls	r6, r2, #31
7000e6b0:	d404      	bmi.n	7000e6bc <_fclose_r+0x26>
7000e6b2:	0598      	lsls	r0, r3, #22
7000e6b4:	d40e      	bmi.n	7000e6d4 <_fclose_r+0x3e>
7000e6b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000e6b8:	f7fe fa50 	bl	7000cb5c <__retarget_lock_acquire_recursive>
7000e6bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000e6c0:	b943      	cbnz	r3, 7000e6d4 <_fclose_r+0x3e>
7000e6c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000e6c4:	07d9      	lsls	r1, r3, #31
7000e6c6:	d402      	bmi.n	7000e6ce <_fclose_r+0x38>
7000e6c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000e6ca:	f7fe fa48 	bl	7000cb5e <__retarget_lock_release_recursive>
7000e6ce:	2600      	movs	r6, #0
7000e6d0:	4630      	mov	r0, r6
7000e6d2:	bd70      	pop	{r4, r5, r6, pc}
7000e6d4:	4621      	mov	r1, r4
7000e6d6:	4628      	mov	r0, r5
7000e6d8:	f7fd ff9a 	bl	7000c610 <__sflush_r>
7000e6dc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
7000e6de:	4606      	mov	r6, r0
7000e6e0:	b133      	cbz	r3, 7000e6f0 <_fclose_r+0x5a>
7000e6e2:	69e1      	ldr	r1, [r4, #28]
7000e6e4:	4628      	mov	r0, r5
7000e6e6:	4798      	blx	r3
7000e6e8:	2800      	cmp	r0, #0
7000e6ea:	bfb8      	it	lt
7000e6ec:	f04f 36ff 	movlt.w	r6, #4294967295
7000e6f0:	89a3      	ldrh	r3, [r4, #12]
7000e6f2:	061a      	lsls	r2, r3, #24
7000e6f4:	d503      	bpl.n	7000e6fe <_fclose_r+0x68>
7000e6f6:	6921      	ldr	r1, [r4, #16]
7000e6f8:	4628      	mov	r0, r5
7000e6fa:	f7fe fa97 	bl	7000cc2c <_free_r>
7000e6fe:	6b21      	ldr	r1, [r4, #48]	@ 0x30
7000e700:	b141      	cbz	r1, 7000e714 <_fclose_r+0x7e>
7000e702:	f104 0340 	add.w	r3, r4, #64	@ 0x40
7000e706:	4299      	cmp	r1, r3
7000e708:	d002      	beq.n	7000e710 <_fclose_r+0x7a>
7000e70a:	4628      	mov	r0, r5
7000e70c:	f7fe fa8e 	bl	7000cc2c <_free_r>
7000e710:	2300      	movs	r3, #0
7000e712:	6323      	str	r3, [r4, #48]	@ 0x30
7000e714:	6c61      	ldr	r1, [r4, #68]	@ 0x44
7000e716:	b121      	cbz	r1, 7000e722 <_fclose_r+0x8c>
7000e718:	4628      	mov	r0, r5
7000e71a:	f7fe fa87 	bl	7000cc2c <_free_r>
7000e71e:	2300      	movs	r3, #0
7000e720:	6463      	str	r3, [r4, #68]	@ 0x44
7000e722:	f7fe f8b7 	bl	7000c894 <__sfp_lock_acquire>
7000e726:	2300      	movs	r3, #0
7000e728:	81a3      	strh	r3, [r4, #12]
7000e72a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000e72c:	07db      	lsls	r3, r3, #31
7000e72e:	d402      	bmi.n	7000e736 <_fclose_r+0xa0>
7000e730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000e732:	f7fe fa14 	bl	7000cb5e <__retarget_lock_release_recursive>
7000e736:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000e738:	f7fe fa0f 	bl	7000cb5a <__retarget_lock_close_recursive>
7000e73c:	f7fe f8b0 	bl	7000c8a0 <__sfp_lock_release>
7000e740:	e7c6      	b.n	7000e6d0 <_fclose_r+0x3a>
	...

7000e744 <__sfvwrite_r>:
7000e744:	6893      	ldr	r3, [r2, #8]
7000e746:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000e74a:	4606      	mov	r6, r0
7000e74c:	460c      	mov	r4, r1
7000e74e:	4691      	mov	r9, r2
7000e750:	b91b      	cbnz	r3, 7000e75a <__sfvwrite_r+0x16>
7000e752:	2000      	movs	r0, #0
7000e754:	b003      	add	sp, #12
7000e756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000e75a:	898b      	ldrh	r3, [r1, #12]
7000e75c:	0718      	lsls	r0, r3, #28
7000e75e:	d550      	bpl.n	7000e802 <__sfvwrite_r+0xbe>
7000e760:	690b      	ldr	r3, [r1, #16]
7000e762:	2b00      	cmp	r3, #0
7000e764:	d04d      	beq.n	7000e802 <__sfvwrite_r+0xbe>
7000e766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000e76a:	f8d9 8000 	ldr.w	r8, [r9]
7000e76e:	f013 0702 	ands.w	r7, r3, #2
7000e772:	d16b      	bne.n	7000e84c <__sfvwrite_r+0x108>
7000e774:	f013 0301 	ands.w	r3, r3, #1
7000e778:	f000 809c 	beq.w	7000e8b4 <__sfvwrite_r+0x170>
7000e77c:	4638      	mov	r0, r7
7000e77e:	46ba      	mov	sl, r7
7000e780:	46bb      	mov	fp, r7
7000e782:	f1bb 0f00 	cmp.w	fp, #0
7000e786:	f000 8103 	beq.w	7000e990 <__sfvwrite_r+0x24c>
7000e78a:	b950      	cbnz	r0, 7000e7a2 <__sfvwrite_r+0x5e>
7000e78c:	465a      	mov	r2, fp
7000e78e:	210a      	movs	r1, #10
7000e790:	4650      	mov	r0, sl
7000e792:	f7f1 fdb5 	bl	70000300 <memchr>
7000e796:	2800      	cmp	r0, #0
7000e798:	f000 8100 	beq.w	7000e99c <__sfvwrite_r+0x258>
7000e79c:	3001      	adds	r0, #1
7000e79e:	eba0 070a 	sub.w	r7, r0, sl
7000e7a2:	6820      	ldr	r0, [r4, #0]
7000e7a4:	6921      	ldr	r1, [r4, #16]
7000e7a6:	68a5      	ldr	r5, [r4, #8]
7000e7a8:	6963      	ldr	r3, [r4, #20]
7000e7aa:	455f      	cmp	r7, fp
7000e7ac:	463a      	mov	r2, r7
7000e7ae:	bf28      	it	cs
7000e7b0:	465a      	movcs	r2, fp
7000e7b2:	4288      	cmp	r0, r1
7000e7b4:	f240 80f5 	bls.w	7000e9a2 <__sfvwrite_r+0x25e>
7000e7b8:	441d      	add	r5, r3
7000e7ba:	42aa      	cmp	r2, r5
7000e7bc:	f340 80f1 	ble.w	7000e9a2 <__sfvwrite_r+0x25e>
7000e7c0:	4651      	mov	r1, sl
7000e7c2:	462a      	mov	r2, r5
7000e7c4:	f000 f960 	bl	7000ea88 <memmove>
7000e7c8:	6823      	ldr	r3, [r4, #0]
7000e7ca:	442b      	add	r3, r5
7000e7cc:	6023      	str	r3, [r4, #0]
7000e7ce:	4621      	mov	r1, r4
7000e7d0:	4630      	mov	r0, r6
7000e7d2:	f7fd ffa5 	bl	7000c720 <_fflush_r>
7000e7d6:	2800      	cmp	r0, #0
7000e7d8:	d167      	bne.n	7000e8aa <__sfvwrite_r+0x166>
7000e7da:	1b7f      	subs	r7, r7, r5
7000e7dc:	f040 80f9 	bne.w	7000e9d2 <__sfvwrite_r+0x28e>
7000e7e0:	4621      	mov	r1, r4
7000e7e2:	4630      	mov	r0, r6
7000e7e4:	f7fd ff9c 	bl	7000c720 <_fflush_r>
7000e7e8:	2800      	cmp	r0, #0
7000e7ea:	d15e      	bne.n	7000e8aa <__sfvwrite_r+0x166>
7000e7ec:	f8d9 3008 	ldr.w	r3, [r9, #8]
7000e7f0:	1b5b      	subs	r3, r3, r5
7000e7f2:	44aa      	add	sl, r5
7000e7f4:	ebab 0b05 	sub.w	fp, fp, r5
7000e7f8:	f8c9 3008 	str.w	r3, [r9, #8]
7000e7fc:	2b00      	cmp	r3, #0
7000e7fe:	d1c0      	bne.n	7000e782 <__sfvwrite_r+0x3e>
7000e800:	e7a7      	b.n	7000e752 <__sfvwrite_r+0xe>
7000e802:	4621      	mov	r1, r4
7000e804:	4630      	mov	r0, r6
7000e806:	f000 f8e9 	bl	7000e9dc <__swsetup_r>
7000e80a:	2800      	cmp	r0, #0
7000e80c:	d0ab      	beq.n	7000e766 <__sfvwrite_r+0x22>
7000e80e:	f04f 30ff 	mov.w	r0, #4294967295
7000e812:	e79f      	b.n	7000e754 <__sfvwrite_r+0x10>
7000e814:	e9d8 a500 	ldrd	sl, r5, [r8]
7000e818:	f108 0808 	add.w	r8, r8, #8
7000e81c:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
7000e820:	69e1      	ldr	r1, [r4, #28]
7000e822:	2d00      	cmp	r5, #0
7000e824:	d0f6      	beq.n	7000e814 <__sfvwrite_r+0xd0>
7000e826:	42bd      	cmp	r5, r7
7000e828:	462b      	mov	r3, r5
7000e82a:	4652      	mov	r2, sl
7000e82c:	bf28      	it	cs
7000e82e:	463b      	movcs	r3, r7
7000e830:	4630      	mov	r0, r6
7000e832:	47d8      	blx	fp
7000e834:	2800      	cmp	r0, #0
7000e836:	dd38      	ble.n	7000e8aa <__sfvwrite_r+0x166>
7000e838:	f8d9 3008 	ldr.w	r3, [r9, #8]
7000e83c:	1a1b      	subs	r3, r3, r0
7000e83e:	4482      	add	sl, r0
7000e840:	1a2d      	subs	r5, r5, r0
7000e842:	f8c9 3008 	str.w	r3, [r9, #8]
7000e846:	2b00      	cmp	r3, #0
7000e848:	d1e8      	bne.n	7000e81c <__sfvwrite_r+0xd8>
7000e84a:	e782      	b.n	7000e752 <__sfvwrite_r+0xe>
7000e84c:	f04f 0a00 	mov.w	sl, #0
7000e850:	4f61      	ldr	r7, [pc, #388]	@ (7000e9d8 <__sfvwrite_r+0x294>)
7000e852:	4655      	mov	r5, sl
7000e854:	e7e2      	b.n	7000e81c <__sfvwrite_r+0xd8>
7000e856:	e9d8 7a00 	ldrd	r7, sl, [r8]
7000e85a:	f108 0808 	add.w	r8, r8, #8
7000e85e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000e862:	6820      	ldr	r0, [r4, #0]
7000e864:	68a2      	ldr	r2, [r4, #8]
7000e866:	f1ba 0f00 	cmp.w	sl, #0
7000e86a:	d0f4      	beq.n	7000e856 <__sfvwrite_r+0x112>
7000e86c:	0599      	lsls	r1, r3, #22
7000e86e:	d563      	bpl.n	7000e938 <__sfvwrite_r+0x1f4>
7000e870:	4552      	cmp	r2, sl
7000e872:	d836      	bhi.n	7000e8e2 <__sfvwrite_r+0x19e>
7000e874:	f413 6f90 	tst.w	r3, #1152	@ 0x480
7000e878:	d033      	beq.n	7000e8e2 <__sfvwrite_r+0x19e>
7000e87a:	6921      	ldr	r1, [r4, #16]
7000e87c:	6965      	ldr	r5, [r4, #20]
7000e87e:	eba0 0b01 	sub.w	fp, r0, r1
7000e882:	eb05 0545 	add.w	r5, r5, r5, lsl #1
7000e886:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
7000e88a:	f10b 0201 	add.w	r2, fp, #1
7000e88e:	106d      	asrs	r5, r5, #1
7000e890:	4452      	add	r2, sl
7000e892:	4295      	cmp	r5, r2
7000e894:	bf38      	it	cc
7000e896:	4615      	movcc	r5, r2
7000e898:	055b      	lsls	r3, r3, #21
7000e89a:	d53d      	bpl.n	7000e918 <__sfvwrite_r+0x1d4>
7000e89c:	4629      	mov	r1, r5
7000e89e:	4630      	mov	r0, r6
7000e8a0:	f7fe fa84 	bl	7000cdac <_malloc_r>
7000e8a4:	b948      	cbnz	r0, 7000e8ba <__sfvwrite_r+0x176>
7000e8a6:	230c      	movs	r3, #12
7000e8a8:	6033      	str	r3, [r6, #0]
7000e8aa:	89a3      	ldrh	r3, [r4, #12]
7000e8ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000e8b0:	81a3      	strh	r3, [r4, #12]
7000e8b2:	e7ac      	b.n	7000e80e <__sfvwrite_r+0xca>
7000e8b4:	461f      	mov	r7, r3
7000e8b6:	469a      	mov	sl, r3
7000e8b8:	e7d1      	b.n	7000e85e <__sfvwrite_r+0x11a>
7000e8ba:	465a      	mov	r2, fp
7000e8bc:	6921      	ldr	r1, [r4, #16]
7000e8be:	9001      	str	r0, [sp, #4]
7000e8c0:	f000 f944 	bl	7000eb4c <memcpy>
7000e8c4:	89a2      	ldrh	r2, [r4, #12]
7000e8c6:	9b01      	ldr	r3, [sp, #4]
7000e8c8:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
7000e8cc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
7000e8d0:	81a2      	strh	r2, [r4, #12]
7000e8d2:	6123      	str	r3, [r4, #16]
7000e8d4:	6165      	str	r5, [r4, #20]
7000e8d6:	445b      	add	r3, fp
7000e8d8:	eba5 050b 	sub.w	r5, r5, fp
7000e8dc:	6023      	str	r3, [r4, #0]
7000e8de:	4652      	mov	r2, sl
7000e8e0:	60a5      	str	r5, [r4, #8]
7000e8e2:	4552      	cmp	r2, sl
7000e8e4:	bf28      	it	cs
7000e8e6:	4652      	movcs	r2, sl
7000e8e8:	6820      	ldr	r0, [r4, #0]
7000e8ea:	9201      	str	r2, [sp, #4]
7000e8ec:	4639      	mov	r1, r7
7000e8ee:	f000 f8cb 	bl	7000ea88 <memmove>
7000e8f2:	68a3      	ldr	r3, [r4, #8]
7000e8f4:	9a01      	ldr	r2, [sp, #4]
7000e8f6:	1a9b      	subs	r3, r3, r2
7000e8f8:	60a3      	str	r3, [r4, #8]
7000e8fa:	6823      	ldr	r3, [r4, #0]
7000e8fc:	4413      	add	r3, r2
7000e8fe:	4655      	mov	r5, sl
7000e900:	6023      	str	r3, [r4, #0]
7000e902:	f8d9 3008 	ldr.w	r3, [r9, #8]
7000e906:	1b5b      	subs	r3, r3, r5
7000e908:	442f      	add	r7, r5
7000e90a:	ebaa 0a05 	sub.w	sl, sl, r5
7000e90e:	f8c9 3008 	str.w	r3, [r9, #8]
7000e912:	2b00      	cmp	r3, #0
7000e914:	d1a3      	bne.n	7000e85e <__sfvwrite_r+0x11a>
7000e916:	e71c      	b.n	7000e752 <__sfvwrite_r+0xe>
7000e918:	462a      	mov	r2, r5
7000e91a:	4630      	mov	r0, r6
7000e91c:	f001 fa90 	bl	7000fe40 <_realloc_r>
7000e920:	4603      	mov	r3, r0
7000e922:	2800      	cmp	r0, #0
7000e924:	d1d5      	bne.n	7000e8d2 <__sfvwrite_r+0x18e>
7000e926:	6921      	ldr	r1, [r4, #16]
7000e928:	4630      	mov	r0, r6
7000e92a:	f7fe f97f 	bl	7000cc2c <_free_r>
7000e92e:	89a3      	ldrh	r3, [r4, #12]
7000e930:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000e934:	81a3      	strh	r3, [r4, #12]
7000e936:	e7b6      	b.n	7000e8a6 <__sfvwrite_r+0x162>
7000e938:	6923      	ldr	r3, [r4, #16]
7000e93a:	4283      	cmp	r3, r0
7000e93c:	d302      	bcc.n	7000e944 <__sfvwrite_r+0x200>
7000e93e:	6961      	ldr	r1, [r4, #20]
7000e940:	4551      	cmp	r1, sl
7000e942:	d915      	bls.n	7000e970 <__sfvwrite_r+0x22c>
7000e944:	4552      	cmp	r2, sl
7000e946:	bf28      	it	cs
7000e948:	4652      	movcs	r2, sl
7000e94a:	4639      	mov	r1, r7
7000e94c:	4615      	mov	r5, r2
7000e94e:	f000 f89b 	bl	7000ea88 <memmove>
7000e952:	68a3      	ldr	r3, [r4, #8]
7000e954:	6822      	ldr	r2, [r4, #0]
7000e956:	1b5b      	subs	r3, r3, r5
7000e958:	442a      	add	r2, r5
7000e95a:	60a3      	str	r3, [r4, #8]
7000e95c:	6022      	str	r2, [r4, #0]
7000e95e:	2b00      	cmp	r3, #0
7000e960:	d1cf      	bne.n	7000e902 <__sfvwrite_r+0x1be>
7000e962:	4621      	mov	r1, r4
7000e964:	4630      	mov	r0, r6
7000e966:	f7fd fedb 	bl	7000c720 <_fflush_r>
7000e96a:	2800      	cmp	r0, #0
7000e96c:	d0c9      	beq.n	7000e902 <__sfvwrite_r+0x1be>
7000e96e:	e79c      	b.n	7000e8aa <__sfvwrite_r+0x166>
7000e970:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
7000e974:	4553      	cmp	r3, sl
7000e976:	bf28      	it	cs
7000e978:	4653      	movcs	r3, sl
7000e97a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
7000e97c:	fb93 f3f1 	sdiv	r3, r3, r1
7000e980:	463a      	mov	r2, r7
7000e982:	434b      	muls	r3, r1
7000e984:	4630      	mov	r0, r6
7000e986:	69e1      	ldr	r1, [r4, #28]
7000e988:	47a8      	blx	r5
7000e98a:	1e05      	subs	r5, r0, #0
7000e98c:	dcb9      	bgt.n	7000e902 <__sfvwrite_r+0x1be>
7000e98e:	e78c      	b.n	7000e8aa <__sfvwrite_r+0x166>
7000e990:	e9d8 ab00 	ldrd	sl, fp, [r8]
7000e994:	2000      	movs	r0, #0
7000e996:	f108 0808 	add.w	r8, r8, #8
7000e99a:	e6f2      	b.n	7000e782 <__sfvwrite_r+0x3e>
7000e99c:	f10b 0701 	add.w	r7, fp, #1
7000e9a0:	e6ff      	b.n	7000e7a2 <__sfvwrite_r+0x5e>
7000e9a2:	4293      	cmp	r3, r2
7000e9a4:	dc08      	bgt.n	7000e9b8 <__sfvwrite_r+0x274>
7000e9a6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
7000e9a8:	69e1      	ldr	r1, [r4, #28]
7000e9aa:	4652      	mov	r2, sl
7000e9ac:	4630      	mov	r0, r6
7000e9ae:	47a8      	blx	r5
7000e9b0:	1e05      	subs	r5, r0, #0
7000e9b2:	f73f af12 	bgt.w	7000e7da <__sfvwrite_r+0x96>
7000e9b6:	e778      	b.n	7000e8aa <__sfvwrite_r+0x166>
7000e9b8:	4651      	mov	r1, sl
7000e9ba:	9201      	str	r2, [sp, #4]
7000e9bc:	f000 f864 	bl	7000ea88 <memmove>
7000e9c0:	9a01      	ldr	r2, [sp, #4]
7000e9c2:	68a3      	ldr	r3, [r4, #8]
7000e9c4:	1a9b      	subs	r3, r3, r2
7000e9c6:	60a3      	str	r3, [r4, #8]
7000e9c8:	6823      	ldr	r3, [r4, #0]
7000e9ca:	4413      	add	r3, r2
7000e9cc:	6023      	str	r3, [r4, #0]
7000e9ce:	4615      	mov	r5, r2
7000e9d0:	e703      	b.n	7000e7da <__sfvwrite_r+0x96>
7000e9d2:	2001      	movs	r0, #1
7000e9d4:	e70a      	b.n	7000e7ec <__sfvwrite_r+0xa8>
7000e9d6:	bf00      	nop
7000e9d8:	7ffffc00 	.word	0x7ffffc00

7000e9dc <__swsetup_r>:
7000e9dc:	b538      	push	{r3, r4, r5, lr}
7000e9de:	4b29      	ldr	r3, [pc, #164]	@ (7000ea84 <__swsetup_r+0xa8>)
7000e9e0:	4605      	mov	r5, r0
7000e9e2:	6818      	ldr	r0, [r3, #0]
7000e9e4:	460c      	mov	r4, r1
7000e9e6:	b118      	cbz	r0, 7000e9f0 <__swsetup_r+0x14>
7000e9e8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000e9ea:	b90b      	cbnz	r3, 7000e9f0 <__swsetup_r+0x14>
7000e9ec:	f7fd ff5e 	bl	7000c8ac <__sinit>
7000e9f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000e9f4:	0719      	lsls	r1, r3, #28
7000e9f6:	d422      	bmi.n	7000ea3e <__swsetup_r+0x62>
7000e9f8:	06da      	lsls	r2, r3, #27
7000e9fa:	d407      	bmi.n	7000ea0c <__swsetup_r+0x30>
7000e9fc:	2209      	movs	r2, #9
7000e9fe:	602a      	str	r2, [r5, #0]
7000ea00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000ea04:	81a3      	strh	r3, [r4, #12]
7000ea06:	f04f 30ff 	mov.w	r0, #4294967295
7000ea0a:	e033      	b.n	7000ea74 <__swsetup_r+0x98>
7000ea0c:	0758      	lsls	r0, r3, #29
7000ea0e:	d512      	bpl.n	7000ea36 <__swsetup_r+0x5a>
7000ea10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
7000ea12:	b141      	cbz	r1, 7000ea26 <__swsetup_r+0x4a>
7000ea14:	f104 0340 	add.w	r3, r4, #64	@ 0x40
7000ea18:	4299      	cmp	r1, r3
7000ea1a:	d002      	beq.n	7000ea22 <__swsetup_r+0x46>
7000ea1c:	4628      	mov	r0, r5
7000ea1e:	f7fe f905 	bl	7000cc2c <_free_r>
7000ea22:	2300      	movs	r3, #0
7000ea24:	6323      	str	r3, [r4, #48]	@ 0x30
7000ea26:	89a3      	ldrh	r3, [r4, #12]
7000ea28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
7000ea2c:	81a3      	strh	r3, [r4, #12]
7000ea2e:	2300      	movs	r3, #0
7000ea30:	6063      	str	r3, [r4, #4]
7000ea32:	6923      	ldr	r3, [r4, #16]
7000ea34:	6023      	str	r3, [r4, #0]
7000ea36:	89a3      	ldrh	r3, [r4, #12]
7000ea38:	f043 0308 	orr.w	r3, r3, #8
7000ea3c:	81a3      	strh	r3, [r4, #12]
7000ea3e:	6923      	ldr	r3, [r4, #16]
7000ea40:	b94b      	cbnz	r3, 7000ea56 <__swsetup_r+0x7a>
7000ea42:	89a3      	ldrh	r3, [r4, #12]
7000ea44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
7000ea48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000ea4c:	d003      	beq.n	7000ea56 <__swsetup_r+0x7a>
7000ea4e:	4621      	mov	r1, r4
7000ea50:	4628      	mov	r0, r5
7000ea52:	f001 fbc5 	bl	700101e0 <__smakebuf_r>
7000ea56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000ea5a:	f013 0201 	ands.w	r2, r3, #1
7000ea5e:	d00a      	beq.n	7000ea76 <__swsetup_r+0x9a>
7000ea60:	2200      	movs	r2, #0
7000ea62:	60a2      	str	r2, [r4, #8]
7000ea64:	6962      	ldr	r2, [r4, #20]
7000ea66:	4252      	negs	r2, r2
7000ea68:	61a2      	str	r2, [r4, #24]
7000ea6a:	6922      	ldr	r2, [r4, #16]
7000ea6c:	b942      	cbnz	r2, 7000ea80 <__swsetup_r+0xa4>
7000ea6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
7000ea72:	d1c5      	bne.n	7000ea00 <__swsetup_r+0x24>
7000ea74:	bd38      	pop	{r3, r4, r5, pc}
7000ea76:	0799      	lsls	r1, r3, #30
7000ea78:	bf58      	it	pl
7000ea7a:	6962      	ldrpl	r2, [r4, #20]
7000ea7c:	60a2      	str	r2, [r4, #8]
7000ea7e:	e7f4      	b.n	7000ea6a <__swsetup_r+0x8e>
7000ea80:	2000      	movs	r0, #0
7000ea82:	e7f7      	b.n	7000ea74 <__swsetup_r+0x98>
7000ea84:	240000ac 	.word	0x240000ac

7000ea88 <memmove>:
7000ea88:	4288      	cmp	r0, r1
7000ea8a:	b510      	push	{r4, lr}
7000ea8c:	eb01 0402 	add.w	r4, r1, r2
7000ea90:	d902      	bls.n	7000ea98 <memmove+0x10>
7000ea92:	4284      	cmp	r4, r0
7000ea94:	4623      	mov	r3, r4
7000ea96:	d807      	bhi.n	7000eaa8 <memmove+0x20>
7000ea98:	1e43      	subs	r3, r0, #1
7000ea9a:	42a1      	cmp	r1, r4
7000ea9c:	d008      	beq.n	7000eab0 <memmove+0x28>
7000ea9e:	f811 2b01 	ldrb.w	r2, [r1], #1
7000eaa2:	f803 2f01 	strb.w	r2, [r3, #1]!
7000eaa6:	e7f8      	b.n	7000ea9a <memmove+0x12>
7000eaa8:	4402      	add	r2, r0
7000eaaa:	4601      	mov	r1, r0
7000eaac:	428a      	cmp	r2, r1
7000eaae:	d100      	bne.n	7000eab2 <memmove+0x2a>
7000eab0:	bd10      	pop	{r4, pc}
7000eab2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
7000eab6:	f802 4d01 	strb.w	r4, [r2, #-1]!
7000eaba:	e7f7      	b.n	7000eaac <memmove+0x24>

7000eabc <strncpy>:
7000eabc:	b510      	push	{r4, lr}
7000eabe:	3901      	subs	r1, #1
7000eac0:	4603      	mov	r3, r0
7000eac2:	b132      	cbz	r2, 7000ead2 <strncpy+0x16>
7000eac4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
7000eac8:	f803 4b01 	strb.w	r4, [r3], #1
7000eacc:	3a01      	subs	r2, #1
7000eace:	2c00      	cmp	r4, #0
7000ead0:	d1f7      	bne.n	7000eac2 <strncpy+0x6>
7000ead2:	441a      	add	r2, r3
7000ead4:	2100      	movs	r1, #0
7000ead6:	4293      	cmp	r3, r2
7000ead8:	d100      	bne.n	7000eadc <strncpy+0x20>
7000eada:	bd10      	pop	{r4, pc}
7000eadc:	f803 1b01 	strb.w	r1, [r3], #1
7000eae0:	e7f9      	b.n	7000ead6 <strncpy+0x1a>
	...

7000eae4 <_localeconv_r>:
7000eae4:	4800      	ldr	r0, [pc, #0]	@ (7000eae8 <_localeconv_r+0x4>)
7000eae6:	4770      	bx	lr
7000eae8:	240006f4 	.word	0x240006f4

7000eaec <_sbrk_r>:
7000eaec:	b538      	push	{r3, r4, r5, lr}
7000eaee:	4d06      	ldr	r5, [pc, #24]	@ (7000eb08 <_sbrk_r+0x1c>)
7000eaf0:	2300      	movs	r3, #0
7000eaf2:	4604      	mov	r4, r0
7000eaf4:	4608      	mov	r0, r1
7000eaf6:	602b      	str	r3, [r5, #0]
7000eaf8:	f7f3 fb30 	bl	7000215c <_sbrk>
7000eafc:	1c43      	adds	r3, r0, #1
7000eafe:	d102      	bne.n	7000eb06 <_sbrk_r+0x1a>
7000eb00:	682b      	ldr	r3, [r5, #0]
7000eb02:	b103      	cbz	r3, 7000eb06 <_sbrk_r+0x1a>
7000eb04:	6023      	str	r3, [r4, #0]
7000eb06:	bd38      	pop	{r3, r4, r5, pc}
7000eb08:	24000ee4 	.word	0x24000ee4

7000eb0c <__libc_fini_array>:
7000eb0c:	b538      	push	{r3, r4, r5, lr}
7000eb0e:	4d07      	ldr	r5, [pc, #28]	@ (7000eb2c <__libc_fini_array+0x20>)
7000eb10:	4c07      	ldr	r4, [pc, #28]	@ (7000eb30 <__libc_fini_array+0x24>)
7000eb12:	1b64      	subs	r4, r4, r5
7000eb14:	10a4      	asrs	r4, r4, #2
7000eb16:	b91c      	cbnz	r4, 7000eb20 <__libc_fini_array+0x14>
7000eb18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
7000eb1c:	f002 b95c 	b.w	70010dd8 <_fini>
7000eb20:	3c01      	subs	r4, #1
7000eb22:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
7000eb26:	4798      	blx	r3
7000eb28:	e7f5      	b.n	7000eb16 <__libc_fini_array+0xa>
7000eb2a:	bf00      	nop
7000eb2c:	70011928 	.word	0x70011928
7000eb30:	7001192c 	.word	0x7001192c

7000eb34 <sysconf>:
7000eb34:	2808      	cmp	r0, #8
7000eb36:	b508      	push	{r3, lr}
7000eb38:	d006      	beq.n	7000eb48 <sysconf+0x14>
7000eb3a:	f7fd ffe3 	bl	7000cb04 <__errno>
7000eb3e:	2316      	movs	r3, #22
7000eb40:	6003      	str	r3, [r0, #0]
7000eb42:	f04f 30ff 	mov.w	r0, #4294967295
7000eb46:	bd08      	pop	{r3, pc}
7000eb48:	2080      	movs	r0, #128	@ 0x80
7000eb4a:	e7fc      	b.n	7000eb46 <sysconf+0x12>

7000eb4c <memcpy>:
7000eb4c:	440a      	add	r2, r1
7000eb4e:	4291      	cmp	r1, r2
7000eb50:	f100 33ff 	add.w	r3, r0, #4294967295
7000eb54:	d100      	bne.n	7000eb58 <memcpy+0xc>
7000eb56:	4770      	bx	lr
7000eb58:	b510      	push	{r4, lr}
7000eb5a:	f811 4b01 	ldrb.w	r4, [r1], #1
7000eb5e:	f803 4f01 	strb.w	r4, [r3, #1]!
7000eb62:	4291      	cmp	r1, r2
7000eb64:	d1f9      	bne.n	7000eb5a <memcpy+0xe>
7000eb66:	bd10      	pop	{r4, pc}

7000eb68 <frexp>:
7000eb68:	2200      	movs	r2, #0
7000eb6a:	ee10 1a90 	vmov	r1, s1
7000eb6e:	6002      	str	r2, [r0, #0]
7000eb70:	4a15      	ldr	r2, [pc, #84]	@ (7000ebc8 <frexp+0x60>)
7000eb72:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
7000eb76:	4293      	cmp	r3, r2
7000eb78:	d821      	bhi.n	7000ebbe <frexp+0x56>
7000eb7a:	ee10 2a10 	vmov	r2, s0
7000eb7e:	431a      	orrs	r2, r3
7000eb80:	d01d      	beq.n	7000ebbe <frexp+0x56>
7000eb82:	4a12      	ldr	r2, [pc, #72]	@ (7000ebcc <frexp+0x64>)
7000eb84:	400a      	ands	r2, r1
7000eb86:	b952      	cbnz	r2, 7000eb9e <frexp+0x36>
7000eb88:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 7000ebc0 <frexp+0x58>
7000eb8c:	ee20 0b07 	vmul.f64	d0, d0, d7
7000eb90:	ee10 1a90 	vmov	r1, s1
7000eb94:	f06f 0235 	mvn.w	r2, #53	@ 0x35
7000eb98:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
7000eb9c:	6002      	str	r2, [r0, #0]
7000eb9e:	6802      	ldr	r2, [r0, #0]
7000eba0:	151b      	asrs	r3, r3, #20
7000eba2:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
7000eba6:	441a      	add	r2, r3
7000eba8:	f36f 511e 	bfc	r1, #20, #11
7000ebac:	6002      	str	r2, [r0, #0]
7000ebae:	ec53 2b10 	vmov	r2, r3, d0
7000ebb2:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
7000ebb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
7000ebba:	ec43 2b10 	vmov	d0, r2, r3
7000ebbe:	4770      	bx	lr
7000ebc0:	00000000 	.word	0x00000000
7000ebc4:	43500000 	.word	0x43500000
7000ebc8:	7fefffff 	.word	0x7fefffff
7000ebcc:	7ff00000 	.word	0x7ff00000

7000ebd0 <__register_exitproc>:
7000ebd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
7000ebd4:	f8df a074 	ldr.w	sl, [pc, #116]	@ 7000ec4c <__register_exitproc+0x7c>
7000ebd8:	4606      	mov	r6, r0
7000ebda:	f8da 0000 	ldr.w	r0, [sl]
7000ebde:	4698      	mov	r8, r3
7000ebe0:	460f      	mov	r7, r1
7000ebe2:	4691      	mov	r9, r2
7000ebe4:	f7fd ffba 	bl	7000cb5c <__retarget_lock_acquire_recursive>
7000ebe8:	4b16      	ldr	r3, [pc, #88]	@ (7000ec44 <__register_exitproc+0x74>)
7000ebea:	681c      	ldr	r4, [r3, #0]
7000ebec:	b90c      	cbnz	r4, 7000ebf2 <__register_exitproc+0x22>
7000ebee:	4c16      	ldr	r4, [pc, #88]	@ (7000ec48 <__register_exitproc+0x78>)
7000ebf0:	601c      	str	r4, [r3, #0]
7000ebf2:	6865      	ldr	r5, [r4, #4]
7000ebf4:	f8da 0000 	ldr.w	r0, [sl]
7000ebf8:	2d1f      	cmp	r5, #31
7000ebfa:	dd05      	ble.n	7000ec08 <__register_exitproc+0x38>
7000ebfc:	f7fd ffaf 	bl	7000cb5e <__retarget_lock_release_recursive>
7000ec00:	f04f 30ff 	mov.w	r0, #4294967295
7000ec04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
7000ec08:	b19e      	cbz	r6, 7000ec32 <__register_exitproc+0x62>
7000ec0a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
7000ec0e:	2201      	movs	r2, #1
7000ec10:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
7000ec14:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
7000ec18:	40aa      	lsls	r2, r5
7000ec1a:	4313      	orrs	r3, r2
7000ec1c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
7000ec20:	2e02      	cmp	r6, #2
7000ec22:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
7000ec26:	bf02      	ittt	eq
7000ec28:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
7000ec2c:	4313      	orreq	r3, r2
7000ec2e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
7000ec32:	1c6b      	adds	r3, r5, #1
7000ec34:	3502      	adds	r5, #2
7000ec36:	6063      	str	r3, [r4, #4]
7000ec38:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
7000ec3c:	f7fd ff8f 	bl	7000cb5e <__retarget_lock_release_recursive>
7000ec40:	2000      	movs	r0, #0
7000ec42:	e7df      	b.n	7000ec04 <__register_exitproc+0x34>
7000ec44:	24000eec 	.word	0x24000eec
7000ec48:	24000f24 	.word	0x24000f24
7000ec4c:	240001f0 	.word	0x240001f0

7000ec50 <quorem>:
7000ec50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000ec54:	6903      	ldr	r3, [r0, #16]
7000ec56:	690c      	ldr	r4, [r1, #16]
7000ec58:	42a3      	cmp	r3, r4
7000ec5a:	4607      	mov	r7, r0
7000ec5c:	db7e      	blt.n	7000ed5c <quorem+0x10c>
7000ec5e:	3c01      	subs	r4, #1
7000ec60:	f101 0814 	add.w	r8, r1, #20
7000ec64:	00a3      	lsls	r3, r4, #2
7000ec66:	f100 0514 	add.w	r5, r0, #20
7000ec6a:	9300      	str	r3, [sp, #0]
7000ec6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
7000ec70:	9301      	str	r3, [sp, #4]
7000ec72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
7000ec76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
7000ec7a:	3301      	adds	r3, #1
7000ec7c:	429a      	cmp	r2, r3
7000ec7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
7000ec82:	fbb2 f6f3 	udiv	r6, r2, r3
7000ec86:	d32e      	bcc.n	7000ece6 <quorem+0x96>
7000ec88:	f04f 0a00 	mov.w	sl, #0
7000ec8c:	46c4      	mov	ip, r8
7000ec8e:	46ae      	mov	lr, r5
7000ec90:	46d3      	mov	fp, sl
7000ec92:	f85c 3b04 	ldr.w	r3, [ip], #4
7000ec96:	b298      	uxth	r0, r3
7000ec98:	fb06 a000 	mla	r0, r6, r0, sl
7000ec9c:	0c02      	lsrs	r2, r0, #16
7000ec9e:	0c1b      	lsrs	r3, r3, #16
7000eca0:	fb06 2303 	mla	r3, r6, r3, r2
7000eca4:	f8de 2000 	ldr.w	r2, [lr]
7000eca8:	b280      	uxth	r0, r0
7000ecaa:	b292      	uxth	r2, r2
7000ecac:	1a12      	subs	r2, r2, r0
7000ecae:	445a      	add	r2, fp
7000ecb0:	f8de 0000 	ldr.w	r0, [lr]
7000ecb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000ecb8:	b29b      	uxth	r3, r3
7000ecba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
7000ecbe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
7000ecc2:	b292      	uxth	r2, r2
7000ecc4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
7000ecc8:	45e1      	cmp	r9, ip
7000ecca:	f84e 2b04 	str.w	r2, [lr], #4
7000ecce:	ea4f 4b23 	mov.w	fp, r3, asr #16
7000ecd2:	d2de      	bcs.n	7000ec92 <quorem+0x42>
7000ecd4:	9b00      	ldr	r3, [sp, #0]
7000ecd6:	58eb      	ldr	r3, [r5, r3]
7000ecd8:	b92b      	cbnz	r3, 7000ece6 <quorem+0x96>
7000ecda:	9b01      	ldr	r3, [sp, #4]
7000ecdc:	3b04      	subs	r3, #4
7000ecde:	429d      	cmp	r5, r3
7000ece0:	461a      	mov	r2, r3
7000ece2:	d32f      	bcc.n	7000ed44 <quorem+0xf4>
7000ece4:	613c      	str	r4, [r7, #16]
7000ece6:	4638      	mov	r0, r7
7000ece8:	f000 ffa2 	bl	7000fc30 <__mcmp>
7000ecec:	2800      	cmp	r0, #0
7000ecee:	db25      	blt.n	7000ed3c <quorem+0xec>
7000ecf0:	4629      	mov	r1, r5
7000ecf2:	2000      	movs	r0, #0
7000ecf4:	f858 2b04 	ldr.w	r2, [r8], #4
7000ecf8:	f8d1 c000 	ldr.w	ip, [r1]
7000ecfc:	fa1f fe82 	uxth.w	lr, r2
7000ed00:	fa1f f38c 	uxth.w	r3, ip
7000ed04:	eba3 030e 	sub.w	r3, r3, lr
7000ed08:	4403      	add	r3, r0
7000ed0a:	0c12      	lsrs	r2, r2, #16
7000ed0c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
7000ed10:	eb02 421c 	add.w	r2, r2, ip, lsr #16
7000ed14:	b29b      	uxth	r3, r3
7000ed16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000ed1a:	45c1      	cmp	r9, r8
7000ed1c:	f841 3b04 	str.w	r3, [r1], #4
7000ed20:	ea4f 4022 	mov.w	r0, r2, asr #16
7000ed24:	d2e6      	bcs.n	7000ecf4 <quorem+0xa4>
7000ed26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
7000ed2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
7000ed2e:	b922      	cbnz	r2, 7000ed3a <quorem+0xea>
7000ed30:	3b04      	subs	r3, #4
7000ed32:	429d      	cmp	r5, r3
7000ed34:	461a      	mov	r2, r3
7000ed36:	d30b      	bcc.n	7000ed50 <quorem+0x100>
7000ed38:	613c      	str	r4, [r7, #16]
7000ed3a:	3601      	adds	r6, #1
7000ed3c:	4630      	mov	r0, r6
7000ed3e:	b003      	add	sp, #12
7000ed40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000ed44:	6812      	ldr	r2, [r2, #0]
7000ed46:	3b04      	subs	r3, #4
7000ed48:	2a00      	cmp	r2, #0
7000ed4a:	d1cb      	bne.n	7000ece4 <quorem+0x94>
7000ed4c:	3c01      	subs	r4, #1
7000ed4e:	e7c6      	b.n	7000ecde <quorem+0x8e>
7000ed50:	6812      	ldr	r2, [r2, #0]
7000ed52:	3b04      	subs	r3, #4
7000ed54:	2a00      	cmp	r2, #0
7000ed56:	d1ef      	bne.n	7000ed38 <quorem+0xe8>
7000ed58:	3c01      	subs	r4, #1
7000ed5a:	e7ea      	b.n	7000ed32 <quorem+0xe2>
7000ed5c:	2000      	movs	r0, #0
7000ed5e:	e7ee      	b.n	7000ed3e <quorem+0xee>

7000ed60 <_dtoa_r>:
7000ed60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000ed64:	ed2d 8b02 	vpush	{d8}
7000ed68:	b091      	sub	sp, #68	@ 0x44
7000ed6a:	ed8d 0b02 	vstr	d0, [sp, #8]
7000ed6e:	9107      	str	r1, [sp, #28]
7000ed70:	6b81      	ldr	r1, [r0, #56]	@ 0x38
7000ed72:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
7000ed74:	9209      	str	r2, [sp, #36]	@ 0x24
7000ed76:	ec55 4b10 	vmov	r4, r5, d0
7000ed7a:	4681      	mov	r9, r0
7000ed7c:	930d      	str	r3, [sp, #52]	@ 0x34
7000ed7e:	b149      	cbz	r1, 7000ed94 <_dtoa_r+0x34>
7000ed80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
7000ed82:	604a      	str	r2, [r1, #4]
7000ed84:	2301      	movs	r3, #1
7000ed86:	4093      	lsls	r3, r2
7000ed88:	608b      	str	r3, [r1, #8]
7000ed8a:	f000 fd52 	bl	7000f832 <_Bfree>
7000ed8e:	2300      	movs	r3, #0
7000ed90:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
7000ed94:	1e2b      	subs	r3, r5, #0
7000ed96:	bfbb      	ittet	lt
7000ed98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
7000ed9c:	9303      	strlt	r3, [sp, #12]
7000ed9e:	2300      	movge	r3, #0
7000eda0:	2201      	movlt	r2, #1
7000eda2:	bfac      	ite	ge
7000eda4:	6033      	strge	r3, [r6, #0]
7000eda6:	6032      	strlt	r2, [r6, #0]
7000eda8:	4b8f      	ldr	r3, [pc, #572]	@ (7000efe8 <_dtoa_r+0x288>)
7000edaa:	9e03      	ldr	r6, [sp, #12]
7000edac:	43b3      	bics	r3, r6
7000edae:	d114      	bne.n	7000edda <_dtoa_r+0x7a>
7000edb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000edb2:	f242 730f 	movw	r3, #9999	@ 0x270f
7000edb6:	6013      	str	r3, [r2, #0]
7000edb8:	f3c6 0313 	ubfx	r3, r6, #0, #20
7000edbc:	4323      	orrs	r3, r4
7000edbe:	f000 84e5 	beq.w	7000f78c <_dtoa_r+0xa2c>
7000edc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000edc4:	4f89      	ldr	r7, [pc, #548]	@ (7000efec <_dtoa_r+0x28c>)
7000edc6:	b113      	cbz	r3, 7000edce <_dtoa_r+0x6e>
7000edc8:	1cfb      	adds	r3, r7, #3
7000edca:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
7000edcc:	6013      	str	r3, [r2, #0]
7000edce:	4638      	mov	r0, r7
7000edd0:	b011      	add	sp, #68	@ 0x44
7000edd2:	ecbd 8b02 	vpop	{d8}
7000edd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000edda:	ed9d 8b02 	vldr	d8, [sp, #8]
7000edde:	eeb5 8b40 	vcmp.f64	d8, #0.0
7000ede2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000ede6:	d109      	bne.n	7000edfc <_dtoa_r+0x9c>
7000ede8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000edea:	2301      	movs	r3, #1
7000edec:	6013      	str	r3, [r2, #0]
7000edee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000edf0:	b113      	cbz	r3, 7000edf8 <_dtoa_r+0x98>
7000edf2:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
7000edf4:	4b7e      	ldr	r3, [pc, #504]	@ (7000eff0 <_dtoa_r+0x290>)
7000edf6:	6013      	str	r3, [r2, #0]
7000edf8:	4f7e      	ldr	r7, [pc, #504]	@ (7000eff4 <_dtoa_r+0x294>)
7000edfa:	e7e8      	b.n	7000edce <_dtoa_r+0x6e>
7000edfc:	aa0e      	add	r2, sp, #56	@ 0x38
7000edfe:	a90f      	add	r1, sp, #60	@ 0x3c
7000ee00:	4648      	mov	r0, r9
7000ee02:	eeb0 0b48 	vmov.f64	d0, d8
7000ee06:	f000 ffc3 	bl	7000fd90 <__d2b>
7000ee0a:	f3c6 530a 	ubfx	r3, r6, #20, #11
7000ee0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000ee10:	9001      	str	r0, [sp, #4]
7000ee12:	2b00      	cmp	r3, #0
7000ee14:	d045      	beq.n	7000eea2 <_dtoa_r+0x142>
7000ee16:	eeb0 7b48 	vmov.f64	d7, d8
7000ee1a:	ee18 1a90 	vmov	r1, s17
7000ee1e:	f3c1 0113 	ubfx	r1, r1, #0, #20
7000ee22:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
7000ee26:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
7000ee2a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
7000ee2e:	2500      	movs	r5, #0
7000ee30:	ee07 1a90 	vmov	s15, r1
7000ee34:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
7000ee38:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 7000efd0 <_dtoa_r+0x270>
7000ee3c:	ee37 7b46 	vsub.f64	d7, d7, d6
7000ee40:	ed9f 6b65 	vldr	d6, [pc, #404]	@ 7000efd8 <_dtoa_r+0x278>
7000ee44:	eea7 6b05 	vfma.f64	d6, d7, d5
7000ee48:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 7000efe0 <_dtoa_r+0x280>
7000ee4c:	ee07 3a90 	vmov	s15, r3
7000ee50:	eeb8 4be7 	vcvt.f64.s32	d4, s15
7000ee54:	eeb0 7b46 	vmov.f64	d7, d6
7000ee58:	eea4 7b05 	vfma.f64	d7, d4, d5
7000ee5c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
7000ee60:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
7000ee64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000ee68:	ee16 8a90 	vmov	r8, s13
7000ee6c:	d508      	bpl.n	7000ee80 <_dtoa_r+0x120>
7000ee6e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
7000ee72:	eeb4 6b47 	vcmp.f64	d6, d7
7000ee76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000ee7a:	bf18      	it	ne
7000ee7c:	f108 38ff 	addne.w	r8, r8, #4294967295
7000ee80:	f1b8 0f16 	cmp.w	r8, #22
7000ee84:	d82b      	bhi.n	7000eede <_dtoa_r+0x17e>
7000ee86:	495c      	ldr	r1, [pc, #368]	@ (7000eff8 <_dtoa_r+0x298>)
7000ee88:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
7000ee8c:	ed91 7b00 	vldr	d7, [r1]
7000ee90:	eeb4 8bc7 	vcmpe.f64	d8, d7
7000ee94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000ee98:	d501      	bpl.n	7000ee9e <_dtoa_r+0x13e>
7000ee9a:	f108 38ff 	add.w	r8, r8, #4294967295
7000ee9e:	2100      	movs	r1, #0
7000eea0:	e01e      	b.n	7000eee0 <_dtoa_r+0x180>
7000eea2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000eea4:	4413      	add	r3, r2
7000eea6:	f203 4132 	addw	r1, r3, #1074	@ 0x432
7000eeaa:	2920      	cmp	r1, #32
7000eeac:	bfc1      	itttt	gt
7000eeae:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
7000eeb2:	408e      	lslgt	r6, r1
7000eeb4:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
7000eeb8:	fa24 f101 	lsrgt.w	r1, r4, r1
7000eebc:	bfd6      	itet	le
7000eebe:	f1c1 0120 	rsble	r1, r1, #32
7000eec2:	4331      	orrgt	r1, r6
7000eec4:	fa04 f101 	lslle.w	r1, r4, r1
7000eec8:	ee07 1a90 	vmov	s15, r1
7000eecc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
7000eed0:	3b01      	subs	r3, #1
7000eed2:	ee17 1a90 	vmov	r1, s15
7000eed6:	2501      	movs	r5, #1
7000eed8:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
7000eedc:	e7a8      	b.n	7000ee30 <_dtoa_r+0xd0>
7000eede:	2101      	movs	r1, #1
7000eee0:	1ad2      	subs	r2, r2, r3
7000eee2:	1e53      	subs	r3, r2, #1
7000eee4:	9306      	str	r3, [sp, #24]
7000eee6:	bf45      	ittet	mi
7000eee8:	f1c2 0301 	rsbmi	r3, r2, #1
7000eeec:	9304      	strmi	r3, [sp, #16]
7000eeee:	2300      	movpl	r3, #0
7000eef0:	2300      	movmi	r3, #0
7000eef2:	bf4c      	ite	mi
7000eef4:	9306      	strmi	r3, [sp, #24]
7000eef6:	9304      	strpl	r3, [sp, #16]
7000eef8:	f1b8 0f00 	cmp.w	r8, #0
7000eefc:	910c      	str	r1, [sp, #48]	@ 0x30
7000eefe:	db18      	blt.n	7000ef32 <_dtoa_r+0x1d2>
7000ef00:	9b06      	ldr	r3, [sp, #24]
7000ef02:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
7000ef06:	4443      	add	r3, r8
7000ef08:	9306      	str	r3, [sp, #24]
7000ef0a:	2300      	movs	r3, #0
7000ef0c:	9a07      	ldr	r2, [sp, #28]
7000ef0e:	2a09      	cmp	r2, #9
7000ef10:	d846      	bhi.n	7000efa0 <_dtoa_r+0x240>
7000ef12:	2a05      	cmp	r2, #5
7000ef14:	bfc4      	itt	gt
7000ef16:	3a04      	subgt	r2, #4
7000ef18:	9207      	strgt	r2, [sp, #28]
7000ef1a:	9a07      	ldr	r2, [sp, #28]
7000ef1c:	f1a2 0202 	sub.w	r2, r2, #2
7000ef20:	bfcc      	ite	gt
7000ef22:	2400      	movgt	r4, #0
7000ef24:	2401      	movle	r4, #1
7000ef26:	2a03      	cmp	r2, #3
7000ef28:	d845      	bhi.n	7000efb6 <_dtoa_r+0x256>
7000ef2a:	e8df f002 	tbb	[pc, r2]
7000ef2e:	3735      	.short	0x3735
7000ef30:	0b17      	.short	0x0b17
7000ef32:	9b04      	ldr	r3, [sp, #16]
7000ef34:	2200      	movs	r2, #0
7000ef36:	eba3 0308 	sub.w	r3, r3, r8
7000ef3a:	9304      	str	r3, [sp, #16]
7000ef3c:	920a      	str	r2, [sp, #40]	@ 0x28
7000ef3e:	f1c8 0300 	rsb	r3, r8, #0
7000ef42:	e7e3      	b.n	7000ef0c <_dtoa_r+0x1ac>
7000ef44:	2201      	movs	r2, #1
7000ef46:	9208      	str	r2, [sp, #32]
7000ef48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000ef4a:	eb08 0b02 	add.w	fp, r8, r2
7000ef4e:	f10b 0a01 	add.w	sl, fp, #1
7000ef52:	4652      	mov	r2, sl
7000ef54:	2a01      	cmp	r2, #1
7000ef56:	bfb8      	it	lt
7000ef58:	2201      	movlt	r2, #1
7000ef5a:	e006      	b.n	7000ef6a <_dtoa_r+0x20a>
7000ef5c:	2201      	movs	r2, #1
7000ef5e:	9208      	str	r2, [sp, #32]
7000ef60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000ef62:	2a00      	cmp	r2, #0
7000ef64:	dd2a      	ble.n	7000efbc <_dtoa_r+0x25c>
7000ef66:	4693      	mov	fp, r2
7000ef68:	4692      	mov	sl, r2
7000ef6a:	2100      	movs	r1, #0
7000ef6c:	2004      	movs	r0, #4
7000ef6e:	f100 0614 	add.w	r6, r0, #20
7000ef72:	4296      	cmp	r6, r2
7000ef74:	d929      	bls.n	7000efca <_dtoa_r+0x26a>
7000ef76:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
7000ef7a:	4648      	mov	r0, r9
7000ef7c:	9305      	str	r3, [sp, #20]
7000ef7e:	f000 fc33 	bl	7000f7e8 <_Balloc>
7000ef82:	9b05      	ldr	r3, [sp, #20]
7000ef84:	4607      	mov	r7, r0
7000ef86:	2800      	cmp	r0, #0
7000ef88:	d13c      	bne.n	7000f004 <_dtoa_r+0x2a4>
7000ef8a:	4b1c      	ldr	r3, [pc, #112]	@ (7000effc <_dtoa_r+0x29c>)
7000ef8c:	4602      	mov	r2, r0
7000ef8e:	f240 11af 	movw	r1, #431	@ 0x1af
7000ef92:	481b      	ldr	r0, [pc, #108]	@ (7000f000 <_dtoa_r+0x2a0>)
7000ef94:	f001 f982 	bl	7001029c <__assert_func>
7000ef98:	2200      	movs	r2, #0
7000ef9a:	e7e0      	b.n	7000ef5e <_dtoa_r+0x1fe>
7000ef9c:	2200      	movs	r2, #0
7000ef9e:	e7d2      	b.n	7000ef46 <_dtoa_r+0x1e6>
7000efa0:	2401      	movs	r4, #1
7000efa2:	2200      	movs	r2, #0
7000efa4:	e9cd 2407 	strd	r2, r4, [sp, #28]
7000efa8:	f04f 3bff 	mov.w	fp, #4294967295
7000efac:	2100      	movs	r1, #0
7000efae:	46da      	mov	sl, fp
7000efb0:	2212      	movs	r2, #18
7000efb2:	9109      	str	r1, [sp, #36]	@ 0x24
7000efb4:	e7d9      	b.n	7000ef6a <_dtoa_r+0x20a>
7000efb6:	2201      	movs	r2, #1
7000efb8:	9208      	str	r2, [sp, #32]
7000efba:	e7f5      	b.n	7000efa8 <_dtoa_r+0x248>
7000efbc:	f04f 0b01 	mov.w	fp, #1
7000efc0:	46da      	mov	sl, fp
7000efc2:	465a      	mov	r2, fp
7000efc4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
7000efc8:	e7cf      	b.n	7000ef6a <_dtoa_r+0x20a>
7000efca:	3101      	adds	r1, #1
7000efcc:	0040      	lsls	r0, r0, #1
7000efce:	e7ce      	b.n	7000ef6e <_dtoa_r+0x20e>
7000efd0:	636f4361 	.word	0x636f4361
7000efd4:	3fd287a7 	.word	0x3fd287a7
7000efd8:	8b60c8b3 	.word	0x8b60c8b3
7000efdc:	3fc68a28 	.word	0x3fc68a28
7000efe0:	509f79fb 	.word	0x509f79fb
7000efe4:	3fd34413 	.word	0x3fd34413
7000efe8:	7ff00000 	.word	0x7ff00000
7000efec:	700115c6 	.word	0x700115c6
7000eff0:	700115bc 	.word	0x700115bc
7000eff4:	700115bb 	.word	0x700115bb
7000eff8:	70011728 	.word	0x70011728
7000effc:	700115ca 	.word	0x700115ca
7000f000:	700115db 	.word	0x700115db
7000f004:	f1ba 0f0e 	cmp.w	sl, #14
7000f008:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
7000f00c:	d86e      	bhi.n	7000f0ec <_dtoa_r+0x38c>
7000f00e:	2c00      	cmp	r4, #0
7000f010:	d06c      	beq.n	7000f0ec <_dtoa_r+0x38c>
7000f012:	f1b8 0f00 	cmp.w	r8, #0
7000f016:	f340 80b4 	ble.w	7000f182 <_dtoa_r+0x422>
7000f01a:	4ac9      	ldr	r2, [pc, #804]	@ (7000f340 <_dtoa_r+0x5e0>)
7000f01c:	f008 010f 	and.w	r1, r8, #15
7000f020:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
7000f024:	f418 7f80 	tst.w	r8, #256	@ 0x100
7000f028:	ed92 7b00 	vldr	d7, [r2]
7000f02c:	ea4f 1128 	mov.w	r1, r8, asr #4
7000f030:	f000 809b 	beq.w	7000f16a <_dtoa_r+0x40a>
7000f034:	4ac3      	ldr	r2, [pc, #780]	@ (7000f344 <_dtoa_r+0x5e4>)
7000f036:	ed92 6b08 	vldr	d6, [r2, #32]
7000f03a:	ee88 6b06 	vdiv.f64	d6, d8, d6
7000f03e:	ed8d 6b02 	vstr	d6, [sp, #8]
7000f042:	f001 010f 	and.w	r1, r1, #15
7000f046:	2203      	movs	r2, #3
7000f048:	48be      	ldr	r0, [pc, #760]	@ (7000f344 <_dtoa_r+0x5e4>)
7000f04a:	2900      	cmp	r1, #0
7000f04c:	f040 808f 	bne.w	7000f16e <_dtoa_r+0x40e>
7000f050:	ed9d 6b02 	vldr	d6, [sp, #8]
7000f054:	ee86 7b07 	vdiv.f64	d7, d6, d7
7000f058:	ed8d 7b02 	vstr	d7, [sp, #8]
7000f05c:	990c      	ldr	r1, [sp, #48]	@ 0x30
7000f05e:	ed9d 7b02 	vldr	d7, [sp, #8]
7000f062:	2900      	cmp	r1, #0
7000f064:	f000 80b3 	beq.w	7000f1ce <_dtoa_r+0x46e>
7000f068:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
7000f06c:	eeb4 7bc6 	vcmpe.f64	d7, d6
7000f070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f074:	f140 80ab 	bpl.w	7000f1ce <_dtoa_r+0x46e>
7000f078:	f1ba 0f00 	cmp.w	sl, #0
7000f07c:	f000 80a7 	beq.w	7000f1ce <_dtoa_r+0x46e>
7000f080:	f1bb 0f00 	cmp.w	fp, #0
7000f084:	dd30      	ble.n	7000f0e8 <_dtoa_r+0x388>
7000f086:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
7000f08a:	ee27 7b06 	vmul.f64	d7, d7, d6
7000f08e:	ed8d 7b02 	vstr	d7, [sp, #8]
7000f092:	f108 31ff 	add.w	r1, r8, #4294967295
7000f096:	9105      	str	r1, [sp, #20]
7000f098:	3201      	adds	r2, #1
7000f09a:	465c      	mov	r4, fp
7000f09c:	ed9d 6b02 	vldr	d6, [sp, #8]
7000f0a0:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
7000f0a4:	ee07 2a90 	vmov	s15, r2
7000f0a8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
7000f0ac:	eea7 5b06 	vfma.f64	d5, d7, d6
7000f0b0:	ee15 2a90 	vmov	r2, s11
7000f0b4:	ec51 0b15 	vmov	r0, r1, d5
7000f0b8:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
7000f0bc:	2c00      	cmp	r4, #0
7000f0be:	f040 808a 	bne.w	7000f1d6 <_dtoa_r+0x476>
7000f0c2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
7000f0c6:	ee36 6b47 	vsub.f64	d6, d6, d7
7000f0ca:	ec41 0b17 	vmov	d7, r0, r1
7000f0ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000f0d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f0d6:	f300 826b 	bgt.w	7000f5b0 <_dtoa_r+0x850>
7000f0da:	eeb1 7b47 	vneg.f64	d7, d7
7000f0de:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000f0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f0e6:	d423      	bmi.n	7000f130 <_dtoa_r+0x3d0>
7000f0e8:	ed8d 8b02 	vstr	d8, [sp, #8]
7000f0ec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
7000f0ee:	2a00      	cmp	r2, #0
7000f0f0:	f2c0 812a 	blt.w	7000f348 <_dtoa_r+0x5e8>
7000f0f4:	f1b8 0f0e 	cmp.w	r8, #14
7000f0f8:	f300 8126 	bgt.w	7000f348 <_dtoa_r+0x5e8>
7000f0fc:	4b90      	ldr	r3, [pc, #576]	@ (7000f340 <_dtoa_r+0x5e0>)
7000f0fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
7000f102:	ed93 6b00 	vldr	d6, [r3]
7000f106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000f108:	2b00      	cmp	r3, #0
7000f10a:	f280 80c8 	bge.w	7000f29e <_dtoa_r+0x53e>
7000f10e:	f1ba 0f00 	cmp.w	sl, #0
7000f112:	f300 80c4 	bgt.w	7000f29e <_dtoa_r+0x53e>
7000f116:	d10b      	bne.n	7000f130 <_dtoa_r+0x3d0>
7000f118:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
7000f11c:	ee26 6b07 	vmul.f64	d6, d6, d7
7000f120:	ed9d 7b02 	vldr	d7, [sp, #8]
7000f124:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000f128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f12c:	f2c0 823d 	blt.w	7000f5aa <_dtoa_r+0x84a>
7000f130:	2400      	movs	r4, #0
7000f132:	4625      	mov	r5, r4
7000f134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000f136:	43db      	mvns	r3, r3
7000f138:	9305      	str	r3, [sp, #20]
7000f13a:	463e      	mov	r6, r7
7000f13c:	f04f 0800 	mov.w	r8, #0
7000f140:	4621      	mov	r1, r4
7000f142:	4648      	mov	r0, r9
7000f144:	f000 fb75 	bl	7000f832 <_Bfree>
7000f148:	2d00      	cmp	r5, #0
7000f14a:	f000 80a2 	beq.w	7000f292 <_dtoa_r+0x532>
7000f14e:	f1b8 0f00 	cmp.w	r8, #0
7000f152:	d005      	beq.n	7000f160 <_dtoa_r+0x400>
7000f154:	45a8      	cmp	r8, r5
7000f156:	d003      	beq.n	7000f160 <_dtoa_r+0x400>
7000f158:	4641      	mov	r1, r8
7000f15a:	4648      	mov	r0, r9
7000f15c:	f000 fb69 	bl	7000f832 <_Bfree>
7000f160:	4629      	mov	r1, r5
7000f162:	4648      	mov	r0, r9
7000f164:	f000 fb65 	bl	7000f832 <_Bfree>
7000f168:	e093      	b.n	7000f292 <_dtoa_r+0x532>
7000f16a:	2202      	movs	r2, #2
7000f16c:	e76c      	b.n	7000f048 <_dtoa_r+0x2e8>
7000f16e:	07cc      	lsls	r4, r1, #31
7000f170:	d504      	bpl.n	7000f17c <_dtoa_r+0x41c>
7000f172:	ed90 6b00 	vldr	d6, [r0]
7000f176:	3201      	adds	r2, #1
7000f178:	ee27 7b06 	vmul.f64	d7, d7, d6
7000f17c:	1049      	asrs	r1, r1, #1
7000f17e:	3008      	adds	r0, #8
7000f180:	e763      	b.n	7000f04a <_dtoa_r+0x2ea>
7000f182:	d022      	beq.n	7000f1ca <_dtoa_r+0x46a>
7000f184:	f1c8 0100 	rsb	r1, r8, #0
7000f188:	4a6d      	ldr	r2, [pc, #436]	@ (7000f340 <_dtoa_r+0x5e0>)
7000f18a:	f001 000f 	and.w	r0, r1, #15
7000f18e:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
7000f192:	ed92 7b00 	vldr	d7, [r2]
7000f196:	ee28 7b07 	vmul.f64	d7, d8, d7
7000f19a:	ed8d 7b02 	vstr	d7, [sp, #8]
7000f19e:	4869      	ldr	r0, [pc, #420]	@ (7000f344 <_dtoa_r+0x5e4>)
7000f1a0:	1109      	asrs	r1, r1, #4
7000f1a2:	2400      	movs	r4, #0
7000f1a4:	2202      	movs	r2, #2
7000f1a6:	b929      	cbnz	r1, 7000f1b4 <_dtoa_r+0x454>
7000f1a8:	2c00      	cmp	r4, #0
7000f1aa:	f43f af57 	beq.w	7000f05c <_dtoa_r+0x2fc>
7000f1ae:	ed8d 7b02 	vstr	d7, [sp, #8]
7000f1b2:	e753      	b.n	7000f05c <_dtoa_r+0x2fc>
7000f1b4:	07ce      	lsls	r6, r1, #31
7000f1b6:	d505      	bpl.n	7000f1c4 <_dtoa_r+0x464>
7000f1b8:	ed90 6b00 	vldr	d6, [r0]
7000f1bc:	3201      	adds	r2, #1
7000f1be:	2401      	movs	r4, #1
7000f1c0:	ee27 7b06 	vmul.f64	d7, d7, d6
7000f1c4:	1049      	asrs	r1, r1, #1
7000f1c6:	3008      	adds	r0, #8
7000f1c8:	e7ed      	b.n	7000f1a6 <_dtoa_r+0x446>
7000f1ca:	2202      	movs	r2, #2
7000f1cc:	e746      	b.n	7000f05c <_dtoa_r+0x2fc>
7000f1ce:	f8cd 8014 	str.w	r8, [sp, #20]
7000f1d2:	4654      	mov	r4, sl
7000f1d4:	e762      	b.n	7000f09c <_dtoa_r+0x33c>
7000f1d6:	4a5a      	ldr	r2, [pc, #360]	@ (7000f340 <_dtoa_r+0x5e0>)
7000f1d8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
7000f1dc:	ed12 4b02 	vldr	d4, [r2, #-8]
7000f1e0:	9a08      	ldr	r2, [sp, #32]
7000f1e2:	ec41 0b17 	vmov	d7, r0, r1
7000f1e6:	443c      	add	r4, r7
7000f1e8:	b34a      	cbz	r2, 7000f23e <_dtoa_r+0x4de>
7000f1ea:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
7000f1ee:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
7000f1f2:	463e      	mov	r6, r7
7000f1f4:	ee83 5b04 	vdiv.f64	d5, d3, d4
7000f1f8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
7000f1fc:	ee35 7b47 	vsub.f64	d7, d5, d7
7000f200:	eefd 4bc6 	vcvt.s32.f64	s9, d6
7000f204:	ee14 2a90 	vmov	r2, s9
7000f208:	eeb8 5be4 	vcvt.f64.s32	d5, s9
7000f20c:	3230      	adds	r2, #48	@ 0x30
7000f20e:	ee36 6b45 	vsub.f64	d6, d6, d5
7000f212:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000f216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f21a:	f806 2b01 	strb.w	r2, [r6], #1
7000f21e:	d438      	bmi.n	7000f292 <_dtoa_r+0x532>
7000f220:	ee32 5b46 	vsub.f64	d5, d2, d6
7000f224:	eeb4 5bc7 	vcmpe.f64	d5, d7
7000f228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f22c:	d46e      	bmi.n	7000f30c <_dtoa_r+0x5ac>
7000f22e:	42a6      	cmp	r6, r4
7000f230:	f43f af5a 	beq.w	7000f0e8 <_dtoa_r+0x388>
7000f234:	ee27 7b03 	vmul.f64	d7, d7, d3
7000f238:	ee26 6b03 	vmul.f64	d6, d6, d3
7000f23c:	e7e0      	b.n	7000f200 <_dtoa_r+0x4a0>
7000f23e:	4621      	mov	r1, r4
7000f240:	463e      	mov	r6, r7
7000f242:	ee27 7b04 	vmul.f64	d7, d7, d4
7000f246:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
7000f24a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
7000f24e:	ee14 2a90 	vmov	r2, s9
7000f252:	3230      	adds	r2, #48	@ 0x30
7000f254:	f806 2b01 	strb.w	r2, [r6], #1
7000f258:	42a6      	cmp	r6, r4
7000f25a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
7000f25e:	ee36 6b45 	vsub.f64	d6, d6, d5
7000f262:	d119      	bne.n	7000f298 <_dtoa_r+0x538>
7000f264:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
7000f268:	ee37 4b05 	vadd.f64	d4, d7, d5
7000f26c:	eeb4 6bc4 	vcmpe.f64	d6, d4
7000f270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f274:	dc4a      	bgt.n	7000f30c <_dtoa_r+0x5ac>
7000f276:	ee35 5b47 	vsub.f64	d5, d5, d7
7000f27a:	eeb4 6bc5 	vcmpe.f64	d6, d5
7000f27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f282:	f57f af31 	bpl.w	7000f0e8 <_dtoa_r+0x388>
7000f286:	460e      	mov	r6, r1
7000f288:	3901      	subs	r1, #1
7000f28a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
7000f28e:	2b30      	cmp	r3, #48	@ 0x30
7000f290:	d0f9      	beq.n	7000f286 <_dtoa_r+0x526>
7000f292:	f8dd 8014 	ldr.w	r8, [sp, #20]
7000f296:	e027      	b.n	7000f2e8 <_dtoa_r+0x588>
7000f298:	ee26 6b03 	vmul.f64	d6, d6, d3
7000f29c:	e7d5      	b.n	7000f24a <_dtoa_r+0x4ea>
7000f29e:	ed9d 7b02 	vldr	d7, [sp, #8]
7000f2a2:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
7000f2a6:	463e      	mov	r6, r7
7000f2a8:	ee87 5b06 	vdiv.f64	d5, d7, d6
7000f2ac:	eebd 5bc5 	vcvt.s32.f64	s10, d5
7000f2b0:	ee15 3a10 	vmov	r3, s10
7000f2b4:	3330      	adds	r3, #48	@ 0x30
7000f2b6:	f806 3b01 	strb.w	r3, [r6], #1
7000f2ba:	1bf3      	subs	r3, r6, r7
7000f2bc:	459a      	cmp	sl, r3
7000f2be:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
7000f2c2:	eea3 7b46 	vfms.f64	d7, d3, d6
7000f2c6:	d132      	bne.n	7000f32e <_dtoa_r+0x5ce>
7000f2c8:	ee37 7b07 	vadd.f64	d7, d7, d7
7000f2cc:	eeb4 7bc6 	vcmpe.f64	d7, d6
7000f2d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f2d4:	dc18      	bgt.n	7000f308 <_dtoa_r+0x5a8>
7000f2d6:	eeb4 7b46 	vcmp.f64	d7, d6
7000f2da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f2de:	d103      	bne.n	7000f2e8 <_dtoa_r+0x588>
7000f2e0:	ee15 3a10 	vmov	r3, s10
7000f2e4:	07db      	lsls	r3, r3, #31
7000f2e6:	d40f      	bmi.n	7000f308 <_dtoa_r+0x5a8>
7000f2e8:	9901      	ldr	r1, [sp, #4]
7000f2ea:	4648      	mov	r0, r9
7000f2ec:	f000 faa1 	bl	7000f832 <_Bfree>
7000f2f0:	2300      	movs	r3, #0
7000f2f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000f2f4:	7033      	strb	r3, [r6, #0]
7000f2f6:	f108 0301 	add.w	r3, r8, #1
7000f2fa:	6013      	str	r3, [r2, #0]
7000f2fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000f2fe:	2b00      	cmp	r3, #0
7000f300:	f43f ad65 	beq.w	7000edce <_dtoa_r+0x6e>
7000f304:	601e      	str	r6, [r3, #0]
7000f306:	e562      	b.n	7000edce <_dtoa_r+0x6e>
7000f308:	f8cd 8014 	str.w	r8, [sp, #20]
7000f30c:	4633      	mov	r3, r6
7000f30e:	461e      	mov	r6, r3
7000f310:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
7000f314:	2a39      	cmp	r2, #57	@ 0x39
7000f316:	d106      	bne.n	7000f326 <_dtoa_r+0x5c6>
7000f318:	429f      	cmp	r7, r3
7000f31a:	d1f8      	bne.n	7000f30e <_dtoa_r+0x5ae>
7000f31c:	9a05      	ldr	r2, [sp, #20]
7000f31e:	3201      	adds	r2, #1
7000f320:	9205      	str	r2, [sp, #20]
7000f322:	2230      	movs	r2, #48	@ 0x30
7000f324:	703a      	strb	r2, [r7, #0]
7000f326:	781a      	ldrb	r2, [r3, #0]
7000f328:	3201      	adds	r2, #1
7000f32a:	701a      	strb	r2, [r3, #0]
7000f32c:	e7b1      	b.n	7000f292 <_dtoa_r+0x532>
7000f32e:	ee27 7b04 	vmul.f64	d7, d7, d4
7000f332:	eeb5 7b40 	vcmp.f64	d7, #0.0
7000f336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000f33a:	d1b5      	bne.n	7000f2a8 <_dtoa_r+0x548>
7000f33c:	e7d4      	b.n	7000f2e8 <_dtoa_r+0x588>
7000f33e:	bf00      	nop
7000f340:	70011728 	.word	0x70011728
7000f344:	70011700 	.word	0x70011700
7000f348:	9908      	ldr	r1, [sp, #32]
7000f34a:	2900      	cmp	r1, #0
7000f34c:	f000 80e9 	beq.w	7000f522 <_dtoa_r+0x7c2>
7000f350:	9907      	ldr	r1, [sp, #28]
7000f352:	2901      	cmp	r1, #1
7000f354:	f300 80cb 	bgt.w	7000f4ee <_dtoa_r+0x78e>
7000f358:	2d00      	cmp	r5, #0
7000f35a:	f000 80c4 	beq.w	7000f4e6 <_dtoa_r+0x786>
7000f35e:	f202 4233 	addw	r2, r2, #1075	@ 0x433
7000f362:	9e04      	ldr	r6, [sp, #16]
7000f364:	461c      	mov	r4, r3
7000f366:	9305      	str	r3, [sp, #20]
7000f368:	9b04      	ldr	r3, [sp, #16]
7000f36a:	4413      	add	r3, r2
7000f36c:	9304      	str	r3, [sp, #16]
7000f36e:	9b06      	ldr	r3, [sp, #24]
7000f370:	2101      	movs	r1, #1
7000f372:	4413      	add	r3, r2
7000f374:	4648      	mov	r0, r9
7000f376:	9306      	str	r3, [sp, #24]
7000f378:	f000 faf6 	bl	7000f968 <__i2b>
7000f37c:	9b05      	ldr	r3, [sp, #20]
7000f37e:	4605      	mov	r5, r0
7000f380:	b166      	cbz	r6, 7000f39c <_dtoa_r+0x63c>
7000f382:	9a06      	ldr	r2, [sp, #24]
7000f384:	2a00      	cmp	r2, #0
7000f386:	dd09      	ble.n	7000f39c <_dtoa_r+0x63c>
7000f388:	42b2      	cmp	r2, r6
7000f38a:	9904      	ldr	r1, [sp, #16]
7000f38c:	bfa8      	it	ge
7000f38e:	4632      	movge	r2, r6
7000f390:	1a89      	subs	r1, r1, r2
7000f392:	9104      	str	r1, [sp, #16]
7000f394:	9906      	ldr	r1, [sp, #24]
7000f396:	1ab6      	subs	r6, r6, r2
7000f398:	1a8a      	subs	r2, r1, r2
7000f39a:	9206      	str	r2, [sp, #24]
7000f39c:	b30b      	cbz	r3, 7000f3e2 <_dtoa_r+0x682>
7000f39e:	9a08      	ldr	r2, [sp, #32]
7000f3a0:	2a00      	cmp	r2, #0
7000f3a2:	f000 80c5 	beq.w	7000f530 <_dtoa_r+0x7d0>
7000f3a6:	2c00      	cmp	r4, #0
7000f3a8:	f000 80bf 	beq.w	7000f52a <_dtoa_r+0x7ca>
7000f3ac:	4629      	mov	r1, r5
7000f3ae:	4622      	mov	r2, r4
7000f3b0:	4648      	mov	r0, r9
7000f3b2:	930b      	str	r3, [sp, #44]	@ 0x2c
7000f3b4:	f000 fb90 	bl	7000fad8 <__pow5mult>
7000f3b8:	9a01      	ldr	r2, [sp, #4]
7000f3ba:	4601      	mov	r1, r0
7000f3bc:	4605      	mov	r5, r0
7000f3be:	4648      	mov	r0, r9
7000f3c0:	f000 fae8 	bl	7000f994 <__multiply>
7000f3c4:	9901      	ldr	r1, [sp, #4]
7000f3c6:	9005      	str	r0, [sp, #20]
7000f3c8:	4648      	mov	r0, r9
7000f3ca:	f000 fa32 	bl	7000f832 <_Bfree>
7000f3ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000f3d0:	1b1b      	subs	r3, r3, r4
7000f3d2:	f000 80b0 	beq.w	7000f536 <_dtoa_r+0x7d6>
7000f3d6:	9905      	ldr	r1, [sp, #20]
7000f3d8:	461a      	mov	r2, r3
7000f3da:	4648      	mov	r0, r9
7000f3dc:	f000 fb7c 	bl	7000fad8 <__pow5mult>
7000f3e0:	9001      	str	r0, [sp, #4]
7000f3e2:	2101      	movs	r1, #1
7000f3e4:	4648      	mov	r0, r9
7000f3e6:	f000 fabf 	bl	7000f968 <__i2b>
7000f3ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000f3ec:	4604      	mov	r4, r0
7000f3ee:	2b00      	cmp	r3, #0
7000f3f0:	f000 81d5 	beq.w	7000f79e <_dtoa_r+0xa3e>
7000f3f4:	461a      	mov	r2, r3
7000f3f6:	4601      	mov	r1, r0
7000f3f8:	4648      	mov	r0, r9
7000f3fa:	f000 fb6d 	bl	7000fad8 <__pow5mult>
7000f3fe:	9b07      	ldr	r3, [sp, #28]
7000f400:	2b01      	cmp	r3, #1
7000f402:	4604      	mov	r4, r0
7000f404:	f300 80a0 	bgt.w	7000f548 <_dtoa_r+0x7e8>
7000f408:	9b02      	ldr	r3, [sp, #8]
7000f40a:	2b00      	cmp	r3, #0
7000f40c:	f040 8096 	bne.w	7000f53c <_dtoa_r+0x7dc>
7000f410:	9b03      	ldr	r3, [sp, #12]
7000f412:	f3c3 0213 	ubfx	r2, r3, #0, #20
7000f416:	2a00      	cmp	r2, #0
7000f418:	f040 8092 	bne.w	7000f540 <_dtoa_r+0x7e0>
7000f41c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
7000f420:	0d12      	lsrs	r2, r2, #20
7000f422:	0512      	lsls	r2, r2, #20
7000f424:	2a00      	cmp	r2, #0
7000f426:	f000 808d 	beq.w	7000f544 <_dtoa_r+0x7e4>
7000f42a:	9b04      	ldr	r3, [sp, #16]
7000f42c:	3301      	adds	r3, #1
7000f42e:	9304      	str	r3, [sp, #16]
7000f430:	9b06      	ldr	r3, [sp, #24]
7000f432:	3301      	adds	r3, #1
7000f434:	9306      	str	r3, [sp, #24]
7000f436:	2301      	movs	r3, #1
7000f438:	930b      	str	r3, [sp, #44]	@ 0x2c
7000f43a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000f43c:	2b00      	cmp	r3, #0
7000f43e:	f000 81b4 	beq.w	7000f7aa <_dtoa_r+0xa4a>
7000f442:	6922      	ldr	r2, [r4, #16]
7000f444:	eb04 0282 	add.w	r2, r4, r2, lsl #2
7000f448:	6910      	ldr	r0, [r2, #16]
7000f44a:	f000 fa41 	bl	7000f8d0 <__hi0bits>
7000f44e:	f1c0 0020 	rsb	r0, r0, #32
7000f452:	9b06      	ldr	r3, [sp, #24]
7000f454:	4418      	add	r0, r3
7000f456:	f010 001f 	ands.w	r0, r0, #31
7000f45a:	f000 8081 	beq.w	7000f560 <_dtoa_r+0x800>
7000f45e:	f1c0 0220 	rsb	r2, r0, #32
7000f462:	2a04      	cmp	r2, #4
7000f464:	dd73      	ble.n	7000f54e <_dtoa_r+0x7ee>
7000f466:	9b04      	ldr	r3, [sp, #16]
7000f468:	f1c0 001c 	rsb	r0, r0, #28
7000f46c:	4403      	add	r3, r0
7000f46e:	9304      	str	r3, [sp, #16]
7000f470:	9b06      	ldr	r3, [sp, #24]
7000f472:	4406      	add	r6, r0
7000f474:	4403      	add	r3, r0
7000f476:	9306      	str	r3, [sp, #24]
7000f478:	9b04      	ldr	r3, [sp, #16]
7000f47a:	2b00      	cmp	r3, #0
7000f47c:	dd05      	ble.n	7000f48a <_dtoa_r+0x72a>
7000f47e:	9901      	ldr	r1, [sp, #4]
7000f480:	461a      	mov	r2, r3
7000f482:	4648      	mov	r0, r9
7000f484:	f000 fb68 	bl	7000fb58 <__lshift>
7000f488:	9001      	str	r0, [sp, #4]
7000f48a:	9b06      	ldr	r3, [sp, #24]
7000f48c:	2b00      	cmp	r3, #0
7000f48e:	dd05      	ble.n	7000f49c <_dtoa_r+0x73c>
7000f490:	4621      	mov	r1, r4
7000f492:	461a      	mov	r2, r3
7000f494:	4648      	mov	r0, r9
7000f496:	f000 fb5f 	bl	7000fb58 <__lshift>
7000f49a:	4604      	mov	r4, r0
7000f49c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000f49e:	2b00      	cmp	r3, #0
7000f4a0:	d060      	beq.n	7000f564 <_dtoa_r+0x804>
7000f4a2:	9801      	ldr	r0, [sp, #4]
7000f4a4:	4621      	mov	r1, r4
7000f4a6:	f000 fbc3 	bl	7000fc30 <__mcmp>
7000f4aa:	2800      	cmp	r0, #0
7000f4ac:	da5a      	bge.n	7000f564 <_dtoa_r+0x804>
7000f4ae:	f108 33ff 	add.w	r3, r8, #4294967295
7000f4b2:	9305      	str	r3, [sp, #20]
7000f4b4:	9901      	ldr	r1, [sp, #4]
7000f4b6:	2300      	movs	r3, #0
7000f4b8:	220a      	movs	r2, #10
7000f4ba:	4648      	mov	r0, r9
7000f4bc:	f000 f9c2 	bl	7000f844 <__multadd>
7000f4c0:	9b08      	ldr	r3, [sp, #32]
7000f4c2:	9001      	str	r0, [sp, #4]
7000f4c4:	2b00      	cmp	r3, #0
7000f4c6:	f000 8172 	beq.w	7000f7ae <_dtoa_r+0xa4e>
7000f4ca:	4629      	mov	r1, r5
7000f4cc:	2300      	movs	r3, #0
7000f4ce:	220a      	movs	r2, #10
7000f4d0:	4648      	mov	r0, r9
7000f4d2:	f000 f9b7 	bl	7000f844 <__multadd>
7000f4d6:	f1bb 0f00 	cmp.w	fp, #0
7000f4da:	4605      	mov	r5, r0
7000f4dc:	dc6e      	bgt.n	7000f5bc <_dtoa_r+0x85c>
7000f4de:	9b07      	ldr	r3, [sp, #28]
7000f4e0:	2b02      	cmp	r3, #2
7000f4e2:	dc48      	bgt.n	7000f576 <_dtoa_r+0x816>
7000f4e4:	e06a      	b.n	7000f5bc <_dtoa_r+0x85c>
7000f4e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000f4e8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
7000f4ec:	e739      	b.n	7000f362 <_dtoa_r+0x602>
7000f4ee:	f10a 34ff 	add.w	r4, sl, #4294967295
7000f4f2:	42a3      	cmp	r3, r4
7000f4f4:	db07      	blt.n	7000f506 <_dtoa_r+0x7a6>
7000f4f6:	f1ba 0f00 	cmp.w	sl, #0
7000f4fa:	eba3 0404 	sub.w	r4, r3, r4
7000f4fe:	db0b      	blt.n	7000f518 <_dtoa_r+0x7b8>
7000f500:	9e04      	ldr	r6, [sp, #16]
7000f502:	4652      	mov	r2, sl
7000f504:	e72f      	b.n	7000f366 <_dtoa_r+0x606>
7000f506:	1ae2      	subs	r2, r4, r3
7000f508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000f50a:	9e04      	ldr	r6, [sp, #16]
7000f50c:	4413      	add	r3, r2
7000f50e:	930a      	str	r3, [sp, #40]	@ 0x28
7000f510:	4652      	mov	r2, sl
7000f512:	4623      	mov	r3, r4
7000f514:	2400      	movs	r4, #0
7000f516:	e726      	b.n	7000f366 <_dtoa_r+0x606>
7000f518:	9a04      	ldr	r2, [sp, #16]
7000f51a:	eba2 060a 	sub.w	r6, r2, sl
7000f51e:	2200      	movs	r2, #0
7000f520:	e721      	b.n	7000f366 <_dtoa_r+0x606>
7000f522:	9e04      	ldr	r6, [sp, #16]
7000f524:	9d08      	ldr	r5, [sp, #32]
7000f526:	461c      	mov	r4, r3
7000f528:	e72a      	b.n	7000f380 <_dtoa_r+0x620>
7000f52a:	9a01      	ldr	r2, [sp, #4]
7000f52c:	9205      	str	r2, [sp, #20]
7000f52e:	e752      	b.n	7000f3d6 <_dtoa_r+0x676>
7000f530:	9901      	ldr	r1, [sp, #4]
7000f532:	461a      	mov	r2, r3
7000f534:	e751      	b.n	7000f3da <_dtoa_r+0x67a>
7000f536:	9b05      	ldr	r3, [sp, #20]
7000f538:	9301      	str	r3, [sp, #4]
7000f53a:	e752      	b.n	7000f3e2 <_dtoa_r+0x682>
7000f53c:	2300      	movs	r3, #0
7000f53e:	e77b      	b.n	7000f438 <_dtoa_r+0x6d8>
7000f540:	9b02      	ldr	r3, [sp, #8]
7000f542:	e779      	b.n	7000f438 <_dtoa_r+0x6d8>
7000f544:	920b      	str	r2, [sp, #44]	@ 0x2c
7000f546:	e778      	b.n	7000f43a <_dtoa_r+0x6da>
7000f548:	2300      	movs	r3, #0
7000f54a:	930b      	str	r3, [sp, #44]	@ 0x2c
7000f54c:	e779      	b.n	7000f442 <_dtoa_r+0x6e2>
7000f54e:	d093      	beq.n	7000f478 <_dtoa_r+0x718>
7000f550:	9b04      	ldr	r3, [sp, #16]
7000f552:	321c      	adds	r2, #28
7000f554:	4413      	add	r3, r2
7000f556:	9304      	str	r3, [sp, #16]
7000f558:	9b06      	ldr	r3, [sp, #24]
7000f55a:	4416      	add	r6, r2
7000f55c:	4413      	add	r3, r2
7000f55e:	e78a      	b.n	7000f476 <_dtoa_r+0x716>
7000f560:	4602      	mov	r2, r0
7000f562:	e7f5      	b.n	7000f550 <_dtoa_r+0x7f0>
7000f564:	f1ba 0f00 	cmp.w	sl, #0
7000f568:	f8cd 8014 	str.w	r8, [sp, #20]
7000f56c:	46d3      	mov	fp, sl
7000f56e:	dc21      	bgt.n	7000f5b4 <_dtoa_r+0x854>
7000f570:	9b07      	ldr	r3, [sp, #28]
7000f572:	2b02      	cmp	r3, #2
7000f574:	dd1e      	ble.n	7000f5b4 <_dtoa_r+0x854>
7000f576:	f1bb 0f00 	cmp.w	fp, #0
7000f57a:	f47f addb 	bne.w	7000f134 <_dtoa_r+0x3d4>
7000f57e:	4621      	mov	r1, r4
7000f580:	465b      	mov	r3, fp
7000f582:	2205      	movs	r2, #5
7000f584:	4648      	mov	r0, r9
7000f586:	f000 f95d 	bl	7000f844 <__multadd>
7000f58a:	4601      	mov	r1, r0
7000f58c:	4604      	mov	r4, r0
7000f58e:	9801      	ldr	r0, [sp, #4]
7000f590:	f000 fb4e 	bl	7000fc30 <__mcmp>
7000f594:	2800      	cmp	r0, #0
7000f596:	f77f adcd 	ble.w	7000f134 <_dtoa_r+0x3d4>
7000f59a:	463e      	mov	r6, r7
7000f59c:	2331      	movs	r3, #49	@ 0x31
7000f59e:	f806 3b01 	strb.w	r3, [r6], #1
7000f5a2:	9b05      	ldr	r3, [sp, #20]
7000f5a4:	3301      	adds	r3, #1
7000f5a6:	9305      	str	r3, [sp, #20]
7000f5a8:	e5c8      	b.n	7000f13c <_dtoa_r+0x3dc>
7000f5aa:	f8cd 8014 	str.w	r8, [sp, #20]
7000f5ae:	4654      	mov	r4, sl
7000f5b0:	4625      	mov	r5, r4
7000f5b2:	e7f2      	b.n	7000f59a <_dtoa_r+0x83a>
7000f5b4:	9b08      	ldr	r3, [sp, #32]
7000f5b6:	2b00      	cmp	r3, #0
7000f5b8:	f000 80fd 	beq.w	7000f7b6 <_dtoa_r+0xa56>
7000f5bc:	2e00      	cmp	r6, #0
7000f5be:	dd05      	ble.n	7000f5cc <_dtoa_r+0x86c>
7000f5c0:	4629      	mov	r1, r5
7000f5c2:	4632      	mov	r2, r6
7000f5c4:	4648      	mov	r0, r9
7000f5c6:	f000 fac7 	bl	7000fb58 <__lshift>
7000f5ca:	4605      	mov	r5, r0
7000f5cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000f5ce:	2b00      	cmp	r3, #0
7000f5d0:	d057      	beq.n	7000f682 <_dtoa_r+0x922>
7000f5d2:	6869      	ldr	r1, [r5, #4]
7000f5d4:	4648      	mov	r0, r9
7000f5d6:	f000 f907 	bl	7000f7e8 <_Balloc>
7000f5da:	4606      	mov	r6, r0
7000f5dc:	b920      	cbnz	r0, 7000f5e8 <_dtoa_r+0x888>
7000f5de:	4b80      	ldr	r3, [pc, #512]	@ (7000f7e0 <_dtoa_r+0xa80>)
7000f5e0:	4602      	mov	r2, r0
7000f5e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
7000f5e6:	e4d4      	b.n	7000ef92 <_dtoa_r+0x232>
7000f5e8:	692a      	ldr	r2, [r5, #16]
7000f5ea:	3202      	adds	r2, #2
7000f5ec:	0092      	lsls	r2, r2, #2
7000f5ee:	f105 010c 	add.w	r1, r5, #12
7000f5f2:	300c      	adds	r0, #12
7000f5f4:	f7ff faaa 	bl	7000eb4c <memcpy>
7000f5f8:	2201      	movs	r2, #1
7000f5fa:	4631      	mov	r1, r6
7000f5fc:	4648      	mov	r0, r9
7000f5fe:	f000 faab 	bl	7000fb58 <__lshift>
7000f602:	1c7b      	adds	r3, r7, #1
7000f604:	9304      	str	r3, [sp, #16]
7000f606:	eb07 030b 	add.w	r3, r7, fp
7000f60a:	9309      	str	r3, [sp, #36]	@ 0x24
7000f60c:	9b02      	ldr	r3, [sp, #8]
7000f60e:	f003 0301 	and.w	r3, r3, #1
7000f612:	46a8      	mov	r8, r5
7000f614:	9308      	str	r3, [sp, #32]
7000f616:	4605      	mov	r5, r0
7000f618:	9b04      	ldr	r3, [sp, #16]
7000f61a:	9801      	ldr	r0, [sp, #4]
7000f61c:	4621      	mov	r1, r4
7000f61e:	f103 3bff 	add.w	fp, r3, #4294967295
7000f622:	f7ff fb15 	bl	7000ec50 <quorem>
7000f626:	4641      	mov	r1, r8
7000f628:	9002      	str	r0, [sp, #8]
7000f62a:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
7000f62e:	9801      	ldr	r0, [sp, #4]
7000f630:	f000 fafe 	bl	7000fc30 <__mcmp>
7000f634:	462a      	mov	r2, r5
7000f636:	9006      	str	r0, [sp, #24]
7000f638:	4621      	mov	r1, r4
7000f63a:	4648      	mov	r0, r9
7000f63c:	f000 fb14 	bl	7000fc68 <__mdiff>
7000f640:	68c2      	ldr	r2, [r0, #12]
7000f642:	4606      	mov	r6, r0
7000f644:	b9fa      	cbnz	r2, 7000f686 <_dtoa_r+0x926>
7000f646:	4601      	mov	r1, r0
7000f648:	9801      	ldr	r0, [sp, #4]
7000f64a:	f000 faf1 	bl	7000fc30 <__mcmp>
7000f64e:	4602      	mov	r2, r0
7000f650:	4631      	mov	r1, r6
7000f652:	4648      	mov	r0, r9
7000f654:	920a      	str	r2, [sp, #40]	@ 0x28
7000f656:	f000 f8ec 	bl	7000f832 <_Bfree>
7000f65a:	9b07      	ldr	r3, [sp, #28]
7000f65c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
7000f65e:	9e04      	ldr	r6, [sp, #16]
7000f660:	ea42 0103 	orr.w	r1, r2, r3
7000f664:	9b08      	ldr	r3, [sp, #32]
7000f666:	4319      	orrs	r1, r3
7000f668:	d10f      	bne.n	7000f68a <_dtoa_r+0x92a>
7000f66a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000f66e:	d028      	beq.n	7000f6c2 <_dtoa_r+0x962>
7000f670:	9b06      	ldr	r3, [sp, #24]
7000f672:	2b00      	cmp	r3, #0
7000f674:	dd02      	ble.n	7000f67c <_dtoa_r+0x91c>
7000f676:	9b02      	ldr	r3, [sp, #8]
7000f678:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
7000f67c:	f88b a000 	strb.w	sl, [fp]
7000f680:	e55e      	b.n	7000f140 <_dtoa_r+0x3e0>
7000f682:	4628      	mov	r0, r5
7000f684:	e7bd      	b.n	7000f602 <_dtoa_r+0x8a2>
7000f686:	2201      	movs	r2, #1
7000f688:	e7e2      	b.n	7000f650 <_dtoa_r+0x8f0>
7000f68a:	9b06      	ldr	r3, [sp, #24]
7000f68c:	2b00      	cmp	r3, #0
7000f68e:	db04      	blt.n	7000f69a <_dtoa_r+0x93a>
7000f690:	9907      	ldr	r1, [sp, #28]
7000f692:	430b      	orrs	r3, r1
7000f694:	9908      	ldr	r1, [sp, #32]
7000f696:	430b      	orrs	r3, r1
7000f698:	d120      	bne.n	7000f6dc <_dtoa_r+0x97c>
7000f69a:	2a00      	cmp	r2, #0
7000f69c:	ddee      	ble.n	7000f67c <_dtoa_r+0x91c>
7000f69e:	9901      	ldr	r1, [sp, #4]
7000f6a0:	2201      	movs	r2, #1
7000f6a2:	4648      	mov	r0, r9
7000f6a4:	f000 fa58 	bl	7000fb58 <__lshift>
7000f6a8:	4621      	mov	r1, r4
7000f6aa:	9001      	str	r0, [sp, #4]
7000f6ac:	f000 fac0 	bl	7000fc30 <__mcmp>
7000f6b0:	2800      	cmp	r0, #0
7000f6b2:	dc03      	bgt.n	7000f6bc <_dtoa_r+0x95c>
7000f6b4:	d1e2      	bne.n	7000f67c <_dtoa_r+0x91c>
7000f6b6:	f01a 0f01 	tst.w	sl, #1
7000f6ba:	d0df      	beq.n	7000f67c <_dtoa_r+0x91c>
7000f6bc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000f6c0:	d1d9      	bne.n	7000f676 <_dtoa_r+0x916>
7000f6c2:	2339      	movs	r3, #57	@ 0x39
7000f6c4:	f88b 3000 	strb.w	r3, [fp]
7000f6c8:	4633      	mov	r3, r6
7000f6ca:	461e      	mov	r6, r3
7000f6cc:	3b01      	subs	r3, #1
7000f6ce:	f816 2c01 	ldrb.w	r2, [r6, #-1]
7000f6d2:	2a39      	cmp	r2, #57	@ 0x39
7000f6d4:	d052      	beq.n	7000f77c <_dtoa_r+0xa1c>
7000f6d6:	3201      	adds	r2, #1
7000f6d8:	701a      	strb	r2, [r3, #0]
7000f6da:	e531      	b.n	7000f140 <_dtoa_r+0x3e0>
7000f6dc:	2a00      	cmp	r2, #0
7000f6de:	dd07      	ble.n	7000f6f0 <_dtoa_r+0x990>
7000f6e0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000f6e4:	d0ed      	beq.n	7000f6c2 <_dtoa_r+0x962>
7000f6e6:	f10a 0301 	add.w	r3, sl, #1
7000f6ea:	f88b 3000 	strb.w	r3, [fp]
7000f6ee:	e527      	b.n	7000f140 <_dtoa_r+0x3e0>
7000f6f0:	9b04      	ldr	r3, [sp, #16]
7000f6f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000f6f4:	f803 ac01 	strb.w	sl, [r3, #-1]
7000f6f8:	4293      	cmp	r3, r2
7000f6fa:	d029      	beq.n	7000f750 <_dtoa_r+0x9f0>
7000f6fc:	9901      	ldr	r1, [sp, #4]
7000f6fe:	2300      	movs	r3, #0
7000f700:	220a      	movs	r2, #10
7000f702:	4648      	mov	r0, r9
7000f704:	f000 f89e 	bl	7000f844 <__multadd>
7000f708:	45a8      	cmp	r8, r5
7000f70a:	9001      	str	r0, [sp, #4]
7000f70c:	f04f 0300 	mov.w	r3, #0
7000f710:	f04f 020a 	mov.w	r2, #10
7000f714:	4641      	mov	r1, r8
7000f716:	4648      	mov	r0, r9
7000f718:	d107      	bne.n	7000f72a <_dtoa_r+0x9ca>
7000f71a:	f000 f893 	bl	7000f844 <__multadd>
7000f71e:	4680      	mov	r8, r0
7000f720:	4605      	mov	r5, r0
7000f722:	9b04      	ldr	r3, [sp, #16]
7000f724:	3301      	adds	r3, #1
7000f726:	9304      	str	r3, [sp, #16]
7000f728:	e776      	b.n	7000f618 <_dtoa_r+0x8b8>
7000f72a:	f000 f88b 	bl	7000f844 <__multadd>
7000f72e:	4629      	mov	r1, r5
7000f730:	4680      	mov	r8, r0
7000f732:	2300      	movs	r3, #0
7000f734:	220a      	movs	r2, #10
7000f736:	4648      	mov	r0, r9
7000f738:	f000 f884 	bl	7000f844 <__multadd>
7000f73c:	4605      	mov	r5, r0
7000f73e:	e7f0      	b.n	7000f722 <_dtoa_r+0x9c2>
7000f740:	f1bb 0f00 	cmp.w	fp, #0
7000f744:	bfcc      	ite	gt
7000f746:	465e      	movgt	r6, fp
7000f748:	2601      	movle	r6, #1
7000f74a:	443e      	add	r6, r7
7000f74c:	f04f 0800 	mov.w	r8, #0
7000f750:	9901      	ldr	r1, [sp, #4]
7000f752:	2201      	movs	r2, #1
7000f754:	4648      	mov	r0, r9
7000f756:	f000 f9ff 	bl	7000fb58 <__lshift>
7000f75a:	4621      	mov	r1, r4
7000f75c:	9001      	str	r0, [sp, #4]
7000f75e:	f000 fa67 	bl	7000fc30 <__mcmp>
7000f762:	2800      	cmp	r0, #0
7000f764:	dcb0      	bgt.n	7000f6c8 <_dtoa_r+0x968>
7000f766:	d102      	bne.n	7000f76e <_dtoa_r+0xa0e>
7000f768:	f01a 0f01 	tst.w	sl, #1
7000f76c:	d1ac      	bne.n	7000f6c8 <_dtoa_r+0x968>
7000f76e:	4633      	mov	r3, r6
7000f770:	461e      	mov	r6, r3
7000f772:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
7000f776:	2a30      	cmp	r2, #48	@ 0x30
7000f778:	d0fa      	beq.n	7000f770 <_dtoa_r+0xa10>
7000f77a:	e4e1      	b.n	7000f140 <_dtoa_r+0x3e0>
7000f77c:	429f      	cmp	r7, r3
7000f77e:	d1a4      	bne.n	7000f6ca <_dtoa_r+0x96a>
7000f780:	9b05      	ldr	r3, [sp, #20]
7000f782:	3301      	adds	r3, #1
7000f784:	9305      	str	r3, [sp, #20]
7000f786:	2331      	movs	r3, #49	@ 0x31
7000f788:	703b      	strb	r3, [r7, #0]
7000f78a:	e4d9      	b.n	7000f140 <_dtoa_r+0x3e0>
7000f78c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000f78e:	4f15      	ldr	r7, [pc, #84]	@ (7000f7e4 <_dtoa_r+0xa84>)
7000f790:	2b00      	cmp	r3, #0
7000f792:	f43f ab1c 	beq.w	7000edce <_dtoa_r+0x6e>
7000f796:	f107 0308 	add.w	r3, r7, #8
7000f79a:	f7ff bb16 	b.w	7000edca <_dtoa_r+0x6a>
7000f79e:	9b07      	ldr	r3, [sp, #28]
7000f7a0:	2b01      	cmp	r3, #1
7000f7a2:	f77f ae31 	ble.w	7000f408 <_dtoa_r+0x6a8>
7000f7a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000f7a8:	930b      	str	r3, [sp, #44]	@ 0x2c
7000f7aa:	2001      	movs	r0, #1
7000f7ac:	e651      	b.n	7000f452 <_dtoa_r+0x6f2>
7000f7ae:	f1bb 0f00 	cmp.w	fp, #0
7000f7b2:	f77f aedd 	ble.w	7000f570 <_dtoa_r+0x810>
7000f7b6:	463e      	mov	r6, r7
7000f7b8:	9801      	ldr	r0, [sp, #4]
7000f7ba:	4621      	mov	r1, r4
7000f7bc:	f7ff fa48 	bl	7000ec50 <quorem>
7000f7c0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
7000f7c4:	f806 ab01 	strb.w	sl, [r6], #1
7000f7c8:	1bf2      	subs	r2, r6, r7
7000f7ca:	4593      	cmp	fp, r2
7000f7cc:	ddb8      	ble.n	7000f740 <_dtoa_r+0x9e0>
7000f7ce:	9901      	ldr	r1, [sp, #4]
7000f7d0:	2300      	movs	r3, #0
7000f7d2:	220a      	movs	r2, #10
7000f7d4:	4648      	mov	r0, r9
7000f7d6:	f000 f835 	bl	7000f844 <__multadd>
7000f7da:	9001      	str	r0, [sp, #4]
7000f7dc:	e7ec      	b.n	7000f7b8 <_dtoa_r+0xa58>
7000f7de:	bf00      	nop
7000f7e0:	700115ca 	.word	0x700115ca
7000f7e4:	700115bd 	.word	0x700115bd

7000f7e8 <_Balloc>:
7000f7e8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
7000f7ea:	b570      	push	{r4, r5, r6, lr}
7000f7ec:	4605      	mov	r5, r0
7000f7ee:	460c      	mov	r4, r1
7000f7f0:	b17b      	cbz	r3, 7000f812 <_Balloc+0x2a>
7000f7f2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
7000f7f4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
7000f7f8:	b9a0      	cbnz	r0, 7000f824 <_Balloc+0x3c>
7000f7fa:	2101      	movs	r1, #1
7000f7fc:	fa01 f604 	lsl.w	r6, r1, r4
7000f800:	1d72      	adds	r2, r6, #5
7000f802:	0092      	lsls	r2, r2, #2
7000f804:	4628      	mov	r0, r5
7000f806:	f000 fd67 	bl	700102d8 <_calloc_r>
7000f80a:	b148      	cbz	r0, 7000f820 <_Balloc+0x38>
7000f80c:	e9c0 4601 	strd	r4, r6, [r0, #4]
7000f810:	e00b      	b.n	7000f82a <_Balloc+0x42>
7000f812:	2221      	movs	r2, #33	@ 0x21
7000f814:	2104      	movs	r1, #4
7000f816:	f000 fd5f 	bl	700102d8 <_calloc_r>
7000f81a:	6468      	str	r0, [r5, #68]	@ 0x44
7000f81c:	2800      	cmp	r0, #0
7000f81e:	d1e8      	bne.n	7000f7f2 <_Balloc+0xa>
7000f820:	2000      	movs	r0, #0
7000f822:	bd70      	pop	{r4, r5, r6, pc}
7000f824:	6802      	ldr	r2, [r0, #0]
7000f826:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
7000f82a:	2300      	movs	r3, #0
7000f82c:	e9c0 3303 	strd	r3, r3, [r0, #12]
7000f830:	e7f7      	b.n	7000f822 <_Balloc+0x3a>

7000f832 <_Bfree>:
7000f832:	b131      	cbz	r1, 7000f842 <_Bfree+0x10>
7000f834:	6c43      	ldr	r3, [r0, #68]	@ 0x44
7000f836:	684a      	ldr	r2, [r1, #4]
7000f838:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
7000f83c:	6008      	str	r0, [r1, #0]
7000f83e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
7000f842:	4770      	bx	lr

7000f844 <__multadd>:
7000f844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000f848:	690d      	ldr	r5, [r1, #16]
7000f84a:	4607      	mov	r7, r0
7000f84c:	460c      	mov	r4, r1
7000f84e:	461e      	mov	r6, r3
7000f850:	f101 0c14 	add.w	ip, r1, #20
7000f854:	2000      	movs	r0, #0
7000f856:	f8dc 3000 	ldr.w	r3, [ip]
7000f85a:	b299      	uxth	r1, r3
7000f85c:	fb02 6101 	mla	r1, r2, r1, r6
7000f860:	0c1e      	lsrs	r6, r3, #16
7000f862:	0c0b      	lsrs	r3, r1, #16
7000f864:	fb02 3306 	mla	r3, r2, r6, r3
7000f868:	b289      	uxth	r1, r1
7000f86a:	3001      	adds	r0, #1
7000f86c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
7000f870:	4285      	cmp	r5, r0
7000f872:	f84c 1b04 	str.w	r1, [ip], #4
7000f876:	ea4f 4613 	mov.w	r6, r3, lsr #16
7000f87a:	dcec      	bgt.n	7000f856 <__multadd+0x12>
7000f87c:	b30e      	cbz	r6, 7000f8c2 <__multadd+0x7e>
7000f87e:	68a3      	ldr	r3, [r4, #8]
7000f880:	42ab      	cmp	r3, r5
7000f882:	dc19      	bgt.n	7000f8b8 <__multadd+0x74>
7000f884:	6861      	ldr	r1, [r4, #4]
7000f886:	4638      	mov	r0, r7
7000f888:	3101      	adds	r1, #1
7000f88a:	f7ff ffad 	bl	7000f7e8 <_Balloc>
7000f88e:	4680      	mov	r8, r0
7000f890:	b928      	cbnz	r0, 7000f89e <__multadd+0x5a>
7000f892:	4602      	mov	r2, r0
7000f894:	4b0c      	ldr	r3, [pc, #48]	@ (7000f8c8 <__multadd+0x84>)
7000f896:	480d      	ldr	r0, [pc, #52]	@ (7000f8cc <__multadd+0x88>)
7000f898:	21ba      	movs	r1, #186	@ 0xba
7000f89a:	f000 fcff 	bl	7001029c <__assert_func>
7000f89e:	6922      	ldr	r2, [r4, #16]
7000f8a0:	3202      	adds	r2, #2
7000f8a2:	f104 010c 	add.w	r1, r4, #12
7000f8a6:	0092      	lsls	r2, r2, #2
7000f8a8:	300c      	adds	r0, #12
7000f8aa:	f7ff f94f 	bl	7000eb4c <memcpy>
7000f8ae:	4621      	mov	r1, r4
7000f8b0:	4638      	mov	r0, r7
7000f8b2:	f7ff ffbe 	bl	7000f832 <_Bfree>
7000f8b6:	4644      	mov	r4, r8
7000f8b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
7000f8bc:	3501      	adds	r5, #1
7000f8be:	615e      	str	r6, [r3, #20]
7000f8c0:	6125      	str	r5, [r4, #16]
7000f8c2:	4620      	mov	r0, r4
7000f8c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
7000f8c8:	700115ca 	.word	0x700115ca
7000f8cc:	70011633 	.word	0x70011633

7000f8d0 <__hi0bits>:
7000f8d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
7000f8d4:	4603      	mov	r3, r0
7000f8d6:	bf36      	itet	cc
7000f8d8:	0403      	lslcc	r3, r0, #16
7000f8da:	2000      	movcs	r0, #0
7000f8dc:	2010      	movcc	r0, #16
7000f8de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000f8e2:	bf3c      	itt	cc
7000f8e4:	021b      	lslcc	r3, r3, #8
7000f8e6:	3008      	addcc	r0, #8
7000f8e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
7000f8ec:	bf3c      	itt	cc
7000f8ee:	011b      	lslcc	r3, r3, #4
7000f8f0:	3004      	addcc	r0, #4
7000f8f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
7000f8f6:	bf3c      	itt	cc
7000f8f8:	009b      	lslcc	r3, r3, #2
7000f8fa:	3002      	addcc	r0, #2
7000f8fc:	2b00      	cmp	r3, #0
7000f8fe:	db05      	blt.n	7000f90c <__hi0bits+0x3c>
7000f900:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
7000f904:	f100 0001 	add.w	r0, r0, #1
7000f908:	bf08      	it	eq
7000f90a:	2020      	moveq	r0, #32
7000f90c:	4770      	bx	lr

7000f90e <__lo0bits>:
7000f90e:	6803      	ldr	r3, [r0, #0]
7000f910:	4602      	mov	r2, r0
7000f912:	f013 0007 	ands.w	r0, r3, #7
7000f916:	d00b      	beq.n	7000f930 <__lo0bits+0x22>
7000f918:	07d9      	lsls	r1, r3, #31
7000f91a:	d421      	bmi.n	7000f960 <__lo0bits+0x52>
7000f91c:	0798      	lsls	r0, r3, #30
7000f91e:	bf49      	itett	mi
7000f920:	085b      	lsrmi	r3, r3, #1
7000f922:	089b      	lsrpl	r3, r3, #2
7000f924:	2001      	movmi	r0, #1
7000f926:	6013      	strmi	r3, [r2, #0]
7000f928:	bf5c      	itt	pl
7000f92a:	6013      	strpl	r3, [r2, #0]
7000f92c:	2002      	movpl	r0, #2
7000f92e:	4770      	bx	lr
7000f930:	b299      	uxth	r1, r3
7000f932:	b909      	cbnz	r1, 7000f938 <__lo0bits+0x2a>
7000f934:	0c1b      	lsrs	r3, r3, #16
7000f936:	2010      	movs	r0, #16
7000f938:	b2d9      	uxtb	r1, r3
7000f93a:	b909      	cbnz	r1, 7000f940 <__lo0bits+0x32>
7000f93c:	3008      	adds	r0, #8
7000f93e:	0a1b      	lsrs	r3, r3, #8
7000f940:	0719      	lsls	r1, r3, #28
7000f942:	bf04      	itt	eq
7000f944:	091b      	lsreq	r3, r3, #4
7000f946:	3004      	addeq	r0, #4
7000f948:	0799      	lsls	r1, r3, #30
7000f94a:	bf04      	itt	eq
7000f94c:	089b      	lsreq	r3, r3, #2
7000f94e:	3002      	addeq	r0, #2
7000f950:	07d9      	lsls	r1, r3, #31
7000f952:	d403      	bmi.n	7000f95c <__lo0bits+0x4e>
7000f954:	085b      	lsrs	r3, r3, #1
7000f956:	f100 0001 	add.w	r0, r0, #1
7000f95a:	d003      	beq.n	7000f964 <__lo0bits+0x56>
7000f95c:	6013      	str	r3, [r2, #0]
7000f95e:	4770      	bx	lr
7000f960:	2000      	movs	r0, #0
7000f962:	4770      	bx	lr
7000f964:	2020      	movs	r0, #32
7000f966:	4770      	bx	lr

7000f968 <__i2b>:
7000f968:	b510      	push	{r4, lr}
7000f96a:	460c      	mov	r4, r1
7000f96c:	2101      	movs	r1, #1
7000f96e:	f7ff ff3b 	bl	7000f7e8 <_Balloc>
7000f972:	4602      	mov	r2, r0
7000f974:	b928      	cbnz	r0, 7000f982 <__i2b+0x1a>
7000f976:	4b05      	ldr	r3, [pc, #20]	@ (7000f98c <__i2b+0x24>)
7000f978:	4805      	ldr	r0, [pc, #20]	@ (7000f990 <__i2b+0x28>)
7000f97a:	f240 1145 	movw	r1, #325	@ 0x145
7000f97e:	f000 fc8d 	bl	7001029c <__assert_func>
7000f982:	2301      	movs	r3, #1
7000f984:	6144      	str	r4, [r0, #20]
7000f986:	6103      	str	r3, [r0, #16]
7000f988:	bd10      	pop	{r4, pc}
7000f98a:	bf00      	nop
7000f98c:	700115ca 	.word	0x700115ca
7000f990:	70011633 	.word	0x70011633

7000f994 <__multiply>:
7000f994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000f998:	4617      	mov	r7, r2
7000f99a:	690a      	ldr	r2, [r1, #16]
7000f99c:	693b      	ldr	r3, [r7, #16]
7000f99e:	429a      	cmp	r2, r3
7000f9a0:	bfa8      	it	ge
7000f9a2:	463b      	movge	r3, r7
7000f9a4:	4689      	mov	r9, r1
7000f9a6:	bfa4      	itt	ge
7000f9a8:	460f      	movge	r7, r1
7000f9aa:	4699      	movge	r9, r3
7000f9ac:	693d      	ldr	r5, [r7, #16]
7000f9ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
7000f9b2:	68bb      	ldr	r3, [r7, #8]
7000f9b4:	6879      	ldr	r1, [r7, #4]
7000f9b6:	eb05 060a 	add.w	r6, r5, sl
7000f9ba:	42b3      	cmp	r3, r6
7000f9bc:	b085      	sub	sp, #20
7000f9be:	bfb8      	it	lt
7000f9c0:	3101      	addlt	r1, #1
7000f9c2:	f7ff ff11 	bl	7000f7e8 <_Balloc>
7000f9c6:	b930      	cbnz	r0, 7000f9d6 <__multiply+0x42>
7000f9c8:	4602      	mov	r2, r0
7000f9ca:	4b41      	ldr	r3, [pc, #260]	@ (7000fad0 <__multiply+0x13c>)
7000f9cc:	4841      	ldr	r0, [pc, #260]	@ (7000fad4 <__multiply+0x140>)
7000f9ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
7000f9d2:	f000 fc63 	bl	7001029c <__assert_func>
7000f9d6:	f100 0414 	add.w	r4, r0, #20
7000f9da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
7000f9de:	4623      	mov	r3, r4
7000f9e0:	2200      	movs	r2, #0
7000f9e2:	4573      	cmp	r3, lr
7000f9e4:	d320      	bcc.n	7000fa28 <__multiply+0x94>
7000f9e6:	f107 0814 	add.w	r8, r7, #20
7000f9ea:	f109 0114 	add.w	r1, r9, #20
7000f9ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
7000f9f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
7000f9f6:	9302      	str	r3, [sp, #8]
7000f9f8:	1beb      	subs	r3, r5, r7
7000f9fa:	3b15      	subs	r3, #21
7000f9fc:	f023 0303 	bic.w	r3, r3, #3
7000fa00:	3304      	adds	r3, #4
7000fa02:	3715      	adds	r7, #21
7000fa04:	42bd      	cmp	r5, r7
7000fa06:	bf38      	it	cc
7000fa08:	2304      	movcc	r3, #4
7000fa0a:	9301      	str	r3, [sp, #4]
7000fa0c:	9b02      	ldr	r3, [sp, #8]
7000fa0e:	9103      	str	r1, [sp, #12]
7000fa10:	428b      	cmp	r3, r1
7000fa12:	d80c      	bhi.n	7000fa2e <__multiply+0x9a>
7000fa14:	2e00      	cmp	r6, #0
7000fa16:	dd03      	ble.n	7000fa20 <__multiply+0x8c>
7000fa18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
7000fa1c:	2b00      	cmp	r3, #0
7000fa1e:	d055      	beq.n	7000facc <__multiply+0x138>
7000fa20:	6106      	str	r6, [r0, #16]
7000fa22:	b005      	add	sp, #20
7000fa24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000fa28:	f843 2b04 	str.w	r2, [r3], #4
7000fa2c:	e7d9      	b.n	7000f9e2 <__multiply+0x4e>
7000fa2e:	f8b1 a000 	ldrh.w	sl, [r1]
7000fa32:	f1ba 0f00 	cmp.w	sl, #0
7000fa36:	d01f      	beq.n	7000fa78 <__multiply+0xe4>
7000fa38:	46c4      	mov	ip, r8
7000fa3a:	46a1      	mov	r9, r4
7000fa3c:	2700      	movs	r7, #0
7000fa3e:	f85c 2b04 	ldr.w	r2, [ip], #4
7000fa42:	f8d9 3000 	ldr.w	r3, [r9]
7000fa46:	fa1f fb82 	uxth.w	fp, r2
7000fa4a:	b29b      	uxth	r3, r3
7000fa4c:	fb0a 330b 	mla	r3, sl, fp, r3
7000fa50:	443b      	add	r3, r7
7000fa52:	f8d9 7000 	ldr.w	r7, [r9]
7000fa56:	0c12      	lsrs	r2, r2, #16
7000fa58:	0c3f      	lsrs	r7, r7, #16
7000fa5a:	fb0a 7202 	mla	r2, sl, r2, r7
7000fa5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
7000fa62:	b29b      	uxth	r3, r3
7000fa64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000fa68:	4565      	cmp	r5, ip
7000fa6a:	f849 3b04 	str.w	r3, [r9], #4
7000fa6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
7000fa72:	d8e4      	bhi.n	7000fa3e <__multiply+0xaa>
7000fa74:	9b01      	ldr	r3, [sp, #4]
7000fa76:	50e7      	str	r7, [r4, r3]
7000fa78:	9b03      	ldr	r3, [sp, #12]
7000fa7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
7000fa7e:	3104      	adds	r1, #4
7000fa80:	f1b9 0f00 	cmp.w	r9, #0
7000fa84:	d020      	beq.n	7000fac8 <__multiply+0x134>
7000fa86:	6823      	ldr	r3, [r4, #0]
7000fa88:	4647      	mov	r7, r8
7000fa8a:	46a4      	mov	ip, r4
7000fa8c:	f04f 0a00 	mov.w	sl, #0
7000fa90:	f8b7 b000 	ldrh.w	fp, [r7]
7000fa94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
7000fa98:	fb09 220b 	mla	r2, r9, fp, r2
7000fa9c:	4452      	add	r2, sl
7000fa9e:	b29b      	uxth	r3, r3
7000faa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000faa4:	f84c 3b04 	str.w	r3, [ip], #4
7000faa8:	f857 3b04 	ldr.w	r3, [r7], #4
7000faac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000fab0:	f8bc 3000 	ldrh.w	r3, [ip]
7000fab4:	fb09 330a 	mla	r3, r9, sl, r3
7000fab8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
7000fabc:	42bd      	cmp	r5, r7
7000fabe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000fac2:	d8e5      	bhi.n	7000fa90 <__multiply+0xfc>
7000fac4:	9a01      	ldr	r2, [sp, #4]
7000fac6:	50a3      	str	r3, [r4, r2]
7000fac8:	3404      	adds	r4, #4
7000faca:	e79f      	b.n	7000fa0c <__multiply+0x78>
7000facc:	3e01      	subs	r6, #1
7000face:	e7a1      	b.n	7000fa14 <__multiply+0x80>
7000fad0:	700115ca 	.word	0x700115ca
7000fad4:	70011633 	.word	0x70011633

7000fad8 <__pow5mult>:
7000fad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000fadc:	4615      	mov	r5, r2
7000fade:	f012 0203 	ands.w	r2, r2, #3
7000fae2:	4607      	mov	r7, r0
7000fae4:	460e      	mov	r6, r1
7000fae6:	d007      	beq.n	7000faf8 <__pow5mult+0x20>
7000fae8:	4c1a      	ldr	r4, [pc, #104]	@ (7000fb54 <__pow5mult+0x7c>)
7000faea:	3a01      	subs	r2, #1
7000faec:	2300      	movs	r3, #0
7000faee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
7000faf2:	f7ff fea7 	bl	7000f844 <__multadd>
7000faf6:	4606      	mov	r6, r0
7000faf8:	10ad      	asrs	r5, r5, #2
7000fafa:	d027      	beq.n	7000fb4c <__pow5mult+0x74>
7000fafc:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
7000fafe:	b944      	cbnz	r4, 7000fb12 <__pow5mult+0x3a>
7000fb00:	f240 2171 	movw	r1, #625	@ 0x271
7000fb04:	4638      	mov	r0, r7
7000fb06:	f7ff ff2f 	bl	7000f968 <__i2b>
7000fb0a:	2300      	movs	r3, #0
7000fb0c:	6438      	str	r0, [r7, #64]	@ 0x40
7000fb0e:	4604      	mov	r4, r0
7000fb10:	6003      	str	r3, [r0, #0]
7000fb12:	f04f 0900 	mov.w	r9, #0
7000fb16:	07eb      	lsls	r3, r5, #31
7000fb18:	d50a      	bpl.n	7000fb30 <__pow5mult+0x58>
7000fb1a:	4631      	mov	r1, r6
7000fb1c:	4622      	mov	r2, r4
7000fb1e:	4638      	mov	r0, r7
7000fb20:	f7ff ff38 	bl	7000f994 <__multiply>
7000fb24:	4631      	mov	r1, r6
7000fb26:	4680      	mov	r8, r0
7000fb28:	4638      	mov	r0, r7
7000fb2a:	f7ff fe82 	bl	7000f832 <_Bfree>
7000fb2e:	4646      	mov	r6, r8
7000fb30:	106d      	asrs	r5, r5, #1
7000fb32:	d00b      	beq.n	7000fb4c <__pow5mult+0x74>
7000fb34:	6820      	ldr	r0, [r4, #0]
7000fb36:	b938      	cbnz	r0, 7000fb48 <__pow5mult+0x70>
7000fb38:	4622      	mov	r2, r4
7000fb3a:	4621      	mov	r1, r4
7000fb3c:	4638      	mov	r0, r7
7000fb3e:	f7ff ff29 	bl	7000f994 <__multiply>
7000fb42:	6020      	str	r0, [r4, #0]
7000fb44:	f8c0 9000 	str.w	r9, [r0]
7000fb48:	4604      	mov	r4, r0
7000fb4a:	e7e4      	b.n	7000fb16 <__pow5mult+0x3e>
7000fb4c:	4630      	mov	r0, r6
7000fb4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000fb52:	bf00      	nop
7000fb54:	700116f4 	.word	0x700116f4

7000fb58 <__lshift>:
7000fb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
7000fb5c:	460c      	mov	r4, r1
7000fb5e:	6849      	ldr	r1, [r1, #4]
7000fb60:	6923      	ldr	r3, [r4, #16]
7000fb62:	eb03 1862 	add.w	r8, r3, r2, asr #5
7000fb66:	68a3      	ldr	r3, [r4, #8]
7000fb68:	4607      	mov	r7, r0
7000fb6a:	4691      	mov	r9, r2
7000fb6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
7000fb70:	f108 0601 	add.w	r6, r8, #1
7000fb74:	42b3      	cmp	r3, r6
7000fb76:	db0b      	blt.n	7000fb90 <__lshift+0x38>
7000fb78:	4638      	mov	r0, r7
7000fb7a:	f7ff fe35 	bl	7000f7e8 <_Balloc>
7000fb7e:	4605      	mov	r5, r0
7000fb80:	b948      	cbnz	r0, 7000fb96 <__lshift+0x3e>
7000fb82:	4602      	mov	r2, r0
7000fb84:	4b28      	ldr	r3, [pc, #160]	@ (7000fc28 <__lshift+0xd0>)
7000fb86:	4829      	ldr	r0, [pc, #164]	@ (7000fc2c <__lshift+0xd4>)
7000fb88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
7000fb8c:	f000 fb86 	bl	7001029c <__assert_func>
7000fb90:	3101      	adds	r1, #1
7000fb92:	005b      	lsls	r3, r3, #1
7000fb94:	e7ee      	b.n	7000fb74 <__lshift+0x1c>
7000fb96:	2300      	movs	r3, #0
7000fb98:	f100 0114 	add.w	r1, r0, #20
7000fb9c:	f100 0210 	add.w	r2, r0, #16
7000fba0:	4618      	mov	r0, r3
7000fba2:	4553      	cmp	r3, sl
7000fba4:	db33      	blt.n	7000fc0e <__lshift+0xb6>
7000fba6:	6920      	ldr	r0, [r4, #16]
7000fba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
7000fbac:	f104 0314 	add.w	r3, r4, #20
7000fbb0:	f019 091f 	ands.w	r9, r9, #31
7000fbb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
7000fbb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
7000fbbc:	d02b      	beq.n	7000fc16 <__lshift+0xbe>
7000fbbe:	f1c9 0e20 	rsb	lr, r9, #32
7000fbc2:	468a      	mov	sl, r1
7000fbc4:	2200      	movs	r2, #0
7000fbc6:	6818      	ldr	r0, [r3, #0]
7000fbc8:	fa00 f009 	lsl.w	r0, r0, r9
7000fbcc:	4310      	orrs	r0, r2
7000fbce:	f84a 0b04 	str.w	r0, [sl], #4
7000fbd2:	f853 2b04 	ldr.w	r2, [r3], #4
7000fbd6:	459c      	cmp	ip, r3
7000fbd8:	fa22 f20e 	lsr.w	r2, r2, lr
7000fbdc:	d8f3      	bhi.n	7000fbc6 <__lshift+0x6e>
7000fbde:	ebac 0304 	sub.w	r3, ip, r4
7000fbe2:	3b15      	subs	r3, #21
7000fbe4:	f023 0303 	bic.w	r3, r3, #3
7000fbe8:	3304      	adds	r3, #4
7000fbea:	f104 0015 	add.w	r0, r4, #21
7000fbee:	4560      	cmp	r0, ip
7000fbf0:	bf88      	it	hi
7000fbf2:	2304      	movhi	r3, #4
7000fbf4:	50ca      	str	r2, [r1, r3]
7000fbf6:	b10a      	cbz	r2, 7000fbfc <__lshift+0xa4>
7000fbf8:	f108 0602 	add.w	r6, r8, #2
7000fbfc:	3e01      	subs	r6, #1
7000fbfe:	4638      	mov	r0, r7
7000fc00:	612e      	str	r6, [r5, #16]
7000fc02:	4621      	mov	r1, r4
7000fc04:	f7ff fe15 	bl	7000f832 <_Bfree>
7000fc08:	4628      	mov	r0, r5
7000fc0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
7000fc0e:	f842 0f04 	str.w	r0, [r2, #4]!
7000fc12:	3301      	adds	r3, #1
7000fc14:	e7c5      	b.n	7000fba2 <__lshift+0x4a>
7000fc16:	3904      	subs	r1, #4
7000fc18:	f853 2b04 	ldr.w	r2, [r3], #4
7000fc1c:	f841 2f04 	str.w	r2, [r1, #4]!
7000fc20:	459c      	cmp	ip, r3
7000fc22:	d8f9      	bhi.n	7000fc18 <__lshift+0xc0>
7000fc24:	e7ea      	b.n	7000fbfc <__lshift+0xa4>
7000fc26:	bf00      	nop
7000fc28:	700115ca 	.word	0x700115ca
7000fc2c:	70011633 	.word	0x70011633

7000fc30 <__mcmp>:
7000fc30:	690a      	ldr	r2, [r1, #16]
7000fc32:	4603      	mov	r3, r0
7000fc34:	6900      	ldr	r0, [r0, #16]
7000fc36:	1a80      	subs	r0, r0, r2
7000fc38:	b530      	push	{r4, r5, lr}
7000fc3a:	d10e      	bne.n	7000fc5a <__mcmp+0x2a>
7000fc3c:	3314      	adds	r3, #20
7000fc3e:	3114      	adds	r1, #20
7000fc40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
7000fc44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
7000fc48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
7000fc4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
7000fc50:	4295      	cmp	r5, r2
7000fc52:	d003      	beq.n	7000fc5c <__mcmp+0x2c>
7000fc54:	d205      	bcs.n	7000fc62 <__mcmp+0x32>
7000fc56:	f04f 30ff 	mov.w	r0, #4294967295
7000fc5a:	bd30      	pop	{r4, r5, pc}
7000fc5c:	42a3      	cmp	r3, r4
7000fc5e:	d3f3      	bcc.n	7000fc48 <__mcmp+0x18>
7000fc60:	e7fb      	b.n	7000fc5a <__mcmp+0x2a>
7000fc62:	2001      	movs	r0, #1
7000fc64:	e7f9      	b.n	7000fc5a <__mcmp+0x2a>
	...

7000fc68 <__mdiff>:
7000fc68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000fc6c:	4689      	mov	r9, r1
7000fc6e:	4606      	mov	r6, r0
7000fc70:	4611      	mov	r1, r2
7000fc72:	4648      	mov	r0, r9
7000fc74:	4614      	mov	r4, r2
7000fc76:	f7ff ffdb 	bl	7000fc30 <__mcmp>
7000fc7a:	1e05      	subs	r5, r0, #0
7000fc7c:	d112      	bne.n	7000fca4 <__mdiff+0x3c>
7000fc7e:	4629      	mov	r1, r5
7000fc80:	4630      	mov	r0, r6
7000fc82:	f7ff fdb1 	bl	7000f7e8 <_Balloc>
7000fc86:	4602      	mov	r2, r0
7000fc88:	b928      	cbnz	r0, 7000fc96 <__mdiff+0x2e>
7000fc8a:	4b3f      	ldr	r3, [pc, #252]	@ (7000fd88 <__mdiff+0x120>)
7000fc8c:	f240 2137 	movw	r1, #567	@ 0x237
7000fc90:	483e      	ldr	r0, [pc, #248]	@ (7000fd8c <__mdiff+0x124>)
7000fc92:	f000 fb03 	bl	7001029c <__assert_func>
7000fc96:	2301      	movs	r3, #1
7000fc98:	e9c0 3504 	strd	r3, r5, [r0, #16]
7000fc9c:	4610      	mov	r0, r2
7000fc9e:	b003      	add	sp, #12
7000fca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000fca4:	bfbc      	itt	lt
7000fca6:	464b      	movlt	r3, r9
7000fca8:	46a1      	movlt	r9, r4
7000fcaa:	4630      	mov	r0, r6
7000fcac:	f8d9 1004 	ldr.w	r1, [r9, #4]
7000fcb0:	bfba      	itte	lt
7000fcb2:	461c      	movlt	r4, r3
7000fcb4:	2501      	movlt	r5, #1
7000fcb6:	2500      	movge	r5, #0
7000fcb8:	f7ff fd96 	bl	7000f7e8 <_Balloc>
7000fcbc:	4602      	mov	r2, r0
7000fcbe:	b918      	cbnz	r0, 7000fcc8 <__mdiff+0x60>
7000fcc0:	4b31      	ldr	r3, [pc, #196]	@ (7000fd88 <__mdiff+0x120>)
7000fcc2:	f240 2145 	movw	r1, #581	@ 0x245
7000fcc6:	e7e3      	b.n	7000fc90 <__mdiff+0x28>
7000fcc8:	f8d9 7010 	ldr.w	r7, [r9, #16]
7000fccc:	6926      	ldr	r6, [r4, #16]
7000fcce:	60c5      	str	r5, [r0, #12]
7000fcd0:	f109 0310 	add.w	r3, r9, #16
7000fcd4:	f109 0514 	add.w	r5, r9, #20
7000fcd8:	f104 0e14 	add.w	lr, r4, #20
7000fcdc:	f100 0b14 	add.w	fp, r0, #20
7000fce0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
7000fce4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
7000fce8:	9301      	str	r3, [sp, #4]
7000fcea:	46d9      	mov	r9, fp
7000fcec:	f04f 0c00 	mov.w	ip, #0
7000fcf0:	9b01      	ldr	r3, [sp, #4]
7000fcf2:	f85e 0b04 	ldr.w	r0, [lr], #4
7000fcf6:	f853 af04 	ldr.w	sl, [r3, #4]!
7000fcfa:	9301      	str	r3, [sp, #4]
7000fcfc:	fa1f f38a 	uxth.w	r3, sl
7000fd00:	4619      	mov	r1, r3
7000fd02:	b283      	uxth	r3, r0
7000fd04:	1acb      	subs	r3, r1, r3
7000fd06:	0c00      	lsrs	r0, r0, #16
7000fd08:	4463      	add	r3, ip
7000fd0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
7000fd0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
7000fd12:	b29b      	uxth	r3, r3
7000fd14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
7000fd18:	4576      	cmp	r6, lr
7000fd1a:	f849 3b04 	str.w	r3, [r9], #4
7000fd1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
7000fd22:	d8e5      	bhi.n	7000fcf0 <__mdiff+0x88>
7000fd24:	1b33      	subs	r3, r6, r4
7000fd26:	3b15      	subs	r3, #21
7000fd28:	f023 0303 	bic.w	r3, r3, #3
7000fd2c:	3415      	adds	r4, #21
7000fd2e:	3304      	adds	r3, #4
7000fd30:	42a6      	cmp	r6, r4
7000fd32:	bf38      	it	cc
7000fd34:	2304      	movcc	r3, #4
7000fd36:	441d      	add	r5, r3
7000fd38:	445b      	add	r3, fp
7000fd3a:	461e      	mov	r6, r3
7000fd3c:	462c      	mov	r4, r5
7000fd3e:	4544      	cmp	r4, r8
7000fd40:	d30e      	bcc.n	7000fd60 <__mdiff+0xf8>
7000fd42:	f108 0103 	add.w	r1, r8, #3
7000fd46:	1b49      	subs	r1, r1, r5
7000fd48:	f021 0103 	bic.w	r1, r1, #3
7000fd4c:	3d03      	subs	r5, #3
7000fd4e:	45a8      	cmp	r8, r5
7000fd50:	bf38      	it	cc
7000fd52:	2100      	movcc	r1, #0
7000fd54:	440b      	add	r3, r1
7000fd56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
7000fd5a:	b191      	cbz	r1, 7000fd82 <__mdiff+0x11a>
7000fd5c:	6117      	str	r7, [r2, #16]
7000fd5e:	e79d      	b.n	7000fc9c <__mdiff+0x34>
7000fd60:	f854 1b04 	ldr.w	r1, [r4], #4
7000fd64:	46e6      	mov	lr, ip
7000fd66:	0c08      	lsrs	r0, r1, #16
7000fd68:	fa1c fc81 	uxtah	ip, ip, r1
7000fd6c:	4471      	add	r1, lr
7000fd6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
7000fd72:	b289      	uxth	r1, r1
7000fd74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
7000fd78:	f846 1b04 	str.w	r1, [r6], #4
7000fd7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
7000fd80:	e7dd      	b.n	7000fd3e <__mdiff+0xd6>
7000fd82:	3f01      	subs	r7, #1
7000fd84:	e7e7      	b.n	7000fd56 <__mdiff+0xee>
7000fd86:	bf00      	nop
7000fd88:	700115ca 	.word	0x700115ca
7000fd8c:	70011633 	.word	0x70011633

7000fd90 <__d2b>:
7000fd90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
7000fd94:	460f      	mov	r7, r1
7000fd96:	2101      	movs	r1, #1
7000fd98:	ec59 8b10 	vmov	r8, r9, d0
7000fd9c:	4616      	mov	r6, r2
7000fd9e:	f7ff fd23 	bl	7000f7e8 <_Balloc>
7000fda2:	4604      	mov	r4, r0
7000fda4:	b930      	cbnz	r0, 7000fdb4 <__d2b+0x24>
7000fda6:	4602      	mov	r2, r0
7000fda8:	4b23      	ldr	r3, [pc, #140]	@ (7000fe38 <__d2b+0xa8>)
7000fdaa:	4824      	ldr	r0, [pc, #144]	@ (7000fe3c <__d2b+0xac>)
7000fdac:	f240 310f 	movw	r1, #783	@ 0x30f
7000fdb0:	f000 fa74 	bl	7001029c <__assert_func>
7000fdb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
7000fdb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
7000fdbc:	b10d      	cbz	r5, 7000fdc2 <__d2b+0x32>
7000fdbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000fdc2:	9301      	str	r3, [sp, #4]
7000fdc4:	f1b8 0300 	subs.w	r3, r8, #0
7000fdc8:	d023      	beq.n	7000fe12 <__d2b+0x82>
7000fdca:	4668      	mov	r0, sp
7000fdcc:	9300      	str	r3, [sp, #0]
7000fdce:	f7ff fd9e 	bl	7000f90e <__lo0bits>
7000fdd2:	e9dd 1200 	ldrd	r1, r2, [sp]
7000fdd6:	b1d0      	cbz	r0, 7000fe0e <__d2b+0x7e>
7000fdd8:	f1c0 0320 	rsb	r3, r0, #32
7000fddc:	fa02 f303 	lsl.w	r3, r2, r3
7000fde0:	430b      	orrs	r3, r1
7000fde2:	40c2      	lsrs	r2, r0
7000fde4:	6163      	str	r3, [r4, #20]
7000fde6:	9201      	str	r2, [sp, #4]
7000fde8:	9b01      	ldr	r3, [sp, #4]
7000fdea:	61a3      	str	r3, [r4, #24]
7000fdec:	2b00      	cmp	r3, #0
7000fdee:	bf0c      	ite	eq
7000fdf0:	2201      	moveq	r2, #1
7000fdf2:	2202      	movne	r2, #2
7000fdf4:	6122      	str	r2, [r4, #16]
7000fdf6:	b1a5      	cbz	r5, 7000fe22 <__d2b+0x92>
7000fdf8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
7000fdfc:	4405      	add	r5, r0
7000fdfe:	603d      	str	r5, [r7, #0]
7000fe00:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
7000fe04:	6030      	str	r0, [r6, #0]
7000fe06:	4620      	mov	r0, r4
7000fe08:	b003      	add	sp, #12
7000fe0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
7000fe0e:	6161      	str	r1, [r4, #20]
7000fe10:	e7ea      	b.n	7000fde8 <__d2b+0x58>
7000fe12:	a801      	add	r0, sp, #4
7000fe14:	f7ff fd7b 	bl	7000f90e <__lo0bits>
7000fe18:	9b01      	ldr	r3, [sp, #4]
7000fe1a:	6163      	str	r3, [r4, #20]
7000fe1c:	3020      	adds	r0, #32
7000fe1e:	2201      	movs	r2, #1
7000fe20:	e7e8      	b.n	7000fdf4 <__d2b+0x64>
7000fe22:	eb04 0382 	add.w	r3, r4, r2, lsl #2
7000fe26:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
7000fe2a:	6038      	str	r0, [r7, #0]
7000fe2c:	6918      	ldr	r0, [r3, #16]
7000fe2e:	f7ff fd4f 	bl	7000f8d0 <__hi0bits>
7000fe32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
7000fe36:	e7e5      	b.n	7000fe04 <__d2b+0x74>
7000fe38:	700115ca 	.word	0x700115ca
7000fe3c:	70011633 	.word	0x70011633

7000fe40 <_realloc_r>:
7000fe40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000fe44:	4682      	mov	sl, r0
7000fe46:	4693      	mov	fp, r2
7000fe48:	460c      	mov	r4, r1
7000fe4a:	b929      	cbnz	r1, 7000fe58 <_realloc_r+0x18>
7000fe4c:	4611      	mov	r1, r2
7000fe4e:	b003      	add	sp, #12
7000fe50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000fe54:	f7fc bfaa 	b.w	7000cdac <_malloc_r>
7000fe58:	f7fd f9e2 	bl	7000d220 <__malloc_lock>
7000fe5c:	f10b 080b 	add.w	r8, fp, #11
7000fe60:	f854 5c04 	ldr.w	r5, [r4, #-4]
7000fe64:	f1b8 0f16 	cmp.w	r8, #22
7000fe68:	f1a4 0908 	sub.w	r9, r4, #8
7000fe6c:	f025 0603 	bic.w	r6, r5, #3
7000fe70:	d908      	bls.n	7000fe84 <_realloc_r+0x44>
7000fe72:	f038 0807 	bics.w	r8, r8, #7
7000fe76:	d507      	bpl.n	7000fe88 <_realloc_r+0x48>
7000fe78:	230c      	movs	r3, #12
7000fe7a:	f8ca 3000 	str.w	r3, [sl]
7000fe7e:	f04f 0b00 	mov.w	fp, #0
7000fe82:	e032      	b.n	7000feea <_realloc_r+0xaa>
7000fe84:	f04f 0810 	mov.w	r8, #16
7000fe88:	45c3      	cmp	fp, r8
7000fe8a:	d8f5      	bhi.n	7000fe78 <_realloc_r+0x38>
7000fe8c:	4546      	cmp	r6, r8
7000fe8e:	f280 8174 	bge.w	7001017a <_realloc_r+0x33a>
7000fe92:	4b9e      	ldr	r3, [pc, #632]	@ (7001010c <_realloc_r+0x2cc>)
7000fe94:	f8d3 c008 	ldr.w	ip, [r3, #8]
7000fe98:	eb09 0106 	add.w	r1, r9, r6
7000fe9c:	458c      	cmp	ip, r1
7000fe9e:	6848      	ldr	r0, [r1, #4]
7000fea0:	d005      	beq.n	7000feae <_realloc_r+0x6e>
7000fea2:	f020 0201 	bic.w	r2, r0, #1
7000fea6:	440a      	add	r2, r1
7000fea8:	6852      	ldr	r2, [r2, #4]
7000feaa:	07d7      	lsls	r7, r2, #31
7000feac:	d449      	bmi.n	7000ff42 <_realloc_r+0x102>
7000feae:	f020 0003 	bic.w	r0, r0, #3
7000feb2:	458c      	cmp	ip, r1
7000feb4:	eb06 0700 	add.w	r7, r6, r0
7000feb8:	d11b      	bne.n	7000fef2 <_realloc_r+0xb2>
7000feba:	f108 0210 	add.w	r2, r8, #16
7000febe:	42ba      	cmp	r2, r7
7000fec0:	dc41      	bgt.n	7000ff46 <_realloc_r+0x106>
7000fec2:	eb09 0208 	add.w	r2, r9, r8
7000fec6:	eba7 0708 	sub.w	r7, r7, r8
7000feca:	f047 0701 	orr.w	r7, r7, #1
7000fece:	609a      	str	r2, [r3, #8]
7000fed0:	6057      	str	r7, [r2, #4]
7000fed2:	f854 3c04 	ldr.w	r3, [r4, #-4]
7000fed6:	f003 0301 	and.w	r3, r3, #1
7000feda:	ea43 0308 	orr.w	r3, r3, r8
7000fede:	f844 3c04 	str.w	r3, [r4, #-4]
7000fee2:	4650      	mov	r0, sl
7000fee4:	f7fd f9a2 	bl	7000d22c <__malloc_unlock>
7000fee8:	46a3      	mov	fp, r4
7000feea:	4658      	mov	r0, fp
7000feec:	b003      	add	sp, #12
7000feee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000fef2:	45b8      	cmp	r8, r7
7000fef4:	dc27      	bgt.n	7000ff46 <_realloc_r+0x106>
7000fef6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
7000fefa:	60d3      	str	r3, [r2, #12]
7000fefc:	609a      	str	r2, [r3, #8]
7000fefe:	f8d9 3004 	ldr.w	r3, [r9, #4]
7000ff02:	eba7 0008 	sub.w	r0, r7, r8
7000ff06:	280f      	cmp	r0, #15
7000ff08:	f003 0301 	and.w	r3, r3, #1
7000ff0c:	eb09 0207 	add.w	r2, r9, r7
7000ff10:	f240 8135 	bls.w	7001017e <_realloc_r+0x33e>
7000ff14:	eb09 0108 	add.w	r1, r9, r8
7000ff18:	ea48 0303 	orr.w	r3, r8, r3
7000ff1c:	f040 0001 	orr.w	r0, r0, #1
7000ff20:	f8c9 3004 	str.w	r3, [r9, #4]
7000ff24:	6048      	str	r0, [r1, #4]
7000ff26:	6853      	ldr	r3, [r2, #4]
7000ff28:	f043 0301 	orr.w	r3, r3, #1
7000ff2c:	6053      	str	r3, [r2, #4]
7000ff2e:	3108      	adds	r1, #8
7000ff30:	4650      	mov	r0, sl
7000ff32:	f7fc fe7b 	bl	7000cc2c <_free_r>
7000ff36:	4650      	mov	r0, sl
7000ff38:	f7fd f978 	bl	7000d22c <__malloc_unlock>
7000ff3c:	f109 0b08 	add.w	fp, r9, #8
7000ff40:	e7d3      	b.n	7000feea <_realloc_r+0xaa>
7000ff42:	2000      	movs	r0, #0
7000ff44:	4601      	mov	r1, r0
7000ff46:	07ea      	lsls	r2, r5, #31
7000ff48:	f100 80c7 	bmi.w	700100da <_realloc_r+0x29a>
7000ff4c:	f854 5c08 	ldr.w	r5, [r4, #-8]
7000ff50:	eba9 0505 	sub.w	r5, r9, r5
7000ff54:	686a      	ldr	r2, [r5, #4]
7000ff56:	f022 0203 	bic.w	r2, r2, #3
7000ff5a:	4432      	add	r2, r6
7000ff5c:	9201      	str	r2, [sp, #4]
7000ff5e:	2900      	cmp	r1, #0
7000ff60:	f000 8086 	beq.w	70010070 <_realloc_r+0x230>
7000ff64:	458c      	cmp	ip, r1
7000ff66:	eb00 0702 	add.w	r7, r0, r2
7000ff6a:	d149      	bne.n	70010000 <_realloc_r+0x1c0>
7000ff6c:	f108 0210 	add.w	r2, r8, #16
7000ff70:	42ba      	cmp	r2, r7
7000ff72:	dc7d      	bgt.n	70010070 <_realloc_r+0x230>
7000ff74:	46ab      	mov	fp, r5
7000ff76:	68ea      	ldr	r2, [r5, #12]
7000ff78:	f85b 1f08 	ldr.w	r1, [fp, #8]!
7000ff7c:	60ca      	str	r2, [r1, #12]
7000ff7e:	6091      	str	r1, [r2, #8]
7000ff80:	1f32      	subs	r2, r6, #4
7000ff82:	2a24      	cmp	r2, #36	@ 0x24
7000ff84:	d836      	bhi.n	7000fff4 <_realloc_r+0x1b4>
7000ff86:	2a13      	cmp	r2, #19
7000ff88:	d932      	bls.n	7000fff0 <_realloc_r+0x1b0>
7000ff8a:	6821      	ldr	r1, [r4, #0]
7000ff8c:	60a9      	str	r1, [r5, #8]
7000ff8e:	6861      	ldr	r1, [r4, #4]
7000ff90:	60e9      	str	r1, [r5, #12]
7000ff92:	2a1b      	cmp	r2, #27
7000ff94:	d81a      	bhi.n	7000ffcc <_realloc_r+0x18c>
7000ff96:	3408      	adds	r4, #8
7000ff98:	f105 0210 	add.w	r2, r5, #16
7000ff9c:	6821      	ldr	r1, [r4, #0]
7000ff9e:	6011      	str	r1, [r2, #0]
7000ffa0:	6861      	ldr	r1, [r4, #4]
7000ffa2:	6051      	str	r1, [r2, #4]
7000ffa4:	68a1      	ldr	r1, [r4, #8]
7000ffa6:	6091      	str	r1, [r2, #8]
7000ffa8:	eb05 0208 	add.w	r2, r5, r8
7000ffac:	eba7 0708 	sub.w	r7, r7, r8
7000ffb0:	f047 0701 	orr.w	r7, r7, #1
7000ffb4:	609a      	str	r2, [r3, #8]
7000ffb6:	6057      	str	r7, [r2, #4]
7000ffb8:	686b      	ldr	r3, [r5, #4]
7000ffba:	f003 0301 	and.w	r3, r3, #1
7000ffbe:	ea43 0308 	orr.w	r3, r3, r8
7000ffc2:	606b      	str	r3, [r5, #4]
7000ffc4:	4650      	mov	r0, sl
7000ffc6:	f7fd f931 	bl	7000d22c <__malloc_unlock>
7000ffca:	e78e      	b.n	7000feea <_realloc_r+0xaa>
7000ffcc:	68a1      	ldr	r1, [r4, #8]
7000ffce:	6129      	str	r1, [r5, #16]
7000ffd0:	68e1      	ldr	r1, [r4, #12]
7000ffd2:	6169      	str	r1, [r5, #20]
7000ffd4:	2a24      	cmp	r2, #36	@ 0x24
7000ffd6:	bf01      	itttt	eq
7000ffd8:	6922      	ldreq	r2, [r4, #16]
7000ffda:	61aa      	streq	r2, [r5, #24]
7000ffdc:	6961      	ldreq	r1, [r4, #20]
7000ffde:	61e9      	streq	r1, [r5, #28]
7000ffe0:	bf19      	ittee	ne
7000ffe2:	3410      	addne	r4, #16
7000ffe4:	f105 0218 	addne.w	r2, r5, #24
7000ffe8:	f105 0220 	addeq.w	r2, r5, #32
7000ffec:	3418      	addeq	r4, #24
7000ffee:	e7d5      	b.n	7000ff9c <_realloc_r+0x15c>
7000fff0:	465a      	mov	r2, fp
7000fff2:	e7d3      	b.n	7000ff9c <_realloc_r+0x15c>
7000fff4:	4621      	mov	r1, r4
7000fff6:	4658      	mov	r0, fp
7000fff8:	f7fe fd46 	bl	7000ea88 <memmove>
7000fffc:	4b43      	ldr	r3, [pc, #268]	@ (7001010c <_realloc_r+0x2cc>)
7000fffe:	e7d3      	b.n	7000ffa8 <_realloc_r+0x168>
70010000:	45b8      	cmp	r8, r7
70010002:	dc35      	bgt.n	70010070 <_realloc_r+0x230>
70010004:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
70010008:	4628      	mov	r0, r5
7001000a:	60d3      	str	r3, [r2, #12]
7001000c:	609a      	str	r2, [r3, #8]
7001000e:	f850 2f08 	ldr.w	r2, [r0, #8]!
70010012:	68eb      	ldr	r3, [r5, #12]
70010014:	60d3      	str	r3, [r2, #12]
70010016:	609a      	str	r2, [r3, #8]
70010018:	1f32      	subs	r2, r6, #4
7001001a:	2a24      	cmp	r2, #36	@ 0x24
7001001c:	d824      	bhi.n	70010068 <_realloc_r+0x228>
7001001e:	2a13      	cmp	r2, #19
70010020:	d908      	bls.n	70010034 <_realloc_r+0x1f4>
70010022:	6823      	ldr	r3, [r4, #0]
70010024:	60ab      	str	r3, [r5, #8]
70010026:	6863      	ldr	r3, [r4, #4]
70010028:	60eb      	str	r3, [r5, #12]
7001002a:	2a1b      	cmp	r2, #27
7001002c:	d80a      	bhi.n	70010044 <_realloc_r+0x204>
7001002e:	3408      	adds	r4, #8
70010030:	f105 0010 	add.w	r0, r5, #16
70010034:	6823      	ldr	r3, [r4, #0]
70010036:	6003      	str	r3, [r0, #0]
70010038:	6863      	ldr	r3, [r4, #4]
7001003a:	6043      	str	r3, [r0, #4]
7001003c:	68a3      	ldr	r3, [r4, #8]
7001003e:	6083      	str	r3, [r0, #8]
70010040:	46a9      	mov	r9, r5
70010042:	e75c      	b.n	7000fefe <_realloc_r+0xbe>
70010044:	68a3      	ldr	r3, [r4, #8]
70010046:	612b      	str	r3, [r5, #16]
70010048:	68e3      	ldr	r3, [r4, #12]
7001004a:	616b      	str	r3, [r5, #20]
7001004c:	2a24      	cmp	r2, #36	@ 0x24
7001004e:	bf01      	itttt	eq
70010050:	6923      	ldreq	r3, [r4, #16]
70010052:	61ab      	streq	r3, [r5, #24]
70010054:	6963      	ldreq	r3, [r4, #20]
70010056:	61eb      	streq	r3, [r5, #28]
70010058:	bf19      	ittee	ne
7001005a:	3410      	addne	r4, #16
7001005c:	f105 0018 	addne.w	r0, r5, #24
70010060:	f105 0020 	addeq.w	r0, r5, #32
70010064:	3418      	addeq	r4, #24
70010066:	e7e5      	b.n	70010034 <_realloc_r+0x1f4>
70010068:	4621      	mov	r1, r4
7001006a:	f7fe fd0d 	bl	7000ea88 <memmove>
7001006e:	e7e7      	b.n	70010040 <_realloc_r+0x200>
70010070:	9b01      	ldr	r3, [sp, #4]
70010072:	4598      	cmp	r8, r3
70010074:	dc31      	bgt.n	700100da <_realloc_r+0x29a>
70010076:	4628      	mov	r0, r5
70010078:	68eb      	ldr	r3, [r5, #12]
7001007a:	f850 2f08 	ldr.w	r2, [r0, #8]!
7001007e:	60d3      	str	r3, [r2, #12]
70010080:	609a      	str	r2, [r3, #8]
70010082:	1f32      	subs	r2, r6, #4
70010084:	2a24      	cmp	r2, #36	@ 0x24
70010086:	d824      	bhi.n	700100d2 <_realloc_r+0x292>
70010088:	2a13      	cmp	r2, #19
7001008a:	d908      	bls.n	7001009e <_realloc_r+0x25e>
7001008c:	6823      	ldr	r3, [r4, #0]
7001008e:	60ab      	str	r3, [r5, #8]
70010090:	6863      	ldr	r3, [r4, #4]
70010092:	60eb      	str	r3, [r5, #12]
70010094:	2a1b      	cmp	r2, #27
70010096:	d80a      	bhi.n	700100ae <_realloc_r+0x26e>
70010098:	3408      	adds	r4, #8
7001009a:	f105 0010 	add.w	r0, r5, #16
7001009e:	6823      	ldr	r3, [r4, #0]
700100a0:	6003      	str	r3, [r0, #0]
700100a2:	6863      	ldr	r3, [r4, #4]
700100a4:	6043      	str	r3, [r0, #4]
700100a6:	68a3      	ldr	r3, [r4, #8]
700100a8:	6083      	str	r3, [r0, #8]
700100aa:	9f01      	ldr	r7, [sp, #4]
700100ac:	e7c8      	b.n	70010040 <_realloc_r+0x200>
700100ae:	68a3      	ldr	r3, [r4, #8]
700100b0:	612b      	str	r3, [r5, #16]
700100b2:	68e3      	ldr	r3, [r4, #12]
700100b4:	616b      	str	r3, [r5, #20]
700100b6:	2a24      	cmp	r2, #36	@ 0x24
700100b8:	bf01      	itttt	eq
700100ba:	6923      	ldreq	r3, [r4, #16]
700100bc:	61ab      	streq	r3, [r5, #24]
700100be:	6963      	ldreq	r3, [r4, #20]
700100c0:	61eb      	streq	r3, [r5, #28]
700100c2:	bf19      	ittee	ne
700100c4:	3410      	addne	r4, #16
700100c6:	f105 0018 	addne.w	r0, r5, #24
700100ca:	f105 0020 	addeq.w	r0, r5, #32
700100ce:	3418      	addeq	r4, #24
700100d0:	e7e5      	b.n	7001009e <_realloc_r+0x25e>
700100d2:	4621      	mov	r1, r4
700100d4:	f7fe fcd8 	bl	7000ea88 <memmove>
700100d8:	e7e7      	b.n	700100aa <_realloc_r+0x26a>
700100da:	4659      	mov	r1, fp
700100dc:	4650      	mov	r0, sl
700100de:	f7fc fe65 	bl	7000cdac <_malloc_r>
700100e2:	4683      	mov	fp, r0
700100e4:	b918      	cbnz	r0, 700100ee <_realloc_r+0x2ae>
700100e6:	4650      	mov	r0, sl
700100e8:	f7fd f8a0 	bl	7000d22c <__malloc_unlock>
700100ec:	e6c7      	b.n	7000fe7e <_realloc_r+0x3e>
700100ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
700100f2:	f023 0301 	bic.w	r3, r3, #1
700100f6:	444b      	add	r3, r9
700100f8:	f1a0 0208 	sub.w	r2, r0, #8
700100fc:	4293      	cmp	r3, r2
700100fe:	d107      	bne.n	70010110 <_realloc_r+0x2d0>
70010100:	f850 7c04 	ldr.w	r7, [r0, #-4]
70010104:	f027 0703 	bic.w	r7, r7, #3
70010108:	4437      	add	r7, r6
7001010a:	e6f8      	b.n	7000fefe <_realloc_r+0xbe>
7001010c:	240001fc 	.word	0x240001fc
70010110:	1f32      	subs	r2, r6, #4
70010112:	2a24      	cmp	r2, #36	@ 0x24
70010114:	d82d      	bhi.n	70010172 <_realloc_r+0x332>
70010116:	2a13      	cmp	r2, #19
70010118:	d928      	bls.n	7001016c <_realloc_r+0x32c>
7001011a:	6823      	ldr	r3, [r4, #0]
7001011c:	6003      	str	r3, [r0, #0]
7001011e:	6863      	ldr	r3, [r4, #4]
70010120:	6043      	str	r3, [r0, #4]
70010122:	2a1b      	cmp	r2, #27
70010124:	d80e      	bhi.n	70010144 <_realloc_r+0x304>
70010126:	f104 0208 	add.w	r2, r4, #8
7001012a:	f100 0308 	add.w	r3, r0, #8
7001012e:	6811      	ldr	r1, [r2, #0]
70010130:	6019      	str	r1, [r3, #0]
70010132:	6851      	ldr	r1, [r2, #4]
70010134:	6059      	str	r1, [r3, #4]
70010136:	6892      	ldr	r2, [r2, #8]
70010138:	609a      	str	r2, [r3, #8]
7001013a:	4621      	mov	r1, r4
7001013c:	4650      	mov	r0, sl
7001013e:	f7fc fd75 	bl	7000cc2c <_free_r>
70010142:	e73f      	b.n	7000ffc4 <_realloc_r+0x184>
70010144:	68a3      	ldr	r3, [r4, #8]
70010146:	6083      	str	r3, [r0, #8]
70010148:	68e3      	ldr	r3, [r4, #12]
7001014a:	60c3      	str	r3, [r0, #12]
7001014c:	2a24      	cmp	r2, #36	@ 0x24
7001014e:	bf01      	itttt	eq
70010150:	6923      	ldreq	r3, [r4, #16]
70010152:	6103      	streq	r3, [r0, #16]
70010154:	6961      	ldreq	r1, [r4, #20]
70010156:	6141      	streq	r1, [r0, #20]
70010158:	bf19      	ittee	ne
7001015a:	f104 0210 	addne.w	r2, r4, #16
7001015e:	f100 0310 	addne.w	r3, r0, #16
70010162:	f104 0218 	addeq.w	r2, r4, #24
70010166:	f100 0318 	addeq.w	r3, r0, #24
7001016a:	e7e0      	b.n	7001012e <_realloc_r+0x2ee>
7001016c:	4603      	mov	r3, r0
7001016e:	4622      	mov	r2, r4
70010170:	e7dd      	b.n	7001012e <_realloc_r+0x2ee>
70010172:	4621      	mov	r1, r4
70010174:	f7fe fc88 	bl	7000ea88 <memmove>
70010178:	e7df      	b.n	7001013a <_realloc_r+0x2fa>
7001017a:	4637      	mov	r7, r6
7001017c:	e6bf      	b.n	7000fefe <_realloc_r+0xbe>
7001017e:	431f      	orrs	r7, r3
70010180:	f8c9 7004 	str.w	r7, [r9, #4]
70010184:	6853      	ldr	r3, [r2, #4]
70010186:	f043 0301 	orr.w	r3, r3, #1
7001018a:	6053      	str	r3, [r2, #4]
7001018c:	e6d3      	b.n	7000ff36 <_realloc_r+0xf6>
7001018e:	bf00      	nop

70010190 <__swhatbuf_r>:
70010190:	b570      	push	{r4, r5, r6, lr}
70010192:	460c      	mov	r4, r1
70010194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
70010198:	2900      	cmp	r1, #0
7001019a:	b096      	sub	sp, #88	@ 0x58
7001019c:	4615      	mov	r5, r2
7001019e:	461e      	mov	r6, r3
700101a0:	da07      	bge.n	700101b2 <__swhatbuf_r+0x22>
700101a2:	89a1      	ldrh	r1, [r4, #12]
700101a4:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
700101a8:	d117      	bne.n	700101da <__swhatbuf_r+0x4a>
700101aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
700101ae:	4608      	mov	r0, r1
700101b0:	e00f      	b.n	700101d2 <__swhatbuf_r+0x42>
700101b2:	466a      	mov	r2, sp
700101b4:	f000 f850 	bl	70010258 <_fstat_r>
700101b8:	2800      	cmp	r0, #0
700101ba:	dbf2      	blt.n	700101a2 <__swhatbuf_r+0x12>
700101bc:	9901      	ldr	r1, [sp, #4]
700101be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
700101c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
700101c6:	4259      	negs	r1, r3
700101c8:	4159      	adcs	r1, r3
700101ca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
700101ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
700101d2:	6031      	str	r1, [r6, #0]
700101d4:	602b      	str	r3, [r5, #0]
700101d6:	b016      	add	sp, #88	@ 0x58
700101d8:	bd70      	pop	{r4, r5, r6, pc}
700101da:	2100      	movs	r1, #0
700101dc:	2340      	movs	r3, #64	@ 0x40
700101de:	e7e6      	b.n	700101ae <__swhatbuf_r+0x1e>

700101e0 <__smakebuf_r>:
700101e0:	898b      	ldrh	r3, [r1, #12]
700101e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
700101e4:	079d      	lsls	r5, r3, #30
700101e6:	4606      	mov	r6, r0
700101e8:	460c      	mov	r4, r1
700101ea:	d507      	bpl.n	700101fc <__smakebuf_r+0x1c>
700101ec:	f104 0343 	add.w	r3, r4, #67	@ 0x43
700101f0:	6023      	str	r3, [r4, #0]
700101f2:	6123      	str	r3, [r4, #16]
700101f4:	2301      	movs	r3, #1
700101f6:	6163      	str	r3, [r4, #20]
700101f8:	b003      	add	sp, #12
700101fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
700101fc:	ab01      	add	r3, sp, #4
700101fe:	466a      	mov	r2, sp
70010200:	f7ff ffc6 	bl	70010190 <__swhatbuf_r>
70010204:	9f00      	ldr	r7, [sp, #0]
70010206:	4605      	mov	r5, r0
70010208:	4639      	mov	r1, r7
7001020a:	4630      	mov	r0, r6
7001020c:	f7fc fdce 	bl	7000cdac <_malloc_r>
70010210:	b948      	cbnz	r0, 70010226 <__smakebuf_r+0x46>
70010212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
70010216:	059a      	lsls	r2, r3, #22
70010218:	d4ee      	bmi.n	700101f8 <__smakebuf_r+0x18>
7001021a:	f023 0303 	bic.w	r3, r3, #3
7001021e:	f043 0302 	orr.w	r3, r3, #2
70010222:	81a3      	strh	r3, [r4, #12]
70010224:	e7e2      	b.n	700101ec <__smakebuf_r+0xc>
70010226:	89a3      	ldrh	r3, [r4, #12]
70010228:	6020      	str	r0, [r4, #0]
7001022a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7001022e:	81a3      	strh	r3, [r4, #12]
70010230:	9b01      	ldr	r3, [sp, #4]
70010232:	e9c4 0704 	strd	r0, r7, [r4, #16]
70010236:	b15b      	cbz	r3, 70010250 <__smakebuf_r+0x70>
70010238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
7001023c:	4630      	mov	r0, r6
7001023e:	f000 f81d 	bl	7001027c <_isatty_r>
70010242:	b128      	cbz	r0, 70010250 <__smakebuf_r+0x70>
70010244:	89a3      	ldrh	r3, [r4, #12]
70010246:	f023 0303 	bic.w	r3, r3, #3
7001024a:	f043 0301 	orr.w	r3, r3, #1
7001024e:	81a3      	strh	r3, [r4, #12]
70010250:	89a3      	ldrh	r3, [r4, #12]
70010252:	431d      	orrs	r5, r3
70010254:	81a5      	strh	r5, [r4, #12]
70010256:	e7cf      	b.n	700101f8 <__smakebuf_r+0x18>

70010258 <_fstat_r>:
70010258:	b538      	push	{r3, r4, r5, lr}
7001025a:	4d07      	ldr	r5, [pc, #28]	@ (70010278 <_fstat_r+0x20>)
7001025c:	2300      	movs	r3, #0
7001025e:	4604      	mov	r4, r0
70010260:	4608      	mov	r0, r1
70010262:	4611      	mov	r1, r2
70010264:	602b      	str	r3, [r5, #0]
70010266:	f7f1 ff51 	bl	7000210c <_fstat>
7001026a:	1c43      	adds	r3, r0, #1
7001026c:	d102      	bne.n	70010274 <_fstat_r+0x1c>
7001026e:	682b      	ldr	r3, [r5, #0]
70010270:	b103      	cbz	r3, 70010274 <_fstat_r+0x1c>
70010272:	6023      	str	r3, [r4, #0]
70010274:	bd38      	pop	{r3, r4, r5, pc}
70010276:	bf00      	nop
70010278:	24000ee4 	.word	0x24000ee4

7001027c <_isatty_r>:
7001027c:	b538      	push	{r3, r4, r5, lr}
7001027e:	4d06      	ldr	r5, [pc, #24]	@ (70010298 <_isatty_r+0x1c>)
70010280:	2300      	movs	r3, #0
70010282:	4604      	mov	r4, r0
70010284:	4608      	mov	r0, r1
70010286:	602b      	str	r3, [r5, #0]
70010288:	f7f1 ff50 	bl	7000212c <_isatty>
7001028c:	1c43      	adds	r3, r0, #1
7001028e:	d102      	bne.n	70010296 <_isatty_r+0x1a>
70010290:	682b      	ldr	r3, [r5, #0]
70010292:	b103      	cbz	r3, 70010296 <_isatty_r+0x1a>
70010294:	6023      	str	r3, [r4, #0]
70010296:	bd38      	pop	{r3, r4, r5, pc}
70010298:	24000ee4 	.word	0x24000ee4

7001029c <__assert_func>:
7001029c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
7001029e:	4614      	mov	r4, r2
700102a0:	461a      	mov	r2, r3
700102a2:	4b09      	ldr	r3, [pc, #36]	@ (700102c8 <__assert_func+0x2c>)
700102a4:	681b      	ldr	r3, [r3, #0]
700102a6:	4605      	mov	r5, r0
700102a8:	68d8      	ldr	r0, [r3, #12]
700102aa:	b14c      	cbz	r4, 700102c0 <__assert_func+0x24>
700102ac:	4b07      	ldr	r3, [pc, #28]	@ (700102cc <__assert_func+0x30>)
700102ae:	9100      	str	r1, [sp, #0]
700102b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
700102b4:	4906      	ldr	r1, [pc, #24]	@ (700102d0 <__assert_func+0x34>)
700102b6:	462b      	mov	r3, r5
700102b8:	f000 f862 	bl	70010380 <fiprintf>
700102bc:	f000 fd3a 	bl	70010d34 <abort>
700102c0:	4b04      	ldr	r3, [pc, #16]	@ (700102d4 <__assert_func+0x38>)
700102c2:	461c      	mov	r4, r3
700102c4:	e7f3      	b.n	700102ae <__assert_func+0x12>
700102c6:	bf00      	nop
700102c8:	240000ac 	.word	0x240000ac
700102cc:	70011696 	.word	0x70011696
700102d0:	700116a3 	.word	0x700116a3
700102d4:	700116d1 	.word	0x700116d1

700102d8 <_calloc_r>:
700102d8:	b538      	push	{r3, r4, r5, lr}
700102da:	fba1 1502 	umull	r1, r5, r1, r2
700102de:	b935      	cbnz	r5, 700102ee <_calloc_r+0x16>
700102e0:	f7fc fd64 	bl	7000cdac <_malloc_r>
700102e4:	4604      	mov	r4, r0
700102e6:	b938      	cbnz	r0, 700102f8 <_calloc_r+0x20>
700102e8:	2400      	movs	r4, #0
700102ea:	4620      	mov	r0, r4
700102ec:	bd38      	pop	{r3, r4, r5, pc}
700102ee:	f7fc fc09 	bl	7000cb04 <__errno>
700102f2:	230c      	movs	r3, #12
700102f4:	6003      	str	r3, [r0, #0]
700102f6:	e7f7      	b.n	700102e8 <_calloc_r+0x10>
700102f8:	f850 2c04 	ldr.w	r2, [r0, #-4]
700102fc:	f022 0203 	bic.w	r2, r2, #3
70010300:	3a04      	subs	r2, #4
70010302:	2a24      	cmp	r2, #36	@ 0x24
70010304:	d819      	bhi.n	7001033a <_calloc_r+0x62>
70010306:	2a13      	cmp	r2, #19
70010308:	d915      	bls.n	70010336 <_calloc_r+0x5e>
7001030a:	2a1b      	cmp	r2, #27
7001030c:	e9c0 5500 	strd	r5, r5, [r0]
70010310:	d806      	bhi.n	70010320 <_calloc_r+0x48>
70010312:	f100 0308 	add.w	r3, r0, #8
70010316:	2200      	movs	r2, #0
70010318:	e9c3 2200 	strd	r2, r2, [r3]
7001031c:	609a      	str	r2, [r3, #8]
7001031e:	e7e4      	b.n	700102ea <_calloc_r+0x12>
70010320:	2a24      	cmp	r2, #36	@ 0x24
70010322:	e9c0 5502 	strd	r5, r5, [r0, #8]
70010326:	bf11      	iteee	ne
70010328:	f100 0310 	addne.w	r3, r0, #16
7001032c:	6105      	streq	r5, [r0, #16]
7001032e:	f100 0318 	addeq.w	r3, r0, #24
70010332:	6145      	streq	r5, [r0, #20]
70010334:	e7ef      	b.n	70010316 <_calloc_r+0x3e>
70010336:	4603      	mov	r3, r0
70010338:	e7ed      	b.n	70010316 <_calloc_r+0x3e>
7001033a:	4629      	mov	r1, r5
7001033c:	f7fc fb93 	bl	7000ca66 <memset>
70010340:	e7d3      	b.n	700102ea <_calloc_r+0x12>

70010342 <__ascii_mbtowc>:
70010342:	b082      	sub	sp, #8
70010344:	b901      	cbnz	r1, 70010348 <__ascii_mbtowc+0x6>
70010346:	a901      	add	r1, sp, #4
70010348:	b142      	cbz	r2, 7001035c <__ascii_mbtowc+0x1a>
7001034a:	b14b      	cbz	r3, 70010360 <__ascii_mbtowc+0x1e>
7001034c:	7813      	ldrb	r3, [r2, #0]
7001034e:	600b      	str	r3, [r1, #0]
70010350:	7812      	ldrb	r2, [r2, #0]
70010352:	1e10      	subs	r0, r2, #0
70010354:	bf18      	it	ne
70010356:	2001      	movne	r0, #1
70010358:	b002      	add	sp, #8
7001035a:	4770      	bx	lr
7001035c:	4610      	mov	r0, r2
7001035e:	e7fb      	b.n	70010358 <__ascii_mbtowc+0x16>
70010360:	f06f 0001 	mvn.w	r0, #1
70010364:	e7f8      	b.n	70010358 <__ascii_mbtowc+0x16>

70010366 <__ascii_wctomb>:
70010366:	4603      	mov	r3, r0
70010368:	4608      	mov	r0, r1
7001036a:	b141      	cbz	r1, 7001037e <__ascii_wctomb+0x18>
7001036c:	2aff      	cmp	r2, #255	@ 0xff
7001036e:	d904      	bls.n	7001037a <__ascii_wctomb+0x14>
70010370:	228a      	movs	r2, #138	@ 0x8a
70010372:	601a      	str	r2, [r3, #0]
70010374:	f04f 30ff 	mov.w	r0, #4294967295
70010378:	4770      	bx	lr
7001037a:	700a      	strb	r2, [r1, #0]
7001037c:	2001      	movs	r0, #1
7001037e:	4770      	bx	lr

70010380 <fiprintf>:
70010380:	b40e      	push	{r1, r2, r3}
70010382:	b503      	push	{r0, r1, lr}
70010384:	4601      	mov	r1, r0
70010386:	ab03      	add	r3, sp, #12
70010388:	4805      	ldr	r0, [pc, #20]	@ (700103a0 <fiprintf+0x20>)
7001038a:	f853 2b04 	ldr.w	r2, [r3], #4
7001038e:	6800      	ldr	r0, [r0, #0]
70010390:	9301      	str	r3, [sp, #4]
70010392:	f000 f807 	bl	700103a4 <_vfiprintf_r>
70010396:	b002      	add	sp, #8
70010398:	f85d eb04 	ldr.w	lr, [sp], #4
7001039c:	b003      	add	sp, #12
7001039e:	4770      	bx	lr
700103a0:	240000ac 	.word	0x240000ac

700103a4 <_vfiprintf_r>:
700103a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
700103a8:	b0bb      	sub	sp, #236	@ 0xec
700103aa:	460f      	mov	r7, r1
700103ac:	4693      	mov	fp, r2
700103ae:	461c      	mov	r4, r3
700103b0:	461d      	mov	r5, r3
700103b2:	9000      	str	r0, [sp, #0]
700103b4:	b118      	cbz	r0, 700103be <_vfiprintf_r+0x1a>
700103b6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
700103b8:	b90b      	cbnz	r3, 700103be <_vfiprintf_r+0x1a>
700103ba:	f7fc fa77 	bl	7000c8ac <__sinit>
700103be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
700103c0:	07da      	lsls	r2, r3, #31
700103c2:	d405      	bmi.n	700103d0 <_vfiprintf_r+0x2c>
700103c4:	89bb      	ldrh	r3, [r7, #12]
700103c6:	059b      	lsls	r3, r3, #22
700103c8:	d402      	bmi.n	700103d0 <_vfiprintf_r+0x2c>
700103ca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
700103cc:	f7fc fbc6 	bl	7000cb5c <__retarget_lock_acquire_recursive>
700103d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
700103d4:	049e      	lsls	r6, r3, #18
700103d6:	d406      	bmi.n	700103e6 <_vfiprintf_r+0x42>
700103d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
700103da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
700103de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
700103e2:	81bb      	strh	r3, [r7, #12]
700103e4:	667a      	str	r2, [r7, #100]	@ 0x64
700103e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
700103e8:	0498      	lsls	r0, r3, #18
700103ea:	d508      	bpl.n	700103fe <_vfiprintf_r+0x5a>
700103ec:	07d9      	lsls	r1, r3, #31
700103ee:	d512      	bpl.n	70010416 <_vfiprintf_r+0x72>
700103f0:	f04f 33ff 	mov.w	r3, #4294967295
700103f4:	9303      	str	r3, [sp, #12]
700103f6:	9803      	ldr	r0, [sp, #12]
700103f8:	b03b      	add	sp, #236	@ 0xec
700103fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
700103fe:	89bb      	ldrh	r3, [r7, #12]
70010400:	071a      	lsls	r2, r3, #28
70010402:	d501      	bpl.n	70010408 <_vfiprintf_r+0x64>
70010404:	693b      	ldr	r3, [r7, #16]
70010406:	b96b      	cbnz	r3, 70010424 <_vfiprintf_r+0x80>
70010408:	9800      	ldr	r0, [sp, #0]
7001040a:	4639      	mov	r1, r7
7001040c:	f7fe fae6 	bl	7000e9dc <__swsetup_r>
70010410:	b140      	cbz	r0, 70010424 <_vfiprintf_r+0x80>
70010412:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
70010414:	e7ea      	b.n	700103ec <_vfiprintf_r+0x48>
70010416:	89bb      	ldrh	r3, [r7, #12]
70010418:	059b      	lsls	r3, r3, #22
7001041a:	d4e9      	bmi.n	700103f0 <_vfiprintf_r+0x4c>
7001041c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7001041e:	f7fc fb9e 	bl	7000cb5e <__retarget_lock_release_recursive>
70010422:	e7e5      	b.n	700103f0 <_vfiprintf_r+0x4c>
70010424:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
70010428:	f003 021a 	and.w	r2, r3, #26
7001042c:	2a0a      	cmp	r2, #10
7001042e:	d114      	bne.n	7001045a <_vfiprintf_r+0xb6>
70010430:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
70010434:	2a00      	cmp	r2, #0
70010436:	db10      	blt.n	7001045a <_vfiprintf_r+0xb6>
70010438:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
7001043a:	07d6      	lsls	r6, r2, #31
7001043c:	d404      	bmi.n	70010448 <_vfiprintf_r+0xa4>
7001043e:	059d      	lsls	r5, r3, #22
70010440:	d402      	bmi.n	70010448 <_vfiprintf_r+0xa4>
70010442:	6db8      	ldr	r0, [r7, #88]	@ 0x58
70010444:	f7fc fb8b 	bl	7000cb5e <__retarget_lock_release_recursive>
70010448:	9800      	ldr	r0, [sp, #0]
7001044a:	4623      	mov	r3, r4
7001044c:	465a      	mov	r2, fp
7001044e:	4639      	mov	r1, r7
70010450:	b03b      	add	sp, #236	@ 0xec
70010452:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
70010456:	f000 bc2d 	b.w	70010cb4 <__sbprintf>
7001045a:	2300      	movs	r3, #0
7001045c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
70010460:	e9cd 3305 	strd	r3, r3, [sp, #20]
70010464:	e9cd 3307 	strd	r3, r3, [sp, #28]
70010468:	ae11      	add	r6, sp, #68	@ 0x44
7001046a:	960e      	str	r6, [sp, #56]	@ 0x38
7001046c:	9303      	str	r3, [sp, #12]
7001046e:	465b      	mov	r3, fp
70010470:	461c      	mov	r4, r3
70010472:	f813 2b01 	ldrb.w	r2, [r3], #1
70010476:	b10a      	cbz	r2, 7001047c <_vfiprintf_r+0xd8>
70010478:	2a25      	cmp	r2, #37	@ 0x25
7001047a:	d1f9      	bne.n	70010470 <_vfiprintf_r+0xcc>
7001047c:	ebb4 080b 	subs.w	r8, r4, fp
70010480:	d00d      	beq.n	7001049e <_vfiprintf_r+0xfa>
70010482:	9b10      	ldr	r3, [sp, #64]	@ 0x40
70010484:	4443      	add	r3, r8
70010486:	9310      	str	r3, [sp, #64]	@ 0x40
70010488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7001048a:	3301      	adds	r3, #1
7001048c:	2b07      	cmp	r3, #7
7001048e:	e9c6 b800 	strd	fp, r8, [r6]
70010492:	930f      	str	r3, [sp, #60]	@ 0x3c
70010494:	dc75      	bgt.n	70010582 <_vfiprintf_r+0x1de>
70010496:	3608      	adds	r6, #8
70010498:	9b03      	ldr	r3, [sp, #12]
7001049a:	4443      	add	r3, r8
7001049c:	9303      	str	r3, [sp, #12]
7001049e:	7823      	ldrb	r3, [r4, #0]
700104a0:	2b00      	cmp	r3, #0
700104a2:	f000 83c9 	beq.w	70010c38 <_vfiprintf_r+0x894>
700104a6:	2300      	movs	r3, #0
700104a8:	f04f 32ff 	mov.w	r2, #4294967295
700104ac:	e9cd 2301 	strd	r2, r3, [sp, #4]
700104b0:	3401      	adds	r4, #1
700104b2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
700104b6:	469a      	mov	sl, r3
700104b8:	46a3      	mov	fp, r4
700104ba:	f81b 3b01 	ldrb.w	r3, [fp], #1
700104be:	f1a3 0220 	sub.w	r2, r3, #32
700104c2:	2a5a      	cmp	r2, #90	@ 0x5a
700104c4:	f200 8312 	bhi.w	70010aec <_vfiprintf_r+0x748>
700104c8:	e8df f012 	tbh	[pc, r2, lsl #1]
700104cc:	0310009a 	.word	0x0310009a
700104d0:	00a20310 	.word	0x00a20310
700104d4:	03100310 	.word	0x03100310
700104d8:	00820310 	.word	0x00820310
700104dc:	03100310 	.word	0x03100310
700104e0:	00af00a5 	.word	0x00af00a5
700104e4:	00ac0310 	.word	0x00ac0310
700104e8:	031000b1 	.word	0x031000b1
700104ec:	00d000cd 	.word	0x00d000cd
700104f0:	00d000d0 	.word	0x00d000d0
700104f4:	00d000d0 	.word	0x00d000d0
700104f8:	00d000d0 	.word	0x00d000d0
700104fc:	00d000d0 	.word	0x00d000d0
70010500:	03100310 	.word	0x03100310
70010504:	03100310 	.word	0x03100310
70010508:	03100310 	.word	0x03100310
7001050c:	03100310 	.word	0x03100310
70010510:	00f60310 	.word	0x00f60310
70010514:	03100103 	.word	0x03100103
70010518:	03100310 	.word	0x03100310
7001051c:	03100310 	.word	0x03100310
70010520:	03100310 	.word	0x03100310
70010524:	03100310 	.word	0x03100310
70010528:	01510310 	.word	0x01510310
7001052c:	03100310 	.word	0x03100310
70010530:	01980310 	.word	0x01980310
70010534:	02770310 	.word	0x02770310
70010538:	03100310 	.word	0x03100310
7001053c:	03100297 	.word	0x03100297
70010540:	03100310 	.word	0x03100310
70010544:	03100310 	.word	0x03100310
70010548:	03100310 	.word	0x03100310
7001054c:	03100310 	.word	0x03100310
70010550:	00f60310 	.word	0x00f60310
70010554:	03100105 	.word	0x03100105
70010558:	03100310 	.word	0x03100310
7001055c:	010500df 	.word	0x010500df
70010560:	031000f0 	.word	0x031000f0
70010564:	031000ea 	.word	0x031000ea
70010568:	01530131 	.word	0x01530131
7001056c:	00f00188 	.word	0x00f00188
70010570:	01980310 	.word	0x01980310
70010574:	02790098 	.word	0x02790098
70010578:	03100310 	.word	0x03100310
7001057c:	03100065 	.word	0x03100065
70010580:	0098      	.short	0x0098
70010582:	9800      	ldr	r0, [sp, #0]
70010584:	aa0e      	add	r2, sp, #56	@ 0x38
70010586:	4639      	mov	r1, r7
70010588:	f7fe f878 	bl	7000e67c <__sprint_r>
7001058c:	2800      	cmp	r0, #0
7001058e:	f040 8332 	bne.w	70010bf6 <_vfiprintf_r+0x852>
70010592:	ae11      	add	r6, sp, #68	@ 0x44
70010594:	e780      	b.n	70010498 <_vfiprintf_r+0xf4>
70010596:	4a98      	ldr	r2, [pc, #608]	@ (700107f8 <_vfiprintf_r+0x454>)
70010598:	9205      	str	r2, [sp, #20]
7001059a:	f01a 0220 	ands.w	r2, sl, #32
7001059e:	f000 822e 	beq.w	700109fe <_vfiprintf_r+0x65a>
700105a2:	3507      	adds	r5, #7
700105a4:	f025 0507 	bic.w	r5, r5, #7
700105a8:	46a8      	mov	r8, r5
700105aa:	686d      	ldr	r5, [r5, #4]
700105ac:	f858 4b08 	ldr.w	r4, [r8], #8
700105b0:	f01a 0f01 	tst.w	sl, #1
700105b4:	d009      	beq.n	700105ca <_vfiprintf_r+0x226>
700105b6:	ea54 0205 	orrs.w	r2, r4, r5
700105ba:	bf1f      	itttt	ne
700105bc:	2230      	movne	r2, #48	@ 0x30
700105be:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
700105c2:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
700105c6:	f04a 0a02 	orrne.w	sl, sl, #2
700105ca:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
700105ce:	e111      	b.n	700107f4 <_vfiprintf_r+0x450>
700105d0:	9800      	ldr	r0, [sp, #0]
700105d2:	f7fe fa87 	bl	7000eae4 <_localeconv_r>
700105d6:	6843      	ldr	r3, [r0, #4]
700105d8:	9308      	str	r3, [sp, #32]
700105da:	4618      	mov	r0, r3
700105dc:	f7ef fe88 	bl	700002f0 <strlen>
700105e0:	9007      	str	r0, [sp, #28]
700105e2:	9800      	ldr	r0, [sp, #0]
700105e4:	f7fe fa7e 	bl	7000eae4 <_localeconv_r>
700105e8:	6883      	ldr	r3, [r0, #8]
700105ea:	9306      	str	r3, [sp, #24]
700105ec:	9b07      	ldr	r3, [sp, #28]
700105ee:	b12b      	cbz	r3, 700105fc <_vfiprintf_r+0x258>
700105f0:	9b06      	ldr	r3, [sp, #24]
700105f2:	b11b      	cbz	r3, 700105fc <_vfiprintf_r+0x258>
700105f4:	781b      	ldrb	r3, [r3, #0]
700105f6:	b10b      	cbz	r3, 700105fc <_vfiprintf_r+0x258>
700105f8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
700105fc:	465c      	mov	r4, fp
700105fe:	e75b      	b.n	700104b8 <_vfiprintf_r+0x114>
70010600:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
70010604:	2b00      	cmp	r3, #0
70010606:	d1f9      	bne.n	700105fc <_vfiprintf_r+0x258>
70010608:	2320      	movs	r3, #32
7001060a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7001060e:	e7f5      	b.n	700105fc <_vfiprintf_r+0x258>
70010610:	f04a 0a01 	orr.w	sl, sl, #1
70010614:	e7f2      	b.n	700105fc <_vfiprintf_r+0x258>
70010616:	f855 3b04 	ldr.w	r3, [r5], #4
7001061a:	9302      	str	r3, [sp, #8]
7001061c:	2b00      	cmp	r3, #0
7001061e:	daed      	bge.n	700105fc <_vfiprintf_r+0x258>
70010620:	425b      	negs	r3, r3
70010622:	9302      	str	r3, [sp, #8]
70010624:	f04a 0a04 	orr.w	sl, sl, #4
70010628:	e7e8      	b.n	700105fc <_vfiprintf_r+0x258>
7001062a:	232b      	movs	r3, #43	@ 0x2b
7001062c:	e7ed      	b.n	7001060a <_vfiprintf_r+0x266>
7001062e:	465a      	mov	r2, fp
70010630:	f812 3b01 	ldrb.w	r3, [r2], #1
70010634:	2b2a      	cmp	r3, #42	@ 0x2a
70010636:	d113      	bne.n	70010660 <_vfiprintf_r+0x2bc>
70010638:	f855 3b04 	ldr.w	r3, [r5], #4
7001063c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
70010640:	9301      	str	r3, [sp, #4]
70010642:	4693      	mov	fp, r2
70010644:	e7da      	b.n	700105fc <_vfiprintf_r+0x258>
70010646:	f812 3b01 	ldrb.w	r3, [r2], #1
7001064a:	fb04 0101 	mla	r1, r4, r1, r0
7001064e:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
70010652:	2809      	cmp	r0, #9
70010654:	d9f7      	bls.n	70010646 <_vfiprintf_r+0x2a2>
70010656:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
7001065a:	9101      	str	r1, [sp, #4]
7001065c:	4693      	mov	fp, r2
7001065e:	e72e      	b.n	700104be <_vfiprintf_r+0x11a>
70010660:	2100      	movs	r1, #0
70010662:	240a      	movs	r4, #10
70010664:	e7f3      	b.n	7001064e <_vfiprintf_r+0x2aa>
70010666:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
7001066a:	e7c7      	b.n	700105fc <_vfiprintf_r+0x258>
7001066c:	2200      	movs	r2, #0
7001066e:	9202      	str	r2, [sp, #8]
70010670:	210a      	movs	r1, #10
70010672:	9a02      	ldr	r2, [sp, #8]
70010674:	3b30      	subs	r3, #48	@ 0x30
70010676:	fb01 3302 	mla	r3, r1, r2, r3
7001067a:	9302      	str	r3, [sp, #8]
7001067c:	f81b 3b01 	ldrb.w	r3, [fp], #1
70010680:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
70010684:	2a09      	cmp	r2, #9
70010686:	d9f4      	bls.n	70010672 <_vfiprintf_r+0x2ce>
70010688:	e719      	b.n	700104be <_vfiprintf_r+0x11a>
7001068a:	f89b 3000 	ldrb.w	r3, [fp]
7001068e:	2b68      	cmp	r3, #104	@ 0x68
70010690:	bf06      	itte	eq
70010692:	f10b 0b01 	addeq.w	fp, fp, #1
70010696:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
7001069a:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
7001069e:	e7ad      	b.n	700105fc <_vfiprintf_r+0x258>
700106a0:	f89b 3000 	ldrb.w	r3, [fp]
700106a4:	2b6c      	cmp	r3, #108	@ 0x6c
700106a6:	d104      	bne.n	700106b2 <_vfiprintf_r+0x30e>
700106a8:	f10b 0b01 	add.w	fp, fp, #1
700106ac:	f04a 0a20 	orr.w	sl, sl, #32
700106b0:	e7a4      	b.n	700105fc <_vfiprintf_r+0x258>
700106b2:	f04a 0a10 	orr.w	sl, sl, #16
700106b6:	e7a1      	b.n	700105fc <_vfiprintf_r+0x258>
700106b8:	46a8      	mov	r8, r5
700106ba:	2400      	movs	r4, #0
700106bc:	f858 3b04 	ldr.w	r3, [r8], #4
700106c0:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
700106c4:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
700106c8:	2301      	movs	r3, #1
700106ca:	9301      	str	r3, [sp, #4]
700106cc:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
700106d0:	e0a9      	b.n	70010826 <_vfiprintf_r+0x482>
700106d2:	f04a 0a10 	orr.w	sl, sl, #16
700106d6:	f01a 0f20 	tst.w	sl, #32
700106da:	d011      	beq.n	70010700 <_vfiprintf_r+0x35c>
700106dc:	3507      	adds	r5, #7
700106de:	f025 0507 	bic.w	r5, r5, #7
700106e2:	46a8      	mov	r8, r5
700106e4:	686d      	ldr	r5, [r5, #4]
700106e6:	f858 4b08 	ldr.w	r4, [r8], #8
700106ea:	2d00      	cmp	r5, #0
700106ec:	da06      	bge.n	700106fc <_vfiprintf_r+0x358>
700106ee:	4264      	negs	r4, r4
700106f0:	f04f 032d 	mov.w	r3, #45	@ 0x2d
700106f4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
700106f8:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
700106fc:	2301      	movs	r3, #1
700106fe:	e048      	b.n	70010792 <_vfiprintf_r+0x3ee>
70010700:	46a8      	mov	r8, r5
70010702:	f01a 0f10 	tst.w	sl, #16
70010706:	f858 5b04 	ldr.w	r5, [r8], #4
7001070a:	d002      	beq.n	70010712 <_vfiprintf_r+0x36e>
7001070c:	462c      	mov	r4, r5
7001070e:	17ed      	asrs	r5, r5, #31
70010710:	e7eb      	b.n	700106ea <_vfiprintf_r+0x346>
70010712:	f01a 0f40 	tst.w	sl, #64	@ 0x40
70010716:	d003      	beq.n	70010720 <_vfiprintf_r+0x37c>
70010718:	b22c      	sxth	r4, r5
7001071a:	f345 35c0 	sbfx	r5, r5, #15, #1
7001071e:	e7e4      	b.n	700106ea <_vfiprintf_r+0x346>
70010720:	f41a 7f00 	tst.w	sl, #512	@ 0x200
70010724:	d0f2      	beq.n	7001070c <_vfiprintf_r+0x368>
70010726:	b26c      	sxtb	r4, r5
70010728:	f345 15c0 	sbfx	r5, r5, #7, #1
7001072c:	e7dd      	b.n	700106ea <_vfiprintf_r+0x346>
7001072e:	f01a 0f20 	tst.w	sl, #32
70010732:	d007      	beq.n	70010744 <_vfiprintf_r+0x3a0>
70010734:	9a03      	ldr	r2, [sp, #12]
70010736:	682b      	ldr	r3, [r5, #0]
70010738:	9903      	ldr	r1, [sp, #12]
7001073a:	17d2      	asrs	r2, r2, #31
7001073c:	e9c3 1200 	strd	r1, r2, [r3]
70010740:	3504      	adds	r5, #4
70010742:	e694      	b.n	7001046e <_vfiprintf_r+0xca>
70010744:	f01a 0f10 	tst.w	sl, #16
70010748:	d003      	beq.n	70010752 <_vfiprintf_r+0x3ae>
7001074a:	682b      	ldr	r3, [r5, #0]
7001074c:	9a03      	ldr	r2, [sp, #12]
7001074e:	601a      	str	r2, [r3, #0]
70010750:	e7f6      	b.n	70010740 <_vfiprintf_r+0x39c>
70010752:	f01a 0f40 	tst.w	sl, #64	@ 0x40
70010756:	d003      	beq.n	70010760 <_vfiprintf_r+0x3bc>
70010758:	682b      	ldr	r3, [r5, #0]
7001075a:	9a03      	ldr	r2, [sp, #12]
7001075c:	801a      	strh	r2, [r3, #0]
7001075e:	e7ef      	b.n	70010740 <_vfiprintf_r+0x39c>
70010760:	f41a 7f00 	tst.w	sl, #512	@ 0x200
70010764:	d0f1      	beq.n	7001074a <_vfiprintf_r+0x3a6>
70010766:	682b      	ldr	r3, [r5, #0]
70010768:	9a03      	ldr	r2, [sp, #12]
7001076a:	701a      	strb	r2, [r3, #0]
7001076c:	e7e8      	b.n	70010740 <_vfiprintf_r+0x39c>
7001076e:	f04a 0a10 	orr.w	sl, sl, #16
70010772:	f01a 0320 	ands.w	r3, sl, #32
70010776:	d01f      	beq.n	700107b8 <_vfiprintf_r+0x414>
70010778:	3507      	adds	r5, #7
7001077a:	f025 0507 	bic.w	r5, r5, #7
7001077e:	46a8      	mov	r8, r5
70010780:	686d      	ldr	r5, [r5, #4]
70010782:	f858 4b08 	ldr.w	r4, [r8], #8
70010786:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
7001078a:	2300      	movs	r3, #0
7001078c:	2200      	movs	r2, #0
7001078e:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
70010792:	9a01      	ldr	r2, [sp, #4]
70010794:	2a00      	cmp	r2, #0
70010796:	f2c0 825c 	blt.w	70010c52 <_vfiprintf_r+0x8ae>
7001079a:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
7001079e:	9204      	str	r2, [sp, #16]
700107a0:	ea54 0205 	orrs.w	r2, r4, r5
700107a4:	f040 825b 	bne.w	70010c5e <_vfiprintf_r+0x8ba>
700107a8:	9a01      	ldr	r2, [sp, #4]
700107aa:	2a00      	cmp	r2, #0
700107ac:	f000 8195 	beq.w	70010ada <_vfiprintf_r+0x736>
700107b0:	2b01      	cmp	r3, #1
700107b2:	f040 8257 	bne.w	70010c64 <_vfiprintf_r+0x8c0>
700107b6:	e139      	b.n	70010a2c <_vfiprintf_r+0x688>
700107b8:	46a8      	mov	r8, r5
700107ba:	f01a 0510 	ands.w	r5, sl, #16
700107be:	f858 4b04 	ldr.w	r4, [r8], #4
700107c2:	d001      	beq.n	700107c8 <_vfiprintf_r+0x424>
700107c4:	461d      	mov	r5, r3
700107c6:	e7de      	b.n	70010786 <_vfiprintf_r+0x3e2>
700107c8:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
700107cc:	d001      	beq.n	700107d2 <_vfiprintf_r+0x42e>
700107ce:	b2a4      	uxth	r4, r4
700107d0:	e7d9      	b.n	70010786 <_vfiprintf_r+0x3e2>
700107d2:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
700107d6:	d0d6      	beq.n	70010786 <_vfiprintf_r+0x3e2>
700107d8:	b2e4      	uxtb	r4, r4
700107da:	e7f3      	b.n	700107c4 <_vfiprintf_r+0x420>
700107dc:	46a8      	mov	r8, r5
700107de:	f647 0330 	movw	r3, #30768	@ 0x7830
700107e2:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
700107e6:	f858 4b04 	ldr.w	r4, [r8], #4
700107ea:	4b03      	ldr	r3, [pc, #12]	@ (700107f8 <_vfiprintf_r+0x454>)
700107ec:	9305      	str	r3, [sp, #20]
700107ee:	2500      	movs	r5, #0
700107f0:	f04a 0a02 	orr.w	sl, sl, #2
700107f4:	2302      	movs	r3, #2
700107f6:	e7c9      	b.n	7001078c <_vfiprintf_r+0x3e8>
700107f8:	70011599 	.word	0x70011599
700107fc:	9b01      	ldr	r3, [sp, #4]
700107fe:	46a8      	mov	r8, r5
70010800:	2500      	movs	r5, #0
70010802:	42ab      	cmp	r3, r5
70010804:	f858 9b04 	ldr.w	r9, [r8], #4
70010808:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
7001080c:	f2c0 80d0 	blt.w	700109b0 <_vfiprintf_r+0x60c>
70010810:	461a      	mov	r2, r3
70010812:	4629      	mov	r1, r5
70010814:	4648      	mov	r0, r9
70010816:	f7ef fd73 	bl	70000300 <memchr>
7001081a:	4604      	mov	r4, r0
7001081c:	b118      	cbz	r0, 70010826 <_vfiprintf_r+0x482>
7001081e:	eba0 0309 	sub.w	r3, r0, r9
70010822:	9301      	str	r3, [sp, #4]
70010824:	462c      	mov	r4, r5
70010826:	9b01      	ldr	r3, [sp, #4]
70010828:	42a3      	cmp	r3, r4
7001082a:	bfb8      	it	lt
7001082c:	4623      	movlt	r3, r4
7001082e:	9304      	str	r3, [sp, #16]
70010830:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
70010834:	b113      	cbz	r3, 7001083c <_vfiprintf_r+0x498>
70010836:	9b04      	ldr	r3, [sp, #16]
70010838:	3301      	adds	r3, #1
7001083a:	9304      	str	r3, [sp, #16]
7001083c:	f01a 0302 	ands.w	r3, sl, #2
70010840:	9309      	str	r3, [sp, #36]	@ 0x24
70010842:	bf1e      	ittt	ne
70010844:	9b04      	ldrne	r3, [sp, #16]
70010846:	3302      	addne	r3, #2
70010848:	9304      	strne	r3, [sp, #16]
7001084a:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
7001084e:	930a      	str	r3, [sp, #40]	@ 0x28
70010850:	d11f      	bne.n	70010892 <_vfiprintf_r+0x4ee>
70010852:	9b02      	ldr	r3, [sp, #8]
70010854:	9a04      	ldr	r2, [sp, #16]
70010856:	1a9d      	subs	r5, r3, r2
70010858:	2d00      	cmp	r5, #0
7001085a:	dd1a      	ble.n	70010892 <_vfiprintf_r+0x4ee>
7001085c:	4ba8      	ldr	r3, [pc, #672]	@ (70010b00 <_vfiprintf_r+0x75c>)
7001085e:	6033      	str	r3, [r6, #0]
70010860:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
70010864:	2d10      	cmp	r5, #16
70010866:	f102 0201 	add.w	r2, r2, #1
7001086a:	f106 0008 	add.w	r0, r6, #8
7001086e:	f300 814d 	bgt.w	70010b0c <_vfiprintf_r+0x768>
70010872:	6075      	str	r5, [r6, #4]
70010874:	2a07      	cmp	r2, #7
70010876:	4465      	add	r5, ip
70010878:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
7001087c:	f340 8159 	ble.w	70010b32 <_vfiprintf_r+0x78e>
70010880:	9800      	ldr	r0, [sp, #0]
70010882:	aa0e      	add	r2, sp, #56	@ 0x38
70010884:	4639      	mov	r1, r7
70010886:	f7fd fef9 	bl	7000e67c <__sprint_r>
7001088a:	2800      	cmp	r0, #0
7001088c:	f040 81b3 	bne.w	70010bf6 <_vfiprintf_r+0x852>
70010890:	ae11      	add	r6, sp, #68	@ 0x44
70010892:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
70010896:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7001089a:	b161      	cbz	r1, 700108b6 <_vfiprintf_r+0x512>
7001089c:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
700108a0:	3301      	adds	r3, #1
700108a2:	6031      	str	r1, [r6, #0]
700108a4:	2101      	movs	r1, #1
700108a6:	440a      	add	r2, r1
700108a8:	2b07      	cmp	r3, #7
700108aa:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
700108ae:	6071      	str	r1, [r6, #4]
700108b0:	f300 8141 	bgt.w	70010b36 <_vfiprintf_r+0x792>
700108b4:	3608      	adds	r6, #8
700108b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
700108b8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
700108bc:	b159      	cbz	r1, 700108d6 <_vfiprintf_r+0x532>
700108be:	a90d      	add	r1, sp, #52	@ 0x34
700108c0:	3301      	adds	r3, #1
700108c2:	6031      	str	r1, [r6, #0]
700108c4:	2102      	movs	r1, #2
700108c6:	440a      	add	r2, r1
700108c8:	2b07      	cmp	r3, #7
700108ca:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
700108ce:	6071      	str	r1, [r6, #4]
700108d0:	f300 813a 	bgt.w	70010b48 <_vfiprintf_r+0x7a4>
700108d4:	3608      	adds	r6, #8
700108d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
700108d8:	2b80      	cmp	r3, #128	@ 0x80
700108da:	d11f      	bne.n	7001091c <_vfiprintf_r+0x578>
700108dc:	9b02      	ldr	r3, [sp, #8]
700108de:	9a04      	ldr	r2, [sp, #16]
700108e0:	1a9d      	subs	r5, r3, r2
700108e2:	2d00      	cmp	r5, #0
700108e4:	dd1a      	ble.n	7001091c <_vfiprintf_r+0x578>
700108e6:	4b87      	ldr	r3, [pc, #540]	@ (70010b04 <_vfiprintf_r+0x760>)
700108e8:	6033      	str	r3, [r6, #0]
700108ea:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
700108ee:	2d10      	cmp	r5, #16
700108f0:	f102 0201 	add.w	r2, r2, #1
700108f4:	f106 0008 	add.w	r0, r6, #8
700108f8:	f300 812f 	bgt.w	70010b5a <_vfiprintf_r+0x7b6>
700108fc:	6075      	str	r5, [r6, #4]
700108fe:	2a07      	cmp	r2, #7
70010900:	4465      	add	r5, ip
70010902:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
70010906:	f340 813b 	ble.w	70010b80 <_vfiprintf_r+0x7dc>
7001090a:	9800      	ldr	r0, [sp, #0]
7001090c:	aa0e      	add	r2, sp, #56	@ 0x38
7001090e:	4639      	mov	r1, r7
70010910:	f7fd feb4 	bl	7000e67c <__sprint_r>
70010914:	2800      	cmp	r0, #0
70010916:	f040 816e 	bne.w	70010bf6 <_vfiprintf_r+0x852>
7001091a:	ae11      	add	r6, sp, #68	@ 0x44
7001091c:	9b01      	ldr	r3, [sp, #4]
7001091e:	1ae4      	subs	r4, r4, r3
70010920:	2c00      	cmp	r4, #0
70010922:	dd1a      	ble.n	7001095a <_vfiprintf_r+0x5b6>
70010924:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
70010928:	4876      	ldr	r0, [pc, #472]	@ (70010b04 <_vfiprintf_r+0x760>)
7001092a:	6030      	str	r0, [r6, #0]
7001092c:	2c10      	cmp	r4, #16
7001092e:	f103 0301 	add.w	r3, r3, #1
70010932:	f106 0108 	add.w	r1, r6, #8
70010936:	f300 8125 	bgt.w	70010b84 <_vfiprintf_r+0x7e0>
7001093a:	6074      	str	r4, [r6, #4]
7001093c:	2b07      	cmp	r3, #7
7001093e:	4414      	add	r4, r2
70010940:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
70010944:	f340 812f 	ble.w	70010ba6 <_vfiprintf_r+0x802>
70010948:	9800      	ldr	r0, [sp, #0]
7001094a:	aa0e      	add	r2, sp, #56	@ 0x38
7001094c:	4639      	mov	r1, r7
7001094e:	f7fd fe95 	bl	7000e67c <__sprint_r>
70010952:	2800      	cmp	r0, #0
70010954:	f040 814f 	bne.w	70010bf6 <_vfiprintf_r+0x852>
70010958:	ae11      	add	r6, sp, #68	@ 0x44
7001095a:	9b01      	ldr	r3, [sp, #4]
7001095c:	9a01      	ldr	r2, [sp, #4]
7001095e:	6073      	str	r3, [r6, #4]
70010960:	9b10      	ldr	r3, [sp, #64]	@ 0x40
70010962:	f8c6 9000 	str.w	r9, [r6]
70010966:	4413      	add	r3, r2
70010968:	9310      	str	r3, [sp, #64]	@ 0x40
7001096a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7001096c:	3301      	adds	r3, #1
7001096e:	2b07      	cmp	r3, #7
70010970:	930f      	str	r3, [sp, #60]	@ 0x3c
70010972:	f300 811a 	bgt.w	70010baa <_vfiprintf_r+0x806>
70010976:	f106 0308 	add.w	r3, r6, #8
7001097a:	f01a 0f04 	tst.w	sl, #4
7001097e:	f040 811c 	bne.w	70010bba <_vfiprintf_r+0x816>
70010982:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
70010986:	9904      	ldr	r1, [sp, #16]
70010988:	428a      	cmp	r2, r1
7001098a:	bfac      	ite	ge
7001098c:	189b      	addge	r3, r3, r2
7001098e:	185b      	addlt	r3, r3, r1
70010990:	9303      	str	r3, [sp, #12]
70010992:	9b10      	ldr	r3, [sp, #64]	@ 0x40
70010994:	b13b      	cbz	r3, 700109a6 <_vfiprintf_r+0x602>
70010996:	9800      	ldr	r0, [sp, #0]
70010998:	aa0e      	add	r2, sp, #56	@ 0x38
7001099a:	4639      	mov	r1, r7
7001099c:	f7fd fe6e 	bl	7000e67c <__sprint_r>
700109a0:	2800      	cmp	r0, #0
700109a2:	f040 8128 	bne.w	70010bf6 <_vfiprintf_r+0x852>
700109a6:	2300      	movs	r3, #0
700109a8:	930f      	str	r3, [sp, #60]	@ 0x3c
700109aa:	4645      	mov	r5, r8
700109ac:	ae11      	add	r6, sp, #68	@ 0x44
700109ae:	e55e      	b.n	7001046e <_vfiprintf_r+0xca>
700109b0:	4648      	mov	r0, r9
700109b2:	f7ef fc9d 	bl	700002f0 <strlen>
700109b6:	9001      	str	r0, [sp, #4]
700109b8:	e734      	b.n	70010824 <_vfiprintf_r+0x480>
700109ba:	f04a 0a10 	orr.w	sl, sl, #16
700109be:	f01a 0320 	ands.w	r3, sl, #32
700109c2:	d008      	beq.n	700109d6 <_vfiprintf_r+0x632>
700109c4:	3507      	adds	r5, #7
700109c6:	f025 0507 	bic.w	r5, r5, #7
700109ca:	46a8      	mov	r8, r5
700109cc:	686d      	ldr	r5, [r5, #4]
700109ce:	f858 4b08 	ldr.w	r4, [r8], #8
700109d2:	2301      	movs	r3, #1
700109d4:	e6da      	b.n	7001078c <_vfiprintf_r+0x3e8>
700109d6:	46a8      	mov	r8, r5
700109d8:	f01a 0510 	ands.w	r5, sl, #16
700109dc:	f858 4b04 	ldr.w	r4, [r8], #4
700109e0:	d001      	beq.n	700109e6 <_vfiprintf_r+0x642>
700109e2:	461d      	mov	r5, r3
700109e4:	e7f5      	b.n	700109d2 <_vfiprintf_r+0x62e>
700109e6:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
700109ea:	d001      	beq.n	700109f0 <_vfiprintf_r+0x64c>
700109ec:	b2a4      	uxth	r4, r4
700109ee:	e7f0      	b.n	700109d2 <_vfiprintf_r+0x62e>
700109f0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
700109f4:	d0ed      	beq.n	700109d2 <_vfiprintf_r+0x62e>
700109f6:	b2e4      	uxtb	r4, r4
700109f8:	e7f3      	b.n	700109e2 <_vfiprintf_r+0x63e>
700109fa:	4a43      	ldr	r2, [pc, #268]	@ (70010b08 <_vfiprintf_r+0x764>)
700109fc:	e5cc      	b.n	70010598 <_vfiprintf_r+0x1f4>
700109fe:	46a8      	mov	r8, r5
70010a00:	f01a 0510 	ands.w	r5, sl, #16
70010a04:	f858 4b04 	ldr.w	r4, [r8], #4
70010a08:	d001      	beq.n	70010a0e <_vfiprintf_r+0x66a>
70010a0a:	4615      	mov	r5, r2
70010a0c:	e5d0      	b.n	700105b0 <_vfiprintf_r+0x20c>
70010a0e:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
70010a12:	d001      	beq.n	70010a18 <_vfiprintf_r+0x674>
70010a14:	b2a4      	uxth	r4, r4
70010a16:	e5cb      	b.n	700105b0 <_vfiprintf_r+0x20c>
70010a18:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
70010a1c:	f43f adc8 	beq.w	700105b0 <_vfiprintf_r+0x20c>
70010a20:	b2e4      	uxtb	r4, r4
70010a22:	e7f2      	b.n	70010a0a <_vfiprintf_r+0x666>
70010a24:	2c0a      	cmp	r4, #10
70010a26:	f175 0300 	sbcs.w	r3, r5, #0
70010a2a:	d206      	bcs.n	70010a3a <_vfiprintf_r+0x696>
70010a2c:	3430      	adds	r4, #48	@ 0x30
70010a2e:	b2e4      	uxtb	r4, r4
70010a30:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
70010a34:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
70010a38:	e130      	b.n	70010c9c <_vfiprintf_r+0x8f8>
70010a3a:	ab3a      	add	r3, sp, #232	@ 0xe8
70010a3c:	9309      	str	r3, [sp, #36]	@ 0x24
70010a3e:	9b04      	ldr	r3, [sp, #16]
70010a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70010a44:	f04f 0a00 	mov.w	sl, #0
70010a48:	930a      	str	r3, [sp, #40]	@ 0x28
70010a4a:	220a      	movs	r2, #10
70010a4c:	2300      	movs	r3, #0
70010a4e:	4620      	mov	r0, r4
70010a50:	4629      	mov	r1, r5
70010a52:	f7ef feb1 	bl	700007b8 <__aeabi_uldivmod>
70010a56:	910b      	str	r1, [sp, #44]	@ 0x2c
70010a58:	9909      	ldr	r1, [sp, #36]	@ 0x24
70010a5a:	3230      	adds	r2, #48	@ 0x30
70010a5c:	f801 2c01 	strb.w	r2, [r1, #-1]
70010a60:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
70010a62:	4603      	mov	r3, r0
70010a64:	f101 39ff 	add.w	r9, r1, #4294967295
70010a68:	f10a 0a01 	add.w	sl, sl, #1
70010a6c:	b312      	cbz	r2, 70010ab4 <_vfiprintf_r+0x710>
70010a6e:	9a06      	ldr	r2, [sp, #24]
70010a70:	7812      	ldrb	r2, [r2, #0]
70010a72:	4552      	cmp	r2, sl
70010a74:	d11e      	bne.n	70010ab4 <_vfiprintf_r+0x710>
70010a76:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
70010a7a:	d01b      	beq.n	70010ab4 <_vfiprintf_r+0x710>
70010a7c:	2c0a      	cmp	r4, #10
70010a7e:	f175 0500 	sbcs.w	r5, r5, #0
70010a82:	f0c0 810b 	bcc.w	70010c9c <_vfiprintf_r+0x8f8>
70010a86:	9b07      	ldr	r3, [sp, #28]
70010a88:	9009      	str	r0, [sp, #36]	@ 0x24
70010a8a:	eba9 0903 	sub.w	r9, r9, r3
70010a8e:	461a      	mov	r2, r3
70010a90:	9908      	ldr	r1, [sp, #32]
70010a92:	4648      	mov	r0, r9
70010a94:	f7fe f812 	bl	7000eabc <strncpy>
70010a98:	9b06      	ldr	r3, [sp, #24]
70010a9a:	785a      	ldrb	r2, [r3, #1]
70010a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70010a9e:	b112      	cbz	r2, 70010aa6 <_vfiprintf_r+0x702>
70010aa0:	9a06      	ldr	r2, [sp, #24]
70010aa2:	3201      	adds	r2, #1
70010aa4:	9206      	str	r2, [sp, #24]
70010aa6:	f04f 0a00 	mov.w	sl, #0
70010aaa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
70010aac:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
70010ab0:	461c      	mov	r4, r3
70010ab2:	e7ca      	b.n	70010a4a <_vfiprintf_r+0x6a6>
70010ab4:	2c0a      	cmp	r4, #10
70010ab6:	f175 0500 	sbcs.w	r5, r5, #0
70010aba:	d2f6      	bcs.n	70010aaa <_vfiprintf_r+0x706>
70010abc:	e0ee      	b.n	70010c9c <_vfiprintf_r+0x8f8>
70010abe:	f004 030f 	and.w	r3, r4, #15
70010ac2:	9a05      	ldr	r2, [sp, #20]
70010ac4:	0924      	lsrs	r4, r4, #4
70010ac6:	5cd3      	ldrb	r3, [r2, r3]
70010ac8:	f809 3d01 	strb.w	r3, [r9, #-1]!
70010acc:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
70010ad0:	092d      	lsrs	r5, r5, #4
70010ad2:	ea54 0305 	orrs.w	r3, r4, r5
70010ad6:	d1f2      	bne.n	70010abe <_vfiprintf_r+0x71a>
70010ad8:	e0e0      	b.n	70010c9c <_vfiprintf_r+0x8f8>
70010ada:	b923      	cbnz	r3, 70010ae6 <_vfiprintf_r+0x742>
70010adc:	f01a 0f01 	tst.w	sl, #1
70010ae0:	d001      	beq.n	70010ae6 <_vfiprintf_r+0x742>
70010ae2:	2430      	movs	r4, #48	@ 0x30
70010ae4:	e7a4      	b.n	70010a30 <_vfiprintf_r+0x68c>
70010ae6:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
70010aea:	e0d7      	b.n	70010c9c <_vfiprintf_r+0x8f8>
70010aec:	2b00      	cmp	r3, #0
70010aee:	f000 80a3 	beq.w	70010c38 <_vfiprintf_r+0x894>
70010af2:	2400      	movs	r4, #0
70010af4:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
70010af8:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
70010afc:	46a8      	mov	r8, r5
70010afe:	e5e3      	b.n	700106c8 <_vfiprintf_r+0x324>
70010b00:	70011901 	.word	0x70011901
70010b04:	700118f1 	.word	0x700118f1
70010b08:	700115aa 	.word	0x700115aa
70010b0c:	2110      	movs	r1, #16
70010b0e:	6071      	str	r1, [r6, #4]
70010b10:	2a07      	cmp	r2, #7
70010b12:	4461      	add	r1, ip
70010b14:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
70010b18:	dd08      	ble.n	70010b2c <_vfiprintf_r+0x788>
70010b1a:	9800      	ldr	r0, [sp, #0]
70010b1c:	aa0e      	add	r2, sp, #56	@ 0x38
70010b1e:	4639      	mov	r1, r7
70010b20:	f7fd fdac 	bl	7000e67c <__sprint_r>
70010b24:	2800      	cmp	r0, #0
70010b26:	d166      	bne.n	70010bf6 <_vfiprintf_r+0x852>
70010b28:	4b60      	ldr	r3, [pc, #384]	@ (70010cac <_vfiprintf_r+0x908>)
70010b2a:	a811      	add	r0, sp, #68	@ 0x44
70010b2c:	3d10      	subs	r5, #16
70010b2e:	4606      	mov	r6, r0
70010b30:	e695      	b.n	7001085e <_vfiprintf_r+0x4ba>
70010b32:	4606      	mov	r6, r0
70010b34:	e6ad      	b.n	70010892 <_vfiprintf_r+0x4ee>
70010b36:	9800      	ldr	r0, [sp, #0]
70010b38:	aa0e      	add	r2, sp, #56	@ 0x38
70010b3a:	4639      	mov	r1, r7
70010b3c:	f7fd fd9e 	bl	7000e67c <__sprint_r>
70010b40:	2800      	cmp	r0, #0
70010b42:	d158      	bne.n	70010bf6 <_vfiprintf_r+0x852>
70010b44:	ae11      	add	r6, sp, #68	@ 0x44
70010b46:	e6b6      	b.n	700108b6 <_vfiprintf_r+0x512>
70010b48:	9800      	ldr	r0, [sp, #0]
70010b4a:	aa0e      	add	r2, sp, #56	@ 0x38
70010b4c:	4639      	mov	r1, r7
70010b4e:	f7fd fd95 	bl	7000e67c <__sprint_r>
70010b52:	2800      	cmp	r0, #0
70010b54:	d14f      	bne.n	70010bf6 <_vfiprintf_r+0x852>
70010b56:	ae11      	add	r6, sp, #68	@ 0x44
70010b58:	e6bd      	b.n	700108d6 <_vfiprintf_r+0x532>
70010b5a:	2110      	movs	r1, #16
70010b5c:	6071      	str	r1, [r6, #4]
70010b5e:	2a07      	cmp	r2, #7
70010b60:	4461      	add	r1, ip
70010b62:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
70010b66:	dd08      	ble.n	70010b7a <_vfiprintf_r+0x7d6>
70010b68:	9800      	ldr	r0, [sp, #0]
70010b6a:	aa0e      	add	r2, sp, #56	@ 0x38
70010b6c:	4639      	mov	r1, r7
70010b6e:	f7fd fd85 	bl	7000e67c <__sprint_r>
70010b72:	2800      	cmp	r0, #0
70010b74:	d13f      	bne.n	70010bf6 <_vfiprintf_r+0x852>
70010b76:	4b4e      	ldr	r3, [pc, #312]	@ (70010cb0 <_vfiprintf_r+0x90c>)
70010b78:	a811      	add	r0, sp, #68	@ 0x44
70010b7a:	3d10      	subs	r5, #16
70010b7c:	4606      	mov	r6, r0
70010b7e:	e6b3      	b.n	700108e8 <_vfiprintf_r+0x544>
70010b80:	4606      	mov	r6, r0
70010b82:	e6cb      	b.n	7001091c <_vfiprintf_r+0x578>
70010b84:	2010      	movs	r0, #16
70010b86:	4402      	add	r2, r0
70010b88:	2b07      	cmp	r3, #7
70010b8a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
70010b8e:	6070      	str	r0, [r6, #4]
70010b90:	dd06      	ble.n	70010ba0 <_vfiprintf_r+0x7fc>
70010b92:	9800      	ldr	r0, [sp, #0]
70010b94:	aa0e      	add	r2, sp, #56	@ 0x38
70010b96:	4639      	mov	r1, r7
70010b98:	f7fd fd70 	bl	7000e67c <__sprint_r>
70010b9c:	bb58      	cbnz	r0, 70010bf6 <_vfiprintf_r+0x852>
70010b9e:	a911      	add	r1, sp, #68	@ 0x44
70010ba0:	3c10      	subs	r4, #16
70010ba2:	460e      	mov	r6, r1
70010ba4:	e6be      	b.n	70010924 <_vfiprintf_r+0x580>
70010ba6:	460e      	mov	r6, r1
70010ba8:	e6d7      	b.n	7001095a <_vfiprintf_r+0x5b6>
70010baa:	9800      	ldr	r0, [sp, #0]
70010bac:	aa0e      	add	r2, sp, #56	@ 0x38
70010bae:	4639      	mov	r1, r7
70010bb0:	f7fd fd64 	bl	7000e67c <__sprint_r>
70010bb4:	b9f8      	cbnz	r0, 70010bf6 <_vfiprintf_r+0x852>
70010bb6:	ab11      	add	r3, sp, #68	@ 0x44
70010bb8:	e6df      	b.n	7001097a <_vfiprintf_r+0x5d6>
70010bba:	9a02      	ldr	r2, [sp, #8]
70010bbc:	9904      	ldr	r1, [sp, #16]
70010bbe:	1a54      	subs	r4, r2, r1
70010bc0:	2c00      	cmp	r4, #0
70010bc2:	f77f aede 	ble.w	70010982 <_vfiprintf_r+0x5de>
70010bc6:	4d39      	ldr	r5, [pc, #228]	@ (70010cac <_vfiprintf_r+0x908>)
70010bc8:	2610      	movs	r6, #16
70010bca:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
70010bce:	2c10      	cmp	r4, #16
70010bd0:	f102 0201 	add.w	r2, r2, #1
70010bd4:	601d      	str	r5, [r3, #0]
70010bd6:	dc1d      	bgt.n	70010c14 <_vfiprintf_r+0x870>
70010bd8:	605c      	str	r4, [r3, #4]
70010bda:	2a07      	cmp	r2, #7
70010bdc:	440c      	add	r4, r1
70010bde:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
70010be2:	f77f aece 	ble.w	70010982 <_vfiprintf_r+0x5de>
70010be6:	9800      	ldr	r0, [sp, #0]
70010be8:	aa0e      	add	r2, sp, #56	@ 0x38
70010bea:	4639      	mov	r1, r7
70010bec:	f7fd fd46 	bl	7000e67c <__sprint_r>
70010bf0:	2800      	cmp	r0, #0
70010bf2:	f43f aec6 	beq.w	70010982 <_vfiprintf_r+0x5de>
70010bf6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
70010bf8:	07d9      	lsls	r1, r3, #31
70010bfa:	d405      	bmi.n	70010c08 <_vfiprintf_r+0x864>
70010bfc:	89bb      	ldrh	r3, [r7, #12]
70010bfe:	059a      	lsls	r2, r3, #22
70010c00:	d402      	bmi.n	70010c08 <_vfiprintf_r+0x864>
70010c02:	6db8      	ldr	r0, [r7, #88]	@ 0x58
70010c04:	f7fb ffab 	bl	7000cb5e <__retarget_lock_release_recursive>
70010c08:	89bb      	ldrh	r3, [r7, #12]
70010c0a:	065b      	lsls	r3, r3, #25
70010c0c:	f57f abf3 	bpl.w	700103f6 <_vfiprintf_r+0x52>
70010c10:	f7ff bbee 	b.w	700103f0 <_vfiprintf_r+0x4c>
70010c14:	3110      	adds	r1, #16
70010c16:	2a07      	cmp	r2, #7
70010c18:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
70010c1c:	605e      	str	r6, [r3, #4]
70010c1e:	dc02      	bgt.n	70010c26 <_vfiprintf_r+0x882>
70010c20:	3308      	adds	r3, #8
70010c22:	3c10      	subs	r4, #16
70010c24:	e7d1      	b.n	70010bca <_vfiprintf_r+0x826>
70010c26:	9800      	ldr	r0, [sp, #0]
70010c28:	aa0e      	add	r2, sp, #56	@ 0x38
70010c2a:	4639      	mov	r1, r7
70010c2c:	f7fd fd26 	bl	7000e67c <__sprint_r>
70010c30:	2800      	cmp	r0, #0
70010c32:	d1e0      	bne.n	70010bf6 <_vfiprintf_r+0x852>
70010c34:	ab11      	add	r3, sp, #68	@ 0x44
70010c36:	e7f4      	b.n	70010c22 <_vfiprintf_r+0x87e>
70010c38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
70010c3a:	b913      	cbnz	r3, 70010c42 <_vfiprintf_r+0x89e>
70010c3c:	2300      	movs	r3, #0
70010c3e:	930f      	str	r3, [sp, #60]	@ 0x3c
70010c40:	e7d9      	b.n	70010bf6 <_vfiprintf_r+0x852>
70010c42:	9800      	ldr	r0, [sp, #0]
70010c44:	aa0e      	add	r2, sp, #56	@ 0x38
70010c46:	4639      	mov	r1, r7
70010c48:	f7fd fd18 	bl	7000e67c <__sprint_r>
70010c4c:	2800      	cmp	r0, #0
70010c4e:	d0f5      	beq.n	70010c3c <_vfiprintf_r+0x898>
70010c50:	e7d1      	b.n	70010bf6 <_vfiprintf_r+0x852>
70010c52:	ea54 0205 	orrs.w	r2, r4, r5
70010c56:	f8cd a010 	str.w	sl, [sp, #16]
70010c5a:	f43f ada9 	beq.w	700107b0 <_vfiprintf_r+0x40c>
70010c5e:	2b01      	cmp	r3, #1
70010c60:	f43f aee0 	beq.w	70010a24 <_vfiprintf_r+0x680>
70010c64:	2b02      	cmp	r3, #2
70010c66:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
70010c6a:	f43f af28 	beq.w	70010abe <_vfiprintf_r+0x71a>
70010c6e:	f004 0307 	and.w	r3, r4, #7
70010c72:	08e4      	lsrs	r4, r4, #3
70010c74:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
70010c78:	08ed      	lsrs	r5, r5, #3
70010c7a:	3330      	adds	r3, #48	@ 0x30
70010c7c:	ea54 0105 	orrs.w	r1, r4, r5
70010c80:	464a      	mov	r2, r9
70010c82:	f809 3d01 	strb.w	r3, [r9, #-1]!
70010c86:	d1f2      	bne.n	70010c6e <_vfiprintf_r+0x8ca>
70010c88:	9904      	ldr	r1, [sp, #16]
70010c8a:	07c8      	lsls	r0, r1, #31
70010c8c:	d506      	bpl.n	70010c9c <_vfiprintf_r+0x8f8>
70010c8e:	2b30      	cmp	r3, #48	@ 0x30
70010c90:	d004      	beq.n	70010c9c <_vfiprintf_r+0x8f8>
70010c92:	2330      	movs	r3, #48	@ 0x30
70010c94:	f809 3c01 	strb.w	r3, [r9, #-1]
70010c98:	f1a2 0902 	sub.w	r9, r2, #2
70010c9c:	ab3a      	add	r3, sp, #232	@ 0xe8
70010c9e:	eba3 0309 	sub.w	r3, r3, r9
70010ca2:	9c01      	ldr	r4, [sp, #4]
70010ca4:	f8dd a010 	ldr.w	sl, [sp, #16]
70010ca8:	9301      	str	r3, [sp, #4]
70010caa:	e5bc      	b.n	70010826 <_vfiprintf_r+0x482>
70010cac:	70011901 	.word	0x70011901
70010cb0:	700118f1 	.word	0x700118f1

70010cb4 <__sbprintf>:
70010cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
70010cb6:	461f      	mov	r7, r3
70010cb8:	898b      	ldrh	r3, [r1, #12]
70010cba:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
70010cbe:	f023 0302 	bic.w	r3, r3, #2
70010cc2:	f8ad 300c 	strh.w	r3, [sp, #12]
70010cc6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
70010cc8:	9319      	str	r3, [sp, #100]	@ 0x64
70010cca:	89cb      	ldrh	r3, [r1, #14]
70010ccc:	f8ad 300e 	strh.w	r3, [sp, #14]
70010cd0:	69cb      	ldr	r3, [r1, #28]
70010cd2:	9307      	str	r3, [sp, #28]
70010cd4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
70010cd6:	9309      	str	r3, [sp, #36]	@ 0x24
70010cd8:	ab1a      	add	r3, sp, #104	@ 0x68
70010cda:	9300      	str	r3, [sp, #0]
70010cdc:	9304      	str	r3, [sp, #16]
70010cde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70010ce2:	4615      	mov	r5, r2
70010ce4:	4606      	mov	r6, r0
70010ce6:	9302      	str	r3, [sp, #8]
70010ce8:	9305      	str	r3, [sp, #20]
70010cea:	a816      	add	r0, sp, #88	@ 0x58
70010cec:	2300      	movs	r3, #0
70010cee:	460c      	mov	r4, r1
70010cf0:	9306      	str	r3, [sp, #24]
70010cf2:	f7fb ff31 	bl	7000cb58 <__retarget_lock_init_recursive>
70010cf6:	462a      	mov	r2, r5
70010cf8:	463b      	mov	r3, r7
70010cfa:	4669      	mov	r1, sp
70010cfc:	4630      	mov	r0, r6
70010cfe:	f7ff fb51 	bl	700103a4 <_vfiprintf_r>
70010d02:	1e05      	subs	r5, r0, #0
70010d04:	db07      	blt.n	70010d16 <__sbprintf+0x62>
70010d06:	4669      	mov	r1, sp
70010d08:	4630      	mov	r0, r6
70010d0a:	f7fb fd09 	bl	7000c720 <_fflush_r>
70010d0e:	2800      	cmp	r0, #0
70010d10:	bf18      	it	ne
70010d12:	f04f 35ff 	movne.w	r5, #4294967295
70010d16:	f8bd 300c 	ldrh.w	r3, [sp, #12]
70010d1a:	9816      	ldr	r0, [sp, #88]	@ 0x58
70010d1c:	065b      	lsls	r3, r3, #25
70010d1e:	bf42      	ittt	mi
70010d20:	89a3      	ldrhmi	r3, [r4, #12]
70010d22:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
70010d26:	81a3      	strhmi	r3, [r4, #12]
70010d28:	f7fb ff17 	bl	7000cb5a <__retarget_lock_close_recursive>
70010d2c:	4628      	mov	r0, r5
70010d2e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
70010d32:	bdf0      	pop	{r4, r5, r6, r7, pc}

70010d34 <abort>:
70010d34:	b508      	push	{r3, lr}
70010d36:	2006      	movs	r0, #6
70010d38:	f000 f82c 	bl	70010d94 <raise>
70010d3c:	2001      	movs	r0, #1
70010d3e:	f7f1 f995 	bl	7000206c <_exit>

70010d42 <_raise_r>:
70010d42:	291f      	cmp	r1, #31
70010d44:	b538      	push	{r3, r4, r5, lr}
70010d46:	4605      	mov	r5, r0
70010d48:	460c      	mov	r4, r1
70010d4a:	d904      	bls.n	70010d56 <_raise_r+0x14>
70010d4c:	2316      	movs	r3, #22
70010d4e:	6003      	str	r3, [r0, #0]
70010d50:	f04f 30ff 	mov.w	r0, #4294967295
70010d54:	bd38      	pop	{r3, r4, r5, pc}
70010d56:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
70010d5a:	b112      	cbz	r2, 70010d62 <_raise_r+0x20>
70010d5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
70010d60:	b94b      	cbnz	r3, 70010d76 <_raise_r+0x34>
70010d62:	4628      	mov	r0, r5
70010d64:	f000 f830 	bl	70010dc8 <_getpid_r>
70010d68:	4622      	mov	r2, r4
70010d6a:	4601      	mov	r1, r0
70010d6c:	4628      	mov	r0, r5
70010d6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
70010d72:	f000 b817 	b.w	70010da4 <_kill_r>
70010d76:	2b01      	cmp	r3, #1
70010d78:	d00a      	beq.n	70010d90 <_raise_r+0x4e>
70010d7a:	1c59      	adds	r1, r3, #1
70010d7c:	d103      	bne.n	70010d86 <_raise_r+0x44>
70010d7e:	2316      	movs	r3, #22
70010d80:	6003      	str	r3, [r0, #0]
70010d82:	2001      	movs	r0, #1
70010d84:	e7e6      	b.n	70010d54 <_raise_r+0x12>
70010d86:	2100      	movs	r1, #0
70010d88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
70010d8c:	4620      	mov	r0, r4
70010d8e:	4798      	blx	r3
70010d90:	2000      	movs	r0, #0
70010d92:	e7df      	b.n	70010d54 <_raise_r+0x12>

70010d94 <raise>:
70010d94:	4b02      	ldr	r3, [pc, #8]	@ (70010da0 <raise+0xc>)
70010d96:	4601      	mov	r1, r0
70010d98:	6818      	ldr	r0, [r3, #0]
70010d9a:	f7ff bfd2 	b.w	70010d42 <_raise_r>
70010d9e:	bf00      	nop
70010da0:	240000ac 	.word	0x240000ac

70010da4 <_kill_r>:
70010da4:	b538      	push	{r3, r4, r5, lr}
70010da6:	4d07      	ldr	r5, [pc, #28]	@ (70010dc4 <_kill_r+0x20>)
70010da8:	2300      	movs	r3, #0
70010daa:	4604      	mov	r4, r0
70010dac:	4608      	mov	r0, r1
70010dae:	4611      	mov	r1, r2
70010db0:	602b      	str	r3, [r5, #0]
70010db2:	f7f1 f94b 	bl	7000204c <_kill>
70010db6:	1c43      	adds	r3, r0, #1
70010db8:	d102      	bne.n	70010dc0 <_kill_r+0x1c>
70010dba:	682b      	ldr	r3, [r5, #0]
70010dbc:	b103      	cbz	r3, 70010dc0 <_kill_r+0x1c>
70010dbe:	6023      	str	r3, [r4, #0]
70010dc0:	bd38      	pop	{r3, r4, r5, pc}
70010dc2:	bf00      	nop
70010dc4:	24000ee4 	.word	0x24000ee4

70010dc8 <_getpid_r>:
70010dc8:	f7f1 b938 	b.w	7000203c <_getpid>

70010dcc <_init>:
70010dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70010dce:	bf00      	nop
70010dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
70010dd2:	bc08      	pop	{r3}
70010dd4:	469e      	mov	lr, r3
70010dd6:	4770      	bx	lr

70010dd8 <_fini>:
70010dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70010dda:	bf00      	nop
70010ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
70010dde:	bc08      	pop	{r3}
70010de0:	469e      	mov	lr, r3
70010de2:	4770      	bx	lr
