# Output products list for <ddr>
ddr.gise
ddr.vho
ddr.xco
ddr.xise
ddr\docs\768c.pdf
ddr\docs\adr_cntrl_timing_0.xls
ddr\docs\read_data_timing_0.xls
ddr\docs\ug086.pdf
ddr\docs\write_data_timing_0.xls
ddr\docs\xapp454_sp3.url
ddr\example_design\datasheet.txt
ddr\example_design\log.txt
ddr\example_design\mig.prj
ddr\example_design\par\create_ise.bat
ddr\example_design\par\ddr.ucf
ddr\example_design\par\icon_coregen.xco
ddr\example_design\par\ila_coregen.xco
ddr\example_design\par\ise_flow.bat
ddr\example_design\par\ise_run.txt
ddr\example_design\par\makeproj.bat
ddr\example_design\par\mem_interface_top.ut
ddr\example_design\par\readme.txt
ddr\example_design\par\rem_files.bat
ddr\example_design\par\set_ise_prop.tcl
ddr\example_design\par\vio_coregen.xco
ddr\example_design\rtl\ddr.vhd
ddr\example_design\rtl\ddr_addr_gen_0.vhd
ddr\example_design\rtl\ddr_cal_ctl.vhd
ddr\example_design\rtl\ddr_cal_top.vhd
ddr\example_design\rtl\ddr_clk_dcm.vhd
ddr\example_design\rtl\ddr_cmd_fsm_0.vhd
ddr\example_design\rtl\ddr_cmp_data_0.vhd
ddr\example_design\rtl\ddr_controller_0.vhd
ddr\example_design\rtl\ddr_controller_iobs_0.vhd
ddr\example_design\rtl\ddr_data_gen_0.vhd
ddr\example_design\rtl\ddr_data_path_0.vhd
ddr\example_design\rtl\ddr_data_path_iobs_0.vhd
ddr\example_design\rtl\ddr_data_read_0.vhd
ddr\example_design\rtl\ddr_data_read_controller_0.vhd
ddr\example_design\rtl\ddr_data_write_0.vhd
ddr\example_design\rtl\ddr_dqs_delay_0.vhd
ddr\example_design\rtl\ddr_fifo_0_wr_en_0.vhd
ddr\example_design\rtl\ddr_fifo_1_wr_en_0.vhd
ddr\example_design\rtl\ddr_infrastructure.vhd
ddr\example_design\rtl\ddr_infrastructure_iobs_0.vhd
ddr\example_design\rtl\ddr_infrastructure_top.vhd
ddr\example_design\rtl\ddr_iobs_0.vhd
ddr\example_design\rtl\ddr_main_0.vhd
ddr\example_design\rtl\ddr_parameters_0.vhd
ddr\example_design\rtl\ddr_ram8d_0.vhd
ddr\example_design\rtl\ddr_rd_gray_cntr.vhd
ddr\example_design\rtl\ddr_s3_dm_iob.vhd
ddr\example_design\rtl\ddr_s3_dq_iob.vhd
ddr\example_design\rtl\ddr_s3_dqs_iob.vhd
ddr\example_design\rtl\ddr_tap_dly.vhd
ddr\example_design\rtl\ddr_test_bench_0.vhd
ddr\example_design\rtl\ddr_top_0.vhd
ddr\example_design\rtl\ddr_wr_gray_cntr.vhd
ddr\example_design\sim\ddr2_model.v
ddr\example_design\sim\ddr2_model_parameters.vh
ddr\example_design\sim\sim.do
ddr\example_design\sim\sim_tb_top.vhd
ddr\example_design\sim\wiredly.vhd
ddr\example_design\synth\ddr.lso
ddr\example_design\synth\ddr.prj
ddr\example_design\synth\mem_interface_top_synp.sdc
ddr\example_design\synth\script_synp.tcl
ddr\user_design\datasheet.txt
ddr\user_design\log.txt
ddr\user_design\mig.prj
ddr\user_design\par\create_ise.bat
ddr\user_design\par\ddr.ucf
ddr\user_design\par\icon_coregen.xco
ddr\user_design\par\ila_coregen.xco
ddr\user_design\par\ise_flow.bat
ddr\user_design\par\ise_run.txt
ddr\user_design\par\makeproj.bat
ddr\user_design\par\mem_interface_top.ut
ddr\user_design\par\readme.txt
ddr\user_design\par\rem_files.bat
ddr\user_design\par\set_ise_prop.tcl
ddr\user_design\par\vio_coregen.xco
ddr\user_design\rtl\ddr.vhd
ddr\user_design\rtl\ddr_cal_ctl.vhd
ddr\user_design\rtl\ddr_cal_top.vhd
ddr\user_design\rtl\ddr_clk_dcm.vhd
ddr\user_design\rtl\ddr_controller_0.vhd
ddr\user_design\rtl\ddr_controller_iobs_0.vhd
ddr\user_design\rtl\ddr_data_path_0.vhd
ddr\user_design\rtl\ddr_data_path_iobs_0.vhd
ddr\user_design\rtl\ddr_data_read_0.vhd
ddr\user_design\rtl\ddr_data_read_controller_0.vhd
ddr\user_design\rtl\ddr_data_write_0.vhd
ddr\user_design\rtl\ddr_dqs_delay_0.vhd
ddr\user_design\rtl\ddr_fifo_0_wr_en_0.vhd
ddr\user_design\rtl\ddr_fifo_1_wr_en_0.vhd
ddr\user_design\rtl\ddr_infrastructure.vhd
ddr\user_design\rtl\ddr_infrastructure_iobs_0.vhd
ddr\user_design\rtl\ddr_infrastructure_top.vhd
ddr\user_design\rtl\ddr_iobs_0.vhd
ddr\user_design\rtl\ddr_parameters_0.vhd
ddr\user_design\rtl\ddr_ram8d_0.vhd
ddr\user_design\rtl\ddr_rd_gray_cntr.vhd
ddr\user_design\rtl\ddr_s3_dm_iob.vhd
ddr\user_design\rtl\ddr_s3_dq_iob.vhd
ddr\user_design\rtl\ddr_s3_dqs_iob.vhd
ddr\user_design\rtl\ddr_tap_dly.vhd
ddr\user_design\rtl\ddr_top_0.vhd
ddr\user_design\rtl\ddr_wr_gray_cntr.vhd
ddr\user_design\sim\ddr2_model.v
ddr\user_design\sim\ddr2_model_parameters.vh
ddr\user_design\sim\ddr_addr_gen_0.vhd
ddr\user_design\sim\ddr_cmd_fsm_0.vhd
ddr\user_design\sim\ddr_cmp_data_0.vhd
ddr\user_design\sim\ddr_data_gen_0.vhd
ddr\user_design\sim\ddr_test_bench_0.vhd
ddr\user_design\sim\sim.do
ddr\user_design\sim\sim_tb_top.vhd
ddr\user_design\sim\wiredly.vhd
ddr\user_design\synth\ddr.lso
ddr\user_design\synth\ddr.prj
ddr\user_design\synth\mem_interface_top_synp.sdc
ddr\user_design\synth\script_synp.tcl
ddr_flist.txt
ddr_xmdf.tcl
