--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithAdder.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 7.1 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53619113 paths analyzed, 2036 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.088ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_95 (SLICE_X37Y58.CIN), 1224369 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_62 (FF)
  Destination:          mult_comp_inst/pp0A_95 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.839ns (Levels of Logic = 18)
  Clock Path Skew:      -0.214ns (1.159 - 1.373)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_62 to mult_comp_inst/pp0A_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.CQ      Tcko                  0.283   in0_reg<63>
                                                       in0_reg_62
    SLICE_X42Y64.D4      net (fanout=1)        0.615   in0_reg<62>
    SLICE_X42Y64.D       Tilo                  0.053   lut5046_30
                                                       lut5046_30
    SLICE_X30Y56.C4      net (fanout=128)      1.267   lut5046_30
    SLICE_X30Y56.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp87<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult87/LUT6_2
    SLICE_X35Y54.B1      net (fanout=3)        1.088   mult_comp_inst/mult_lut6_akak_inst/pp87<2>
    SLICE_X35Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_210<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_210/LUT6_1
    SLICE_X32Y52.A5      net (fanout=3)        0.690   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_210<1>
    SLICE_X32Y52.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_36/LUT6_0
    SLICE_X32Y50.A3      net (fanout=3)        0.459   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<0>
    SLICE_X32Y50.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd40
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_22/LUT6_0
    SLICE_X35Y49.D6      net (fanout=3)        0.811   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_22<0>
    SLICE_X35Y49.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
    SLICE_X37Y47.CX      net (fanout=1)        0.497   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
    SLICE_X37Y47.COUT    Tcxcy                 0.119   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X37Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X37Y48.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X37Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X37Y49.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X37Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X37Y50.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X37Y58.CLK     Tcinck                0.092   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_95
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.412ns logic, 5.427ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_44 (FF)
  Destination:          mult_comp_inst/pp0A_95 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.834ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (1.159 - 1.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_44 to mult_comp_inst/pp0A_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.283   in0_reg<47>
                                                       in0_reg_44
    SLICE_X41Y49.D6      net (fanout=1)        0.510   in0_reg<44>
    SLICE_X41Y49.D       Tilo                  0.053   lut5010_12
                                                       lut5010_12
    SLICE_X25Y69.B5      net (fanout=192)      2.069   lut5010_12
    SLICE_X25Y69.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp187<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult187/LUT6_1
    SLICE_X23Y66.A3      net (fanout=3)        0.540   mult_comp_inst/mult_lut6_akak_inst/pp187<1>
    SLICE_X23Y66.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_123<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_123/LUT6_0
    SLICE_X27Y62.B5      net (fanout=3)        0.512   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_123<0>
    SLICE_X27Y62.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_98/LUT6_1
    SLICE_X35Y60.C5      net (fanout=3)        0.633   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<1>
    SLICE_X35Y60.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_2
    SLICE_X35Y60.D3      net (fanout=2)        0.276   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
    SLICE_X35Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.B6      net (fanout=2)        0.869   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.COUT    Topcyb                0.312   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>53
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X37Y58.CLK     Tcinck                0.092   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_95
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (1.425ns logic, 5.409ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_44 (FF)
  Destination:          mult_comp_inst/pp0A_95 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.828ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (1.159 - 1.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_44 to mult_comp_inst/pp0A_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.283   in0_reg<47>
                                                       in0_reg_44
    SLICE_X41Y49.D6      net (fanout=1)        0.510   in0_reg<44>
    SLICE_X41Y49.D       Tilo                  0.053   lut5010_12
                                                       lut5010_12
    SLICE_X25Y69.A6      net (fanout=192)      2.003   lut5010_12
    SLICE_X25Y69.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp187<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult187/LUT6_0
    SLICE_X22Y65.A4      net (fanout=3)        0.586   mult_comp_inst/mult_lut6_akak_inst/pp187<0>
    SLICE_X22Y65.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_122<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_122/LUT6_0
    SLICE_X27Y60.D4      net (fanout=3)        0.555   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_122<0>
    SLICE_X27Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_97<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_97/LUT6_2
    SLICE_X35Y60.C4      net (fanout=3)        0.604   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_97<2>
    SLICE_X35Y60.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_2
    SLICE_X35Y60.D3      net (fanout=2)        0.276   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
    SLICE_X35Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.B6      net (fanout=2)        0.869   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.COUT    Topcyb                0.312   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>53
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X37Y58.CLK     Tcinck                0.092   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_95
    -------------------------------------------------  ---------------------------
    Total                                      6.828ns (1.425ns logic, 5.403ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_93 (SLICE_X37Y57.CIN), 1218295 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_62 (FF)
  Destination:          mult_comp_inst/pp0A_93 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.809ns (Levels of Logic = 17)
  Clock Path Skew:      -0.213ns (1.160 - 1.373)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_62 to mult_comp_inst/pp0A_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.CQ      Tcko                  0.283   in0_reg<63>
                                                       in0_reg_62
    SLICE_X42Y64.D4      net (fanout=1)        0.615   in0_reg<62>
    SLICE_X42Y64.D       Tilo                  0.053   lut5046_30
                                                       lut5046_30
    SLICE_X30Y56.C4      net (fanout=128)      1.267   lut5046_30
    SLICE_X30Y56.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp87<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult87/LUT6_2
    SLICE_X35Y54.B1      net (fanout=3)        1.088   mult_comp_inst/mult_lut6_akak_inst/pp87<2>
    SLICE_X35Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_210<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_210/LUT6_1
    SLICE_X32Y52.A5      net (fanout=3)        0.690   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_210<1>
    SLICE_X32Y52.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_36/LUT6_0
    SLICE_X32Y50.A3      net (fanout=3)        0.459   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<0>
    SLICE_X32Y50.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd40
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_22/LUT6_0
    SLICE_X35Y49.D6      net (fanout=3)        0.811   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_22<0>
    SLICE_X35Y49.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
    SLICE_X37Y47.CX      net (fanout=1)        0.497   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
    SLICE_X37Y47.COUT    Tcxcy                 0.119   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X37Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X37Y48.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X37Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X37Y49.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X37Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X37Y50.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.CLK     Tcinck                0.122   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
                                                       mult_comp_inst/pp0A_93
    -------------------------------------------------  ---------------------------
    Total                                      6.809ns (1.382ns logic, 5.427ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_44 (FF)
  Destination:          mult_comp_inst/pp0A_93 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.804ns (Levels of Logic = 14)
  Clock Path Skew:      -0.216ns (1.160 - 1.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_44 to mult_comp_inst/pp0A_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.283   in0_reg<47>
                                                       in0_reg_44
    SLICE_X41Y49.D6      net (fanout=1)        0.510   in0_reg<44>
    SLICE_X41Y49.D       Tilo                  0.053   lut5010_12
                                                       lut5010_12
    SLICE_X25Y69.B5      net (fanout=192)      2.069   lut5010_12
    SLICE_X25Y69.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp187<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult187/LUT6_1
    SLICE_X23Y66.A3      net (fanout=3)        0.540   mult_comp_inst/mult_lut6_akak_inst/pp187<1>
    SLICE_X23Y66.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_123<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_123/LUT6_0
    SLICE_X27Y62.B5      net (fanout=3)        0.512   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_123<0>
    SLICE_X27Y62.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_98/LUT6_1
    SLICE_X35Y60.C5      net (fanout=3)        0.633   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<1>
    SLICE_X35Y60.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_2
    SLICE_X35Y60.D3      net (fanout=2)        0.276   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
    SLICE_X35Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.B6      net (fanout=2)        0.869   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.COUT    Topcyb                0.312   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>53
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.CLK     Tcinck                0.122   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
                                                       mult_comp_inst/pp0A_93
    -------------------------------------------------  ---------------------------
    Total                                      6.804ns (1.395ns logic, 5.409ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_44 (FF)
  Destination:          mult_comp_inst/pp0A_93 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.798ns (Levels of Logic = 14)
  Clock Path Skew:      -0.216ns (1.160 - 1.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_44 to mult_comp_inst/pp0A_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.283   in0_reg<47>
                                                       in0_reg_44
    SLICE_X41Y49.D6      net (fanout=1)        0.510   in0_reg<44>
    SLICE_X41Y49.D       Tilo                  0.053   lut5010_12
                                                       lut5010_12
    SLICE_X25Y69.A6      net (fanout=192)      2.003   lut5010_12
    SLICE_X25Y69.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp187<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult187/LUT6_0
    SLICE_X22Y65.A4      net (fanout=3)        0.586   mult_comp_inst/mult_lut6_akak_inst/pp187<0>
    SLICE_X22Y65.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_122<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_122/LUT6_0
    SLICE_X27Y60.D4      net (fanout=3)        0.555   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_122<0>
    SLICE_X27Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_97<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_97/LUT6_2
    SLICE_X35Y60.C4      net (fanout=3)        0.604   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_97<2>
    SLICE_X35Y60.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_2
    SLICE_X35Y60.D3      net (fanout=2)        0.276   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
    SLICE_X35Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.B6      net (fanout=2)        0.869   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.COUT    Topcyb                0.312   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>53
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.CLK     Tcinck                0.122   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
                                                       mult_comp_inst/pp0A_93
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (1.395ns logic, 5.403ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_94 (SLICE_X37Y58.CIN), 1224369 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_62 (FF)
  Destination:          mult_comp_inst/pp0A_94 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.799ns (Levels of Logic = 18)
  Clock Path Skew:      -0.214ns (1.159 - 1.373)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_62 to mult_comp_inst/pp0A_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.CQ      Tcko                  0.283   in0_reg<63>
                                                       in0_reg_62
    SLICE_X42Y64.D4      net (fanout=1)        0.615   in0_reg<62>
    SLICE_X42Y64.D       Tilo                  0.053   lut5046_30
                                                       lut5046_30
    SLICE_X30Y56.C4      net (fanout=128)      1.267   lut5046_30
    SLICE_X30Y56.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp87<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult87/LUT6_2
    SLICE_X35Y54.B1      net (fanout=3)        1.088   mult_comp_inst/mult_lut6_akak_inst/pp87<2>
    SLICE_X35Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_210<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_210/LUT6_1
    SLICE_X32Y52.A5      net (fanout=3)        0.690   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_210<1>
    SLICE_X32Y52.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_36/LUT6_0
    SLICE_X32Y50.A3      net (fanout=3)        0.459   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<0>
    SLICE_X32Y50.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd40
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_22/LUT6_0
    SLICE_X35Y49.D6      net (fanout=3)        0.811   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_22<0>
    SLICE_X35Y49.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
    SLICE_X37Y47.CX      net (fanout=1)        0.497   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd38
    SLICE_X37Y47.COUT    Tcxcy                 0.119   mult_comp_inst/pp0A<53>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X37Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X37Y48.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X37Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X37Y49.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<61>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X37Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X37Y50.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X37Y58.CLK     Tcinck                0.052   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_94
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.372ns logic, 5.427ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_44 (FF)
  Destination:          mult_comp_inst/pp0A_94 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.794ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (1.159 - 1.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_44 to mult_comp_inst/pp0A_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.283   in0_reg<47>
                                                       in0_reg_44
    SLICE_X41Y49.D6      net (fanout=1)        0.510   in0_reg<44>
    SLICE_X41Y49.D       Tilo                  0.053   lut5010_12
                                                       lut5010_12
    SLICE_X25Y69.B5      net (fanout=192)      2.069   lut5010_12
    SLICE_X25Y69.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp187<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult187/LUT6_1
    SLICE_X23Y66.A3      net (fanout=3)        0.540   mult_comp_inst/mult_lut6_akak_inst/pp187<1>
    SLICE_X23Y66.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_123<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_123/LUT6_0
    SLICE_X27Y62.B5      net (fanout=3)        0.512   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_123<0>
    SLICE_X27Y62.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_98/LUT6_1
    SLICE_X35Y60.C5      net (fanout=3)        0.633   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<1>
    SLICE_X35Y60.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_2
    SLICE_X35Y60.D3      net (fanout=2)        0.276   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
    SLICE_X35Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.B6      net (fanout=2)        0.869   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.COUT    Topcyb                0.312   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>53
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X37Y58.CLK     Tcinck                0.052   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_94
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (1.385ns logic, 5.409ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_44 (FF)
  Destination:          mult_comp_inst/pp0A_94 (FF)
  Requirement:          7.100ns
  Data Path Delay:      6.788ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (1.159 - 1.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_44 to mult_comp_inst/pp0A_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.283   in0_reg<47>
                                                       in0_reg_44
    SLICE_X41Y49.D6      net (fanout=1)        0.510   in0_reg<44>
    SLICE_X41Y49.D       Tilo                  0.053   lut5010_12
                                                       lut5010_12
    SLICE_X25Y69.A6      net (fanout=192)      2.003   lut5010_12
    SLICE_X25Y69.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp187<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult187/LUT6_0
    SLICE_X22Y65.A4      net (fanout=3)        0.586   mult_comp_inst/mult_lut6_akak_inst/pp187<0>
    SLICE_X22Y65.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_122<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_122/LUT6_0
    SLICE_X27Y60.D4      net (fanout=3)        0.555   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_122<0>
    SLICE_X27Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_97<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_97/LUT6_2
    SLICE_X35Y60.C4      net (fanout=3)        0.604   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_97<2>
    SLICE_X35Y60.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_2
    SLICE_X35Y60.D3      net (fanout=2)        0.276   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
    SLICE_X35Y60.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.B6      net (fanout=2)        0.869   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd49
    SLICE_X37Y50.COUT    Topcyb                0.312   mult_comp_inst/pp0A<65>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>53
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X37Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X37Y51.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<69>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X37Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X37Y52.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<73>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X37Y53.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<77>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X37Y54.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<81>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X37Y55.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<85>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X37Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X37Y56.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<89>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X37Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X37Y57.COUT    Tbyp                  0.060   mult_comp_inst/pp0A<93>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X37Y58.CLK     Tcinck                0.052   mult_comp_inst/pp0A<95>
                                                       mult_comp_inst/mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_84
                                                       mult_comp_inst/pp0A_94
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.385ns logic, 5.403ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 7.1 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_reg_22 (SLICE_X37Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_22 (FF)
  Destination:          out_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.678 - 0.591)
  Source Clock:         clk_BUFGP rising at 7.100ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_22 to out_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.AQ      Tcko                  0.098   mult_comp_inst/pp0A<25>
                                                       mult_comp_inst/pp0A_22
    SLICE_X37Y34.CX      net (fanout=1)        0.198   mult_comp_inst/pp0A<22>
    SLICE_X37Y34.CLK     Tckdi       (-Th)     0.076   out_reg<23>
                                                       out_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.022ns logic, 0.198ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_15 (SLICE_X37Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_15 (FF)
  Destination:          out_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         clk_BUFGP rising at 7.100ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_15 to out_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.BQ      Tcko                  0.098   mult_comp_inst/pp0A<17>
                                                       mult_comp_inst/pp0A_15
    SLICE_X37Y36.DX      net (fanout=1)        0.138   mult_comp_inst/pp0A<15>
    SLICE_X37Y36.CLK     Tckdi       (-Th)     0.076   out_reg<15>
                                                       out_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.022ns logic, 0.138ns route)
                                                       (13.8% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_14 (SLICE_X37Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_14 (FF)
  Destination:          out_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         clk_BUFGP rising at 7.100ns
  Destination Clock:    clk_BUFGP rising at 7.100ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_14 to out_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.098   mult_comp_inst/pp0A<17>
                                                       mult_comp_inst/pp0A_14
    SLICE_X37Y36.CX      net (fanout=1)        0.144   mult_comp_inst/pp0A<14>
    SLICE_X37Y36.CLK     Tckdi       (-Th)     0.076   out_reg<15>
                                                       out_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.022ns logic, 0.144ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 7.1 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.850ns (period - min period limit)
  Period: 7.100ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 6.372ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.100ns
  Low pulse: 3.550ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: mult_comp_inst/pp0A<13>/CLK
  Logical resource: mult_comp_inst/pp0A_10/CK
  Location pin: SLICE_X37Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.372ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.100ns
  High pulse: 3.550ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: mult_comp_inst/pp0A<13>/CLK
  Logical resource: mult_comp_inst/pp0A_10/CK
  Location pin: SLICE_X37Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.088|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53619113 paths, 0 nets, and 16568 connections

Design statistics:
   Minimum period:   7.088ns{1}   (Maximum frequency: 141.084MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 14 01:43:04 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 459 MB



