// Seed: 2334472483
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output tri id_1;
  wire  id_3;
  uwire id_4;
  assign id_4 = 1;
  parameter id_5 = -1;
  assign id_4 = -1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output reg id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1) begin : LABEL_0
    id_3 <= id_7;
  end
endmodule
