# SJTU 2021 SystemVerilog project.

* cd sim

* vsim.exe -do simulation.tcl

one can choose different test by modifying the tcl script.


