Starting shell in Topographical mode...
setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/divyaj2/.synopsys_dv_prefs.tcl
dc_shell> o
setting top_design to: 
ORCA_TOP
dc_shell-topo> 
dc_shell-topo> source ../scripts/dct.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set add_ios 0
0
set pad_design 0
0
set design_size {800 600}
800 600
set design_io_border 10
10
set dc_floorplanning 1
1
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/divyaj2/ECE510-2020-SPRING/project/
Warning: No designs to list. (UID-275)
Start to load technology file /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/divyaj2/ECE510-2020-SPRING/project/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/divyaj2/ECE510-2020-SPRING/project/syn/rtl/ORCA_TOP.sv'.  (AUTOREAD-100)
Information: Scanning file { ORCA_TOP.sv }. (AUTOREAD-303)
Compiling source file /u/divyaj2/ECE510-2020-SPRING/project/syn/rtl/ORCA_TOP.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p75vn40c'
  Loading link library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'
  Loading link library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32hvt_ss0p95vn40c'
  Loading link library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'
  Loading link library 'saed32rvt_ss0p75vn40c'
  Loading link library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v'
  Loading link library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v'
  Loading link library 'saed32lvt_ss0p75vn40c'
  Loading link library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'
  Loading link library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32lvt_ss0p95vn40c'
  Loading link library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'
  Loading link library 'saed32sram_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (ORCA_TOP)
Elaborated 1 design.
Current design is now 'ORCA_TOP'.
Information: Building the design 'SDRAM_TOP'. (HDL-193)
Presto compilation completed successfully. (SDRAM_TOP)
Information: Building the design 'BLENDER_1'. (HDL-193)
Presto compilation completed successfully. (BLENDER_1)
Information: Building the design 'BLENDER_0'. (HDL-193)
Presto compilation completed successfully. (BLENDER_0)
Information: Building the design 'RISC_CORE'. (HDL-193)
Presto compilation completed successfully. (RISC_CORE)
Information: Building the design 'CONTEXT_MEM'. (HDL-193)
Presto compilation completed successfully. (CONTEXT_MEM)
Information: Building the design 'PARSER'. (HDL-193)
Presto compilation completed successfully. (PARSER)
Information: Building the design 'PCI_TOP'. (HDL-193)
Presto compilation completed successfully. (PCI_TOP)
Information: Building the design 'CLOCKING'. (HDL-193)
Presto compilation completed successfully. (CLOCKING)
Information: Building the design 'SDRAM_IF'. (HDL-193)
Presto compilation completed successfully. (SDRAM_IF)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_BLENDER_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_BLENDER_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_BLENDER_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_BLENDER_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_12)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_13'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_13)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_14'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_14)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_15'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_15)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_16'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_16)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_17'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_17)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_18'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_18)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_FSM'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_FSM)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_PRGRM_CNT'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_PRGRM_CNT)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_INSTRN_LAT'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_INSTRN_LAT)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_DATA_PATH_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_DATA_PATH_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_DATA_PATH_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_ALU_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_ALU_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_PCI_CORE'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_PCI_CORE)
Information: Building the design 'SNPS_CLOCK_GATE_LOW_SDRAM_IF'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_LOW_SDRAM_IF)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_SDRAM_IF'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_SDRAM_IF)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design CLOCKING, net 'sdram_clk_cts_2' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'pclk' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'sys_clk' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'sys_2x_clk' is connecting multiple ports. (UCN-1)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db'
Warning: The 'LSUPENCLX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX1_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX2_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX4_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX8_HVT' cell in the 'saed32hvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX1_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX2_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX4_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX8_HVT' cell in the 'saed32hvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENCLX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENCLX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPENX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPENX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX1_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX2_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX4_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSUPX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSUPX8_LVT' cell in the 'saed32lvt_ulvl_ss0p95vn40c_i0p7v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLSSX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLSSX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENCLX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENCLX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENSSX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENSSX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNENX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNENX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNSSX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNSSX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX1_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX2_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX4_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'LSDNX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'LSDNX8_LVT' cell in the 'saed32lvt_dlvl_ss0p95vn40c_i0p95v' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'ORCA_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ORCA_TOP                    /u/divyaj2/ECE510-2020-SPRING/project/syn/work/ORCA_TOP.db
  saed32hvt_ss0p75vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db
  saed32hvt_dlvl_ss0p75vn40c_i0p95v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db
  saed32hvt_ulvl_ss0p75vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db
  saed32hvt_dlvl_ss0p75vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db
  saed32hvt_ss0p95vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db
  saed32hvt_ulvl_ss0p95vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db
  saed32rvt_ss0p75vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db
  saed32rvt_dlvl_ss0p75vn40c_i0p95v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db
  saed32rvt_ulvl_ss0p75vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db
  saed32rvt_dlvl_ss0p75vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db
  saed32rvt_ss0p95vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db
  saed32rvt_ulvl_ss0p95vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db
  saed32lvt_ss0p75vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db
  saed32lvt_dlvl_ss0p75vn40c_i0p95v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db
  saed32lvt_ulvl_ss0p75vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db
  saed32lvt_dlvl_ss0p75vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db
  saed32lvt_ss0p95vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db
  saed32lvt_ulvl_ss0p95vn40c_i0p75v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db
  saed32sram_ss0p95vn40c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db
  dw_foundation.sldb (library) /pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb
  * (32 designs)              /u/divyaj2/ECE510-2020-SPRING/project/syn/work/SDRAM_TOP.db, etc

Information: No preferred routing direction is found for design layer M1. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M2. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M3. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M4. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M5. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M6. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M7. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M8. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M9. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer MRDL. Automatically deriving direction V. (DCT-035)
Information: Reading input def file '/u/divyaj2/ECE510-2020-SPRING/project/apr/outputs/ORCA_TOP.floorplan.def'. (DEFR-56)
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing ROWS statement (DDEFR-038)
Information: Parsing TRACKS statement (DDEFR-038)
Information: Parsing VIAS section (DDEFR-038)
Information: Completed VIAS section (DDEFR-040)
Information: Parsing COMPONENTS section (DDEFR-038)
Information: Completed COMPONENTS section (DDEFR-040)
Information: Parsing PINS section (DDEFR-038)
Information: Completed PINS section (DDEFR-040)
Information: Parsing BLOCKAGES section (DDEFR-038)
Information: Completed BLOCKAGES section (DDEFR-040)
Information: Parsing SPECIALNETS section (DDEFR-038)
Information: Completed SPECIALNETS section (DDEFR-040)
Information: Parsing NETS section (DDEFR-038)
Information: Completed NETS section (DDEFR-040)
Information: Attribute 'is_fixed' is set on 40 objects. (UID-186)
switch $synopsys_program_name {
 "icc2_shell"  {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_condition ss0p75vn40c -library saed32lvt_ss0p75vn40c
    #set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature -40
    set_parasitic_parameters -late_spec Cmax -late_temperature -40
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true

    # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
    # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
    if { [info exists flow ] } {
        source ../../syn/outputs/ORCA_TOP.dct.upf
    } else {
        source ../../syn/outputs/ORCA_TOP.dc.upf
    }

    source ../../constraints/ORCA_TOP_func_worst.sdc
 }
 "dc_shell" {
     set upf_create_implicit_supply_sets false
    source ../../constraints/ORCA_TOP.upf
    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
    source ../../constraints/ORCA_TOP_func_worst.sdc

    # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
    # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
    if { [ info exists mw_lib ] } {
       create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
    }
 }
 "pt_shell" {
    source $topdir/apr/outputs/ORCA_TOP.route2.upf
    switch $corner {
     "max" {
        set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
        source $topdir/constraints/ORCA_TOP_func_worst.sdc
      }
     "min" {
        set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
        source $topdir/constraints/ORCA_TOP_func_best.sdc
     }
    }
 }
}
Information: Resolving '.' to the current scope 'ORCA_TOP'.
Information: Design attribute lower_domain_boundary will be made obsolete in the future. Consider using -applies_to_boundary option of strategy commands. (UPF-807)
Using operating conditions 'ss0p75vn40c' found in library 'saed32lvt_ss0p75vn40c'.
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UID-348)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UID-348)
Error: The coordinate [1000 400] of voltage area 'PD_RISC_CORE' is outside the die area. (MV-604)
0
Current design is 'ORCA_TOP'.
Information: setting M1 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M8 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M9 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting MRDL as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M2 as min routing layer.  (PSYN-179)
Information: setting M7 as max routing layer.  (PSYN-179)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

TLU+ File = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt//saed32nm_1p9m_Cmax.tluplus
TLU+ File = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt//saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Total of 990 technology library cells with the same names are found. Run '-check_only' with 'compile_ultra' to see more details. (OPT-1434)

Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 13173 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Warning: Found 98 pin to pin connections requiring level shifter(s).  (MV-229)
Warning: Ports found with no related supply net. This might cause simulation/synthesis/verification mismatch. (UPF-405)
Information: Total 0 repeater cells are inserted. (UPF-464)
Information: A total of 0 isolation cells are inserted. (UPF-214)
  Simplifying Design 'ORCA_TOP'
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__3_' will be removed. (OPT-1207)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__9_' will be removed. (OPT-1207)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/LOCKUP' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/LOCKUP' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/LOCKUP1' will be removed. (OPT-1207)
Information: The register 'I_BLENDER_0/R_734' will be removed. (OPT-1207)
Information: The register 'LOCKUP' will be removed. (OPT-1207)

Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)
  Loading target library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p95vn40c_i0p95v'
Loaded alib file './alib-52/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ss0p95vn40c.db.alib'
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95vn40c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ss0p75vn40c.db.alib'
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p75vn40c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)
  Processing 'SDRAM_IF'
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_17_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_21_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_4_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_5_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_0_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_3_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_6_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_11_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_2_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_8_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_7_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_13_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_12_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_30_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_29_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_25_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_27_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_28_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_26_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_23_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_16_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_15_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_20_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_14_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_22_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_31_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_9_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_1_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_10_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_24_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_19_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
  Processing 'BLENDER_0'
Information: In design 'BLENDER_0', the register 'R_94_IP' is removed because it is merged to 'R_95'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_740' is removed because it is merged to 'R_728'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_79_IP' is removed because it is merged to 'R_80'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_77_IP' is removed because it is merged to 'R_78'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_58_IP' is removed because it is merged to 'R_59'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_130_IP' is removed because it is merged to 'R_131'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_96_IP' is removed because it is merged to 'R_97'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_81' is removed because it is merged to 'R_82_IP'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_425' is removed because it is merged to 'R_704'. (OPT-1215)
Information: In design 'BLENDER_0', the register 's3_op2_reg_1_' is removed because it is merged to 's3_op2_reg_1__rep1'. (OPT-1215)
Information: In design 'BLENDER_0', the register 's3_op2_reg_17_' is removed because it is merged to 's3_op2_reg_17__rep1'. (OPT-1215)
Information: In design 'BLENDER_0', the register 's3_op2_reg_11__rep1' is removed because it is merged to 's3_op2_reg_11_'. (OPT-1215)
  Processing 'BLENDER_1'
Information: In design 'BLENDER_1', the register 'R_643_IP' is removed because it is merged to 'R_644'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_677' is removed because it is merged to 'R_676_IP'. (OPT-1215)
Information: In design 'BLENDER_1', the register 's3_op1_reg_0_' is removed because it is merged to 's3_op1_reg_0__rep1'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_108_IP' is removed because it is merged to 'R_109'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_751' is removed because it is merged to 'R_597'. (OPT-1215)
Information: In design 'BLENDER_1', the register 's3_op2_reg_1_' is removed because it is merged to 's3_op2_reg_1__rep1'. (OPT-1215)
Information: In design 'BLENDER_1', the register 's3_op2_reg_17_' is removed because it is merged to 's3_op2_reg_17__rep1'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_389' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_442' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_498' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_510' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_360' is removed because it is merged to 'R_348'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_365' is removed because it is merged to 'R_348'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_502' is removed because it is merged to 'R_348'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_508' is removed because it is merged to 'R_348'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_371' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_512' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_270' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_326' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_335' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_341' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_532' is removed because it is merged to 'R_518'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_515' is removed because it is merged to 'R_518'. (OPT-1215)
  Processing 'PCI_TOP'
  Processing 'PARSER'
  Processing 'CONTEXT_MEM'
  Processing 'RISC_CORE'
Information: The register 'I_ALU_Carry_Flag_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_DATA_PATH_PSWL_Neg_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_DATA_PATH_PSWL_Carry_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__0_' is a constant and will be removed. (OPT-1206)
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_BLENDER_1'
  Processing 'SNPS_CLOCK_GATE_LOW_SDRAM_IF'
  Processing 'ORCA_TOP'
  Processing 'SDRAM_TOP'
  Processing 'CLOCKING'
  Processing 'SNPS_CLOCK_GATE_HIGH_PCI_CORE'
  Processing 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_INSTRN_LAT'
  Processing 'SNPS_CLOCK_GATE_HIGH_PRGRM_CNT'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_FSM'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_BLENDER_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_SDRAM_IF'
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Total 0 level shifters are removed. (MV-238)
Information: Total 94 level shifters are inserted. (MV-239)
Warning: 1 nets required level shifters but was ignored. (MV-612)
Warning: 3 nets has level shifter constraints but no level shifters are inserted. (MV-614)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1' will be removed. (OPT-1207)
Information: Complementing port 'sd_CKn' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_CKn_BAR'. (OPT-319)
Information: Complementing port 'sd_CKn' in design 'SDRAM_IF'.
         The new name of the port is 'sd_CKn_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[18]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[18]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[18]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[18]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[17]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[17]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[21]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[21]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[4]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[4]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[5]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[5]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[0]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[0]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[3]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[3]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[6]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[6]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[11]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[11]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[2]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[2]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[8]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[8]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[7]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[7]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[13]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[13]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[12]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[12]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[30]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[30]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[29]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[29]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[25]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[25]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[27]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[27]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[28]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[28]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[26]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[26]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[23]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[23]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[16]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[16]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[15]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[15]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[20]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[20]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[14]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[14]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[22]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[22]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[31]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[31]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[9]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[9]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[1]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[1]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[10]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[10]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[24]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[24]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[19]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[19]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[17]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[17]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[21]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[21]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[4]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[4]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[5]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[5]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[0]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[0]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[3]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[3]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[6]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[6]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[11]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[11]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[2]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[2]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[8]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[8]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[7]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[7]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[13]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[13]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[12]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[12]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[30]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[30]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[29]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[29]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[25]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[25]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[27]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[27]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[28]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[28]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[26]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[26]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[23]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[23]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[16]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[16]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[15]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[15]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[20]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[20]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[14]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[14]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[22]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[22]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[31]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[31]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[9]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[9]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[1]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[1]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[10]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[10]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[24]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[24]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[19]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[19]_BAR'. (OPT-319)
Information: Complementing port 'IN6' in design 'BLENDER_1'.
         The new name of the port is 'IN6_BAR'. (OPT-319)
Information: Complementing port 'IN11' in design 'BLENDER_0'.
         The new name of the port is 'IN11_BAR'. (OPT-319)
Information: Complementing port 'IN19' in design 'BLENDER_1'.
         The new name of the port is 'IN19_BAR'. (OPT-319)
Information: Complementing port 'test_so17' in design 'BLENDER_1'.
         The new name of the port is 'test_so17_BAR'. (OPT-319)
Information: Complementing port 'sys_clk_cts_6' in design 'SDRAM_TOP'.
         The new name of the port is 'sys_clk_cts_6_BAR'. (OPT-319)
Information: Complementing port 'sys_clk_cts_5_1' in design 'CONTEXT_MEM'.
         The new name of the port is 'sys_clk_cts_5_1_BAR'. (OPT-319)
Information: Complementing port 'sys_clk' in design 'PCI_TOP'.
         The new name of the port is 'sys_clk_BAR'. (OPT-319)
Information: Complementing port 'pcmd_valid_BAR' in design 'PARSER'.
         The new name of the port is 'pcmd_valid'. (OPT-319)
Information: Complementing port 'cmd_valid_BAR' in design 'PCI_TOP'.
         The new name of the port is 'cmd_valid'. (OPT-319)
Information: Complementing port 'cmd_3__BAR' in design 'PCI_TOP'.
         The new name of the port is 'cmd_3_'. (OPT-319)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_755' is removed because it is merged to 'I_BLENDER_1/R_754'. (OPT-1215)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_753' is removed because it is merged to 'I_BLENDER_1/R_683'. (OPT-1215)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_368' is removed because it is merged to 'I_BLENDER_1/R_752'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 86.12%, saed32cell_lvt 13.88%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'BLENDER_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'BLENDER_0'. (DDB-72)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
Information: Added key list 'DesignWare' to design 'RISC_CORE'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PARSER'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PCI_TOP'. (DDB-72)

Threshold voltage group cell usage:
>> saed32cell_hvt 47.11%, saed32cell_lvt 52.89%

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)

Threshold voltage group cell usage:
>> saed32cell_hvt 2.79%, saed32cell_lvt 97.21%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:22  378572.2      2.22     306.8    5869.4                           469411488.0000
    0:06:23  378423.5      1.78     197.2    5901.3                           471725888.0000
    0:06:23  378423.5      1.78     197.2    5901.3                           471725888.0000
    0:07:03  379490.4      0.88     110.0    5887.5                           475004384.0000
    0:07:03  379490.4      0.88     110.0    5887.5                           475004384.0000
    0:07:18  380152.2      0.42      49.2    5843.7                           480428096.0000
    0:07:18  380152.2      0.42      49.2    5843.7                           480428096.0000
    0:07:30  379825.3      0.42      47.5    5745.4                           486357824.0000
Information: In design 'ORCA_TOP', the register 'I_BLENDER_0/R_547' is removed because it is merged to 'I_BLENDER_0/R_123'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 3.01%, saed32cell_lvt 96.99%
Information: Total 0 level shifters are removed incrementally. (MV-238)
Information: Total 0 level shifters are inserted incrementally. (MV-239)
Warning: 1 nets required level shifters but was ignored. (MV-612)
Warning: 1 nets has level shifter constraints but no level shifters are inserted. (MV-614)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_691' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_690' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_valid_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_valid_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_empty_int_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_664' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_689' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_full_int_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_665' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_663' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_666' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_687' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_4' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_2' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_6' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_pad_en_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_3' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_pc_be_en_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_mega_enable_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_9_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_11_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_0' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_5' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_4_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_3_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_0_' will be removed. (OPT-1207)
    0:08:02  378848.2      1.90      85.7    3849.4                           486784512.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db'
Warning: Design 'ORCA_TOP' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'I_BLENDER_1/n7': 1304 load(s), 1 driver(s)
     Net 'I_BLENDER_0/n2': 1198 load(s), 1 driver(s)
     Net 'I_SDRAM_TOP/I_SDRAM_IF/n2': 5454 load(s), 1 driver(s)
     Net 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK': 1343 load(s), 1 driver(s)
     Net 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK': 1343 load(s), 1 driver(s)
Warning: Found 31 pin to pin connections requiring level shifter(s).  (MV-229)
  Loading design 'ORCA_TOP'
Warning: Design 'ORCA_TOP' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: The register 'I_PARSER/r_pcmd_out_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_valid_reg' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_valid_reg' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_0_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_3_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_0_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_valid_reg' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_3_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_0_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_3_' will be removed. (OPT-1207)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)
Information: 46363 net shapes were created from physical constraints. (DCT-021)

...14%...29%...43%...57%...71%...86%...100% done.


 Collecting Buffer Trees ... Found 2362

 Processing Buffer Trees ... 

    [237]  10% ...
    [474]  20% ...
    [711]  30% ...
Information: Complementing port 'EN' in design 'SNPS_CLOCK_GATE_HIGH_INSTRN_LAT'.
         The new name of the port is 'EN_BAR'. (OPT-319)
    [948]  40% ...
    [1185]  50% ...
    [1422]  60% ...
    [1659]  70% ...
    [1896]  80% ...
    [2133]  90% ...
Information: Complementing port 'IN6_BAR' in design 'BLENDER_1'.
         The new name of the port is 'IN6_0'. (OPT-319)
Information: Complementing port 'IN11_BAR' in design 'BLENDER_0'.
         The new name of the port is 'IN11_0'. (OPT-319)
    [2362] 100% Done ...


Information: Automatic high-fanout synthesis deletes 3445 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 2675 new cells. (PSYN-864)


Threshold voltage group cell usage:
>> saed32cell_hvt 4.33%, saed32cell_lvt 95.67%


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:56  379612.9      1.50     159.2   17646.8                           491626816.0000
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
    0:09:03  380069.8      1.50     159.9   16989.4                           474624288.0000
    0:09:14  378256.3      1.49     159.7   15870.4                           404467328.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------
    0:09:42  383135.8      9.04     585.6     452.2                           421997152.0000
    0:09:52  383032.9      0.75      78.5     892.6                           425464192.0000
    0:09:52  383032.9      0.75      78.5     892.6                           425464192.0000
    0:10:21  384249.5      0.14       9.7     870.7                           431941696.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 13.15%, saed32cell_lvt 86.85%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:10:26  384249.5      0.14       9.7     870.7                           431941696.0000
    0:10:27  384229.9      0.12       8.5     871.4                           431877120.0000
    0:10:27  384229.9      0.12       8.5     871.4                           431877120.0000
    0:10:28  384229.9      0.12       8.5     871.4                           431877120.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 13.15%, saed32cell_lvt 86.85%

  Beginning Delay Optimization
  ----------------------------
    0:10:33  384229.9      0.12       8.5     871.4                           431877120.0000
    0:10:34  384228.4      0.12       8.4     871.4                           431892512.0000
    0:10:34  384228.4      0.12       8.4     871.4                           431892512.0000
    0:11:09  384544.3      0.05       2.2     890.9                           433964832.0000
    0:11:10  384544.3      0.05       2.2     890.9                           433964832.0000
    0:11:45  384830.5      0.03       0.8     907.8                           434645760.0000
    0:11:45  384830.5      0.03       0.8     907.8                           434645760.0000
    0:11:52  384835.8      0.00       0.0     901.0                           434843072.0000
    0:11:52  384835.8      0.00       0.0     901.0                           434843072.0000
    0:11:52  384835.8      0.00       0.0     901.0                           434843072.0000
    0:11:52  384835.8      0.00       0.0     901.0                           434843072.0000
    0:11:52  384835.8      0.00       0.0     901.0                           434843072.0000
    0:11:53  384835.8      0.00       0.0     901.0                           434843072.0000
    0:12:43  381140.3      0.91      10.3     809.5                           277397760.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 47.55%, saed32cell_lvt 52.45%


  Beginning High Effort Optimization Phase
  ----------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 47.55%, saed32cell_lvt 52.45%


  Beginning Timing Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:12:43  381140.3      0.91      10.3     809.5                           277397760.0000
    0:12:43  381140.3      0.91      10.3     809.5                           277397760.0000
    0:12:53  380961.4      0.26       2.9     736.9                           278299168.0000
    0:12:56  380961.4      0.26       2.9     736.9                           278299168.0000
    0:12:58  380968.2      0.04       0.9     739.6                           278578336.0000
    0:12:58  380968.2      0.04       0.9     739.6                           278578336.0000
    0:13:02  381154.3      0.00       0.0     751.4                           279425536.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 46.23%, saed32cell_lvt 53.77%


  High Effort Optimization Phase Complete
  ---------------------------------------

Skipping remaining steps due to timing met. Go to finish


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 46.23%, saed32cell_lvt 53.77%
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db'
  Loading target library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p95vn40c_i0p95v'
Information: The register 'I_PARSER/i_pcmd_out_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_2_' will be removed. (OPT-1207)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[4]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[18]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[24]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[13]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[6]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[23]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[8]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[11]' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'pclk_in' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'sys_2x_clk_in' is connecting multiple ports. (UCN-1)
Warning: In the design SDRAM_IF, net 'sdram_clk' is connecting multiple ports. (UCN-1)
Warning: In the design SDRAM_IF, net 'sd_DQ_en[18]_BAR' is connecting multiple ports. (UCN-1)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)
Error: unknown command '' (CMD-005)
Writing verilog file '/u/divyaj2/ECE510-2020-SPRING/project/syn/outputs/ORCA_TOP.dct.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file '../outputs/ORCA_TOP.dct.ddc'.
Information: 46363 net shapes were created from physical constraints. (DCT-021)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_0' for unconnected port 'shutdown'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_1' for unconnected port 'test_si[5]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_2' for unconnected port 'test_si[4]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_3' for unconnected port 'test_si[3]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_4' for unconnected port 'test_si[2]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_5' for unconnected port 'test_si[1]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_6' for unconnected port 'test_si[0]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_7' for unconnected port 'test_so[5]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_8' for unconnected port 'test_so[3]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_9' for unconnected port 'test_so[2]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_10' for unconnected port 'test_so[1]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_11' for unconnected port 'test_so[0]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_12' for unconnected port 'scan_enable'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_13' for unconnected port 'ate_clk'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_14' for unconnected port 'occ_bypass'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_15' for unconnected port 'occ_reset'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_16' for unconnected port 'pidsel'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_17' for unconnected port 'pgnt_n'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_18' for unconnected port 'ppar_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_19' for unconnected port 'pframe_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_20' for unconnected port 'ptrdy_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_21' for unconnected port 'pirdy_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_22' for unconnected port 'pdevsel_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_23' for unconnected port 'pstop_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_24' for unconnected port 'pperr_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_25' for unconnected port 'pserr_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_26' for unconnected port 'pm66en'. (DDEFW-006)
Information: Completed PINS section  (DDEFW-016)
Information: Writing BLOCKAGES section (DDEFW-014)
Information: Completed BLOCKAGES section  (DDEFW-016)
Warning: Design Compiler topographical mode does not support option '-scanchain' in the command 'write_def', and the option is ignored. (DCT-081)
Information: 46363 net shapes were created from physical constraints. (DCT-021)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_0' for unconnected port 'shutdown'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_1' for unconnected port 'test_si[5]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_2' for unconnected port 'test_si[4]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_3' for unconnected port 'test_si[3]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_4' for unconnected port 'test_si[2]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_5' for unconnected port 'test_si[1]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_6' for unconnected port 'test_si[0]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_7' for unconnected port 'test_so[5]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_8' for unconnected port 'test_so[3]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_9' for unconnected port 'test_so[2]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_10' for unconnected port 'test_so[1]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_11' for unconnected port 'test_so[0]'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_12' for unconnected port 'scan_enable'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_13' for unconnected port 'ate_clk'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_14' for unconnected port 'occ_bypass'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_15' for unconnected port 'occ_reset'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_16' for unconnected port 'pidsel'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_17' for unconnected port 'pgnt_n'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_18' for unconnected port 'ppar_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_19' for unconnected port 'pframe_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_20' for unconnected port 'ptrdy_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_21' for unconnected port 'pirdy_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_22' for unconnected port 'pdevsel_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_23' for unconnected port 'pstop_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_24' for unconnected port 'pperr_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_25' for unconnected port 'pserr_n_in'. (DDEFW-006)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_26' for unconnected port 'pm66en'. (DDEFW-006)
Information: Completed PINS section  (DDEFW-016)
Information: Writing BLOCKAGES section (DDEFW-014)
Information: Completed BLOCKAGES section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS section  (DDEFW-016)
1
dc_shell-topo> exit

Thank you...

