

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6'
================================================================
* Date:           Sun Nov 13 23:03:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8020|     8020|  64.160 us|  64.160 us|  8020|  8020|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_5_VITIS_LOOP_89_6  |     8018|     8018|        20|          1|          1|  8000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 24 'alloca' 'dst_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_counter = alloca i32 1"   --->   Operation 25 'alloca' 'src_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 26 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten98 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 28 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 29 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln63_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln63"   --->   Operation 30 'read' 'select_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln31_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln31"   --->   Operation 31 'read' 'icmp_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dst_counter_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dst_counter_1_reload"   --->   Operation 32 'read' 'dst_counter_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln63_cast = zext i7 %select_ln63_read"   --->   Operation 33 'zext' 'select_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten98"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %counter"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 11, i32 %src_counter"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dst_counter_1_reload_read, i32 %dst_counter"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body97"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten98_load = load i13 %indvar_flatten98" [top.cpp:88]   --->   Operation 41 'load' 'indvar_flatten98_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.09ns)   --->   "%icmp_ln88 = icmp_eq  i13 %indvar_flatten98_load, i13 8000" [top.cpp:88]   --->   Operation 44 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.67ns)   --->   "%add_ln88 = add i13 %indvar_flatten98_load, i13 1" [top.cpp:88]   --->   Operation 45 'add' 'add_ln88' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc133, void %for.body145.preheader.exitStub" [top.cpp:88]   --->   Operation 46 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [top.cpp:89]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln89 = icmp_eq  i4 %j_load, i4 8" [top.cpp:89]   --->   Operation 48 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln88 = select i1 %icmp_ln89, i4 0, i4 %j_load" [top.cpp:88]   --->   Operation 49 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln90 = icmp_eq  i4 %select_ln88, i4 0" [top.cpp:90]   --->   Operation 50 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %if.end111_ifconv, void %if.then99" [top.cpp:90]   --->   Operation 51 'br' 'br_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%counter_load = load i32 %counter" [top.cpp:105]   --->   Operation 52 'load' 'counter_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln95 = icmp_eq  i4 %select_ln88, i4 7" [top.cpp:95]   --->   Operation 53 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln88)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %counter_load" [top.cpp:97]   --->   Operation 54 'zext' 'zext_ln97' <Predicate = (!icmp_ln88 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %zext_ln97" [top.cpp:97]   --->   Operation 55 'getelementptr' 'skip_row_arr_addr' <Predicate = (!icmp_ln88 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:97]   --->   Operation 56 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln88 & icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%counter_2 = add i32 %counter_load, i32 1" [top.cpp:105]   --->   Operation 57 'add' 'counter_2' <Predicate = (!icmp_ln88)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%counter_3 = select i1 %icmp_ln95, i32 %counter_2, i32 %counter_load" [top.cpp:95]   --->   Operation 58 'select' 'counter_3' <Predicate = (!icmp_ln88)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.73ns)   --->   "%j_1 = add i4 %select_ln88, i4 1" [top.cpp:89]   --->   Operation 59 'add' 'j_1' <Predicate = (!icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln89 = store i13 %add_ln88, i13 %indvar_flatten98" [top.cpp:89]   --->   Operation 60 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %counter_3, i32 %counter" [top.cpp:89]   --->   Operation 61 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln89 = store i4 %j_1, i4 %j" [top.cpp:89]   --->   Operation 62 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:97]   --->   Operation 63 'load' 'skip_row_arr_load' <Predicate = (icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln97 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:97]   --->   Operation 64 'mul' 'mul_ln97' <Predicate = (icmp_ln95 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%mul_ln97 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:97]   --->   Operation 65 'mul' 'mul_ln97' <Predicate = (icmp_ln95 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.39>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%src_counter_load = load i32 %src_counter" [top.cpp:91]   --->   Operation 66 'load' 'src_counter_load' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln91_2 = add i32 %src_counter_load, i32 10" [top.cpp:91]   --->   Operation 67 'add' 'add_ln91_2' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i32 %add_ln91_2" [top.cpp:91]   --->   Operation 68 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln91_3 = add i64 %zext_ln91_1, i64 %src_buff_read" [top.cpp:91]   --->   Operation 69 'add' 'add_ln91_3' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln91_3" [top.cpp:91]   --->   Operation 70 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%src_counter_load_1 = load i32 %src_counter" [top.cpp:97]   --->   Operation 71 'load' 'src_counter_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.55ns)   --->   "%src_counter_2 = add i32 %mul_ln97, i32 %src_counter_load_1" [top.cpp:97]   --->   Operation 72 'add' 'src_counter_2' <Predicate = (icmp_ln95 & icmp_ln31_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node src_counter_4)   --->   "%src_counter_3 = select i1 %icmp_ln31_read, i32 %src_counter_2, i32 %src_counter_load_1" [top.cpp:31]   --->   Operation 73 'select' 'src_counter_3' <Predicate = (icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (2.55ns) (out node of the LUT)   --->   "%src_counter_4 = add i32 %src_counter_3, i32 %select_ln63_cast" [top.cpp:99]   --->   Operation 74 'add' 'src_counter_4' <Predicate = (icmp_ln95)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%src_counter_5 = select i1 %icmp_ln95, i32 %src_counter_4, i32 %src_counter_load_1" [top.cpp:95]   --->   Operation 75 'select' 'src_counter_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %src_counter_5, i32 %src_counter" [top.cpp:89]   --->   Operation 76 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 77 [7/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 77 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 78 [6/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 78 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 79 [5/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 79 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 80 [4/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 80 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 81 [3/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 81 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 82 [2/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 82 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 83 [1/7] (8.00ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:91]   --->   Operation 83 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%dst_counter_load_1 = load i32 %dst_counter" [top.cpp:91]   --->   Operation 84 'load' 'dst_counter_load_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_5_VITIS_LOOP_89_6_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8000, i64 8000, i64 8000"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %select_ln88" [top.cpp:88]   --->   Operation 88 'zext' 'j_1_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [top.cpp:89]   --->   Operation 89 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln91 = add i32 %j_1_cast, i32 %dst_counter_load_1" [top.cpp:91]   --->   Operation 90 'add' 'add_ln91' <Predicate = (!icmp_ln88)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i32 %add_ln91" [top.cpp:91]   --->   Operation 91 'zext' 'zext_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln91_1 = add i64 %zext_ln91, i64 %dst_buff_read" [top.cpp:91]   --->   Operation 92 'add' 'add_ln91_1' <Predicate = (!icmp_ln88)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln91_1" [top.cpp:93]   --->   Operation 93 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (8.00ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_1" [top.cpp:91]   --->   Operation 94 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%dst_counter_load_2 = load i32 %dst_counter" [top.cpp:104]   --->   Operation 95 'load' 'dst_counter_load_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (2.55ns)   --->   "%dst_counter_2 = add i32 %dst_counter_load_2, i32 8" [top.cpp:104]   --->   Operation 96 'add' 'dst_counter_2' <Predicate = (icmp_ln95)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.69ns)   --->   "%dst_counter_3 = select i1 %icmp_ln95, i32 %dst_counter_2, i32 %dst_counter_load_2" [top.cpp:95]   --->   Operation 97 'select' 'dst_counter_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %dst_counter_3, i32 %dst_counter" [top.cpp:89]   --->   Operation 98 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln92 = br void %if.end111_ifconv" [top.cpp:92]   --->   Operation 99 'br' 'br_ln92' <Predicate = (!icmp_ln88 & icmp_ln90)> <Delay = 1.58>
ST_15 : Operation 100 [1/1] (8.00ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:93]   --->   Operation 100 'writereq' 'gmem_addr_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %gmem_addr_1_read, void %if.then99, i8 0, void %for.inc133" [top.cpp:91]   --->   Operation 101 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (8.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %storemerge, i1 1" [top.cpp:93]   --->   Operation 102 'write' 'write_ln93' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 103 [5/5] (8.00ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:93]   --->   Operation 103 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.00>
ST_18 : Operation 104 [4/5] (8.00ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:93]   --->   Operation 104 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.00>
ST_19 : Operation 105 [3/5] (8.00ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:93]   --->   Operation 105 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.00>
ST_20 : Operation 106 [2/5] (8.00ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:93]   --->   Operation 106 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter"   --->   Operation 109 'load' 'dst_counter_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_4_out, i32 %dst_counter_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.00>
ST_21 : Operation 107 [1/5] (8.00ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:93]   --->   Operation 107 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body97" [top.cpp:89]   --->   Operation 108 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_counter_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ skip_row_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ icmp_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_counter_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 0110000000000000000000]
dst_counter               (alloca           ) [ 0111111111111111111110]
src_counter               (alloca           ) [ 0111111000000000000000]
counter                   (alloca           ) [ 0110000000000000000000]
indvar_flatten98          (alloca           ) [ 0110000000000000000000]
src_buff_read             (read             ) [ 0111111000000000000000]
dst_buff_read             (read             ) [ 0111111111111110000000]
select_ln63_read          (read             ) [ 0000000000000000000000]
icmp_ln31_read            (read             ) [ 0111111000000000000000]
dst_counter_1_reload_read (read             ) [ 0000000000000000000000]
select_ln63_cast          (zext             ) [ 0111111000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
indvar_flatten98_load     (load             ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000]
icmp_ln88                 (icmp             ) [ 0111111111111111111111]
add_ln88                  (add              ) [ 0000000000000000000000]
br_ln88                   (br               ) [ 0000000000000000000000]
j_load                    (load             ) [ 0000000000000000000000]
icmp_ln89                 (icmp             ) [ 0000000000000000000000]
select_ln88               (select           ) [ 0101111111111110000000]
icmp_ln90                 (icmp             ) [ 0111111111111111111111]
br_ln90                   (br               ) [ 0111111111111111100000]
counter_load              (load             ) [ 0000000000000000000000]
icmp_ln95                 (icmp             ) [ 0101111111111110000000]
zext_ln97                 (zext             ) [ 0000000000000000000000]
skip_row_arr_addr         (getelementptr    ) [ 0101000000000000000000]
counter_2                 (add              ) [ 0000000000000000000000]
counter_3                 (select           ) [ 0000000000000000000000]
j_1                       (add              ) [ 0000000000000000000000]
store_ln89                (store            ) [ 0000000000000000000000]
store_ln89                (store            ) [ 0000000000000000000000]
store_ln89                (store            ) [ 0000000000000000000000]
skip_row_arr_load         (load             ) [ 0100110000000000000000]
mul_ln97                  (mul              ) [ 0100001000000000000000]
src_counter_load          (load             ) [ 0000000000000000000000]
add_ln91_2                (add              ) [ 0000000000000000000000]
zext_ln91_1               (zext             ) [ 0000000000000000000000]
add_ln91_3                (add              ) [ 0000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 0100000111111110000000]
src_counter_load_1        (load             ) [ 0000000000000000000000]
src_counter_2             (add              ) [ 0000000000000000000000]
src_counter_3             (select           ) [ 0000000000000000000000]
src_counter_4             (add              ) [ 0000000000000000000000]
src_counter_5             (select           ) [ 0000000000000000000000]
store_ln89                (store            ) [ 0000000000000000000000]
gmem_load_3_req           (readreq          ) [ 0000000000000000000000]
dst_counter_load_1        (load             ) [ 0000000000000000000000]
specloopname_ln0          (specloopname     ) [ 0000000000000000000000]
empty                     (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000]
j_1_cast                  (zext             ) [ 0000000000000000000000]
specloopname_ln89         (specloopname     ) [ 0000000000000000000000]
add_ln91                  (add              ) [ 0000000000000000000000]
zext_ln91                 (zext             ) [ 0000000000000000000000]
add_ln91_1                (add              ) [ 0000000000000000000000]
gmem_addr                 (getelementptr    ) [ 0100000000000001111111]
gmem_addr_1_read          (read             ) [ 0110000000000001100000]
dst_counter_load_2        (load             ) [ 0000000000000000000000]
dst_counter_2             (add              ) [ 0000000000000000000000]
dst_counter_3             (select           ) [ 0000000000000000000000]
store_ln89                (store            ) [ 0000000000000000000000]
br_ln92                   (br               ) [ 0110000000000001100000]
gmem_addr_4_req           (writereq         ) [ 0000000000000000000000]
storemerge                (phi              ) [ 0100000000000000100000]
write_ln93                (write            ) [ 0000000000000000000000]
gmem_addr_4_resp          (writeresp        ) [ 0000000000000000000000]
br_ln89                   (br               ) [ 0000000000000000000000]
dst_counter_load          (load             ) [ 0000000000000000000000]
write_ln0                 (write            ) [ 0000000000000000000000]
ret_ln0                   (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_counter_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skip_row_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_row_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="icmp_ln31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln63">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_buff">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_buff">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_counter_4_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_4_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_88_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="14"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dst_counter_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_counter/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="src_counter_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_counter/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="counter_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten98_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten98/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_buff_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="dst_buff_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln63_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln63_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln31_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln31_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dst_counter_1_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_counter_1_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="gmem_addr_1_read_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="8"/>
<pin id="158" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_writeresp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="1"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_req/15 gmem_addr_4_resp/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln93_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="0" index="3" bw="1" slack="0"/>
<pin id="172" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/16 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="skip_row_arr_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skip_row_arr_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_row_arr_load/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="storemerge_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="14"/>
<pin id="198" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="storemerge_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="14"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln63_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln63_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="13" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten98_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="1"/>
<pin id="239" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten98_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln88_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln88_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="j_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln89_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln88_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln90_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="counter_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln95_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln97_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="counter_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="counter_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_3/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln89_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="0" index="1" bw="13" slack="1"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln89_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln89_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln97/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="src_counter_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="5"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_load/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln91_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_2/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln91_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln91_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="5"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_3/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="gmem_addr_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="src_counter_load_1_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="5"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_load_1/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="src_counter_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="src_counter_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="5"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter_3/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="src_counter_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="5"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_4/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="src_counter_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="4"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter_5/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln89_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="5"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="dst_counter_load_1_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="13"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load_1/14 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j_1_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="12"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/14 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln91_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/14 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln91_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln91_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="13"/>
<pin id="404" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/14 "/>
</bind>
</comp>

<comp id="406" class="1004" name="gmem_addr_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/14 "/>
</bind>
</comp>

<comp id="412" class="1004" name="dst_counter_load_2_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="13"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load_2/14 "/>
</bind>
</comp>

<comp id="415" class="1004" name="dst_counter_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_counter_2/14 "/>
</bind>
</comp>

<comp id="421" class="1004" name="dst_counter_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="12"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_counter_3/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln89_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="13"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="dst_counter_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="19"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load/20 "/>
</bind>
</comp>

<comp id="437" class="1005" name="j_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="444" class="1005" name="dst_counter_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_counter "/>
</bind>
</comp>

<comp id="453" class="1005" name="src_counter_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_counter "/>
</bind>
</comp>

<comp id="461" class="1005" name="counter_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="468" class="1005" name="indvar_flatten98_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten98 "/>
</bind>
</comp>

<comp id="475" class="1005" name="src_buff_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="5"/>
<pin id="477" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="src_buff_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="dst_buff_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="13"/>
<pin id="482" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln31_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln31_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln63_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="5"/>
<pin id="492" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="select_ln63_cast "/>
</bind>
</comp>

<comp id="495" class="1005" name="icmp_ln88_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="499" class="1005" name="select_ln88_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="12"/>
<pin id="501" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln90_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="508" class="1005" name="icmp_ln95_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="2"/>
<pin id="510" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

<comp id="514" class="1005" name="skip_row_arr_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="1"/>
<pin id="516" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="skip_row_arr_load_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_load "/>
</bind>
</comp>

<comp id="524" class="1005" name="mul_ln97_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln97 "/>
</bind>
</comp>

<comp id="529" class="1005" name="gmem_addr_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="gmem_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="gmem_addr_1_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="2"/>
<pin id="543" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="70" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="82" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="86" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="90" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="92" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="175"><net_src comp="94" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="88" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="211"><net_src comp="130" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="142" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="237" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="252" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="282"><net_src comp="261" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="275" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="293"><net_src comp="275" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="278" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="275" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="261" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="246" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="295" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="303" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="353" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="353" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="2" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="412" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="440"><net_src comp="98" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="447"><net_src comp="102" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="456"><net_src comp="106" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="464"><net_src comp="110" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="471"><net_src comp="114" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="478"><net_src comp="118" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="483"><net_src comp="124" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="488"><net_src comp="136" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="493"><net_src comp="208" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="498"><net_src comp="240" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="261" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="507"><net_src comp="269" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="278" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="517"><net_src comp="183" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="522"><net_src comp="190" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="527"><net_src comp="324" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="532"><net_src comp="347" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="538"><net_src comp="406" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="544"><net_src comp="155" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 16 17 18 19 20 21 }
	Port: dst_counter_4_out | {20 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : dst_counter_1_reload | {1 }
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : gmem | {7 8 9 10 11 12 13 14 }
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : skip_row_arr | {2 3 }
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : icmp_ln31 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : select_ln63 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : dst_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 : src_buff | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln88 : 1
		add_ln88 : 1
		br_ln88 : 2
		icmp_ln89 : 1
		select_ln88 : 2
		icmp_ln90 : 3
		br_ln90 : 4
		icmp_ln95 : 3
		zext_ln97 : 1
		skip_row_arr_addr : 2
		skip_row_arr_load : 3
		counter_2 : 1
		counter_3 : 4
		j_1 : 3
		store_ln89 : 2
		store_ln89 : 5
		store_ln89 : 4
	State 3
	State 4
	State 5
	State 6
		add_ln91_2 : 1
		zext_ln91_1 : 2
		add_ln91_3 : 3
		gmem_addr_1 : 4
		src_counter_2 : 1
		src_counter_3 : 2
		src_counter_4 : 3
		src_counter_5 : 4
		store_ln89 : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		add_ln91 : 1
		zext_ln91 : 2
		add_ln91_1 : 3
		gmem_addr : 4
		dst_counter_2 : 1
		dst_counter_3 : 2
		store_ln89 : 3
	State 15
	State 16
		write_ln93 : 1
	State 17
	State 18
	State 19
	State 20
		write_ln0 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln88_fu_246            |    0    |    0    |    14   |
|          |            counter_2_fu_289           |    0    |    0    |    39   |
|          |               j_1_fu_303              |    0    |    0    |    13   |
|          |           add_ln91_2_fu_332           |    0    |    0    |    39   |
|    add   |           add_ln91_3_fu_342           |    0    |    0    |    71   |
|          |          src_counter_2_fu_356         |    0    |    0    |    39   |
|          |          src_counter_4_fu_368         |    0    |    0    |    39   |
|          |            add_ln91_fu_391            |    0    |    0    |    39   |
|          |           add_ln91_1_fu_401           |    0    |    0    |    71   |
|          |          dst_counter_2_fu_415         |    0    |    0    |    39   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |               grp_fu_324              |    1    |   165   |    50   |
|----------|---------------------------------------|---------|---------|---------|
|          |           select_ln88_fu_261          |    0    |    0    |    4    |
|          |            counter_3_fu_295           |    0    |    0    |    32   |
|  select  |          src_counter_3_fu_361         |    0    |    0    |    32   |
|          |          src_counter_5_fu_373         |    0    |    0    |    32   |
|          |          dst_counter_3_fu_421         |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln88_fu_240           |    0    |    0    |    12   |
|   icmp   |            icmp_ln89_fu_255           |    0    |    0    |    9    |
|          |            icmp_ln90_fu_269           |    0    |    0    |    9    |
|          |            icmp_ln95_fu_278           |    0    |    0    |    9    |
|----------|---------------------------------------|---------|---------|---------|
|          |       src_buff_read_read_fu_118       |    0    |    0    |    0    |
|          |       dst_buff_read_read_fu_124       |    0    |    0    |    0    |
|   read   |      select_ln63_read_read_fu_130     |    0    |    0    |    0    |
|          |       icmp_ln31_read_read_fu_136      |    0    |    0    |    0    |
|          | dst_counter_1_reload_read_read_fu_142 |    0    |    0    |    0    |
|          |      gmem_addr_1_read_read_fu_155     |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_148          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_160         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln93_write_fu_167        |    0    |    0    |    0    |
|          |         write_ln0_write_fu_176        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |        select_ln63_cast_fu_208        |    0    |    0    |    0    |
|          |            zext_ln97_fu_284           |    0    |    0    |    0    |
|   zext   |           zext_ln91_1_fu_338          |    0    |    0    |    0    |
|          |            j_1_cast_fu_388            |    0    |    0    |    0    |
|          |            zext_ln91_fu_397           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    1    |   165   |   624   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     counter_reg_461     |   32   |
|  dst_buff_read_reg_480  |   64   |
|   dst_counter_reg_444   |   32   |
| gmem_addr_1_read_reg_541|    8   |
|   gmem_addr_1_reg_529   |    8   |
|    gmem_addr_reg_535    |    8   |
|  icmp_ln31_read_reg_485 |    1   |
|    icmp_ln88_reg_495    |    1   |
|    icmp_ln90_reg_504    |    1   |
|    icmp_ln95_reg_508    |    1   |
| indvar_flatten98_reg_468|   13   |
|        j_reg_437        |    4   |
|     mul_ln97_reg_524    |   32   |
| select_ln63_cast_reg_490|   32   |
|   select_ln88_reg_499   |    4   |
|skip_row_arr_addr_reg_514|   10   |
|skip_row_arr_load_reg_519|   32   |
|  src_buff_read_reg_475  |   64   |
|   src_counter_reg_453   |   32   |
|    storemerge_reg_196   |    8   |
+-------------------------+--------+
|          Total          |   387  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_160 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_190  |  p0  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   22   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   624  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   552  |   633  |
+-----------+--------+--------+--------+--------+
