<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3-4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bistable.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bistable.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bistable.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bistable.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bistable.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bistable.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bistable.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bistable.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bistable_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bistable_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bistable_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="d_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="d_latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_latch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d_latch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="d_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="de_latch_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="de_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="de_latch_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rs_latch_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch_beh.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch_beh.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch_beh.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch_beh.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch_beh.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch_beh.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch_beh.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_beh_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_beh_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_beh_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch_param.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch_param.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch_param.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch_param.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_param.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch_param.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch_param.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch_param.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_param_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_param_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch_struct.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch_struct.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch_struct.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch_struct.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_struct.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch_struct.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch_struct.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch_struct.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_struct_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_struct_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573123650" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573123650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573304420" xil_pn:in_ck="2837022172000747453" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573304420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bistable.vhd"/>
      <outfile xil_pn:name="bistable_TB.vhd"/>
      <outfile xil_pn:name="d_latch.vhd"/>
      <outfile xil_pn:name="d_latch_TB.vhd"/>
      <outfile xil_pn:name="d_latch_beh.vhd"/>
      <outfile xil_pn:name="d_latch_param.vhd"/>
      <outfile xil_pn:name="d_latch_struct.vhd"/>
      <outfile xil_pn:name="de_latch.vhd"/>
      <outfile xil_pn:name="de_latch_TB.vhd"/>
      <outfile xil_pn:name="de_latch_beh.vhd"/>
      <outfile xil_pn:name="de_latch_param.vhd"/>
      <outfile xil_pn:name="de_latch_struct.vhd"/>
      <outfile xil_pn:name="invert.vhd"/>
      <outfile xil_pn:name="nor_el.vhd"/>
      <outfile xil_pn:name="not_el.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_TB.vhd"/>
      <outfile xil_pn:name="rs_latch_beh.vhd"/>
      <outfile xil_pn:name="rs_latch_param.vhd"/>
      <outfile xil_pn:name="rs_latch_struct.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573304398" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4157583528925804905" xil_pn:start_ts="1573304398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573304398" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5425121115669462233" xil_pn:start_ts="1573304398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573304213" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5354886855067738131" xil_pn:start_ts="1573304213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573304420" xil_pn:in_ck="2837022172000747453" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573304420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bistable.vhd"/>
      <outfile xil_pn:name="bistable_TB.vhd"/>
      <outfile xil_pn:name="d_latch.vhd"/>
      <outfile xil_pn:name="d_latch_TB.vhd"/>
      <outfile xil_pn:name="d_latch_beh.vhd"/>
      <outfile xil_pn:name="d_latch_param.vhd"/>
      <outfile xil_pn:name="d_latch_struct.vhd"/>
      <outfile xil_pn:name="de_latch.vhd"/>
      <outfile xil_pn:name="de_latch_TB.vhd"/>
      <outfile xil_pn:name="de_latch_beh.vhd"/>
      <outfile xil_pn:name="de_latch_param.vhd"/>
      <outfile xil_pn:name="de_latch_struct.vhd"/>
      <outfile xil_pn:name="invert.vhd"/>
      <outfile xil_pn:name="nor_el.vhd"/>
      <outfile xil_pn:name="not_el.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_TB.vhd"/>
      <outfile xil_pn:name="rs_latch_beh.vhd"/>
      <outfile xil_pn:name="rs_latch_param.vhd"/>
      <outfile xil_pn:name="rs_latch_struct.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573304424" xil_pn:in_ck="2837022172000747453" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1529847972653884152" xil_pn:start_ts="1573304420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="de_latch_TB_beh.prj"/>
      <outfile xil_pn:name="de_latch_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573304424" xil_pn:in_ck="959423985169321077" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4162452377415803467" xil_pn:start_ts="1573304424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="de_latch_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1573119736" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573119736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
