\hypertarget{struct_r_c_m___type}{}\section{R\+C\+M\+\_\+\+Type Struct Reference}
\label{struct_r_c_m___type}\index{RCM\_Type@{RCM\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a41d4e6ae9fb47445146929d15e97153f}{S\+R\+S0}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a2164524ec77565baad264a25fbc65378}{S\+R\+S1}}
\item 
\mbox{\Hypertarget{struct_r_c_m___type_a1d386ff4b328960f430b4c63f61423fa}\label{struct_r_c_m___type_a1d386ff4b328960f430b4c63f61423fa}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_adb3a6cb8a3c37e9a55ab12962d0983d1}{R\+P\+FC}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a9423324babed28ac7e0a6990356c8cb1}{R\+P\+FW}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a9dc688d824bd4fbad7ae0cbf014ab941}{FM}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a91433e592a086af139d7860f6a37b723}{MR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a15733121a3927d30210bdcdf90f2d296}{S\+S\+R\+S0}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a7b2815c39ff2f860d979b2aa9f18d773}{S\+S\+R\+S1}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+CM -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_m___type_a9dc688d824bd4fbad7ae0cbf014ab941}\label{struct_r_c_m___type_a9dc688d824bd4fbad7ae0cbf014ab941}} 
\index{RCM\_Type@{RCM\_Type}!FM@{FM}}
\index{FM@{FM}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{FM}{FM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FM}

Force Mode Register, offset\+: 0x6 \mbox{\Hypertarget{struct_r_c_m___type_a91433e592a086af139d7860f6a37b723}\label{struct_r_c_m___type_a91433e592a086af139d7860f6a37b723}} 
\index{RCM\_Type@{RCM\_Type}!MR@{MR}}
\index{MR@{MR}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{MR}{MR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t MR}

Mode Register, offset\+: 0x7 \mbox{\Hypertarget{struct_r_c_m___type_adb3a6cb8a3c37e9a55ab12962d0983d1}\label{struct_r_c_m___type_adb3a6cb8a3c37e9a55ab12962d0983d1}} 
\index{RCM\_Type@{RCM\_Type}!RPFC@{RPFC}}
\index{RPFC@{RPFC}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{RPFC}{RPFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+P\+FC}

Reset Pin Filter Control register, offset\+: 0x4 \mbox{\Hypertarget{struct_r_c_m___type_a9423324babed28ac7e0a6990356c8cb1}\label{struct_r_c_m___type_a9423324babed28ac7e0a6990356c8cb1}} 
\index{RCM\_Type@{RCM\_Type}!RPFW@{RPFW}}
\index{RPFW@{RPFW}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{RPFW}{RPFW}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+P\+FW}

Reset Pin Filter Width register, offset\+: 0x5 \mbox{\Hypertarget{struct_r_c_m___type_a41d4e6ae9fb47445146929d15e97153f}\label{struct_r_c_m___type_a41d4e6ae9fb47445146929d15e97153f}} 
\index{RCM\_Type@{RCM\_Type}!SRS0@{SRS0}}
\index{SRS0@{SRS0}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{SRS0}{SRS0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S\+R\+S0}

System Reset Status Register 0, offset\+: 0x0 \mbox{\Hypertarget{struct_r_c_m___type_a2164524ec77565baad264a25fbc65378}\label{struct_r_c_m___type_a2164524ec77565baad264a25fbc65378}} 
\index{RCM\_Type@{RCM\_Type}!SRS1@{SRS1}}
\index{SRS1@{SRS1}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{SRS1}{SRS1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S\+R\+S1}

System Reset Status Register 1, offset\+: 0x1 \mbox{\Hypertarget{struct_r_c_m___type_a15733121a3927d30210bdcdf90f2d296}\label{struct_r_c_m___type_a15733121a3927d30210bdcdf90f2d296}} 
\index{RCM\_Type@{RCM\_Type}!SSRS0@{SSRS0}}
\index{SSRS0@{SSRS0}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{SSRS0}{SSRS0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+S\+R\+S0}

Sticky System Reset Status Register 0, offset\+: 0x8 \mbox{\Hypertarget{struct_r_c_m___type_a7b2815c39ff2f860d979b2aa9f18d773}\label{struct_r_c_m___type_a7b2815c39ff2f860d979b2aa9f18d773}} 
\index{RCM\_Type@{RCM\_Type}!SSRS1@{SSRS1}}
\index{SSRS1@{SSRS1}!RCM\_Type@{RCM\_Type}}
\subsubsection{\texorpdfstring{SSRS1}{SSRS1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+S\+R\+S1}

Sticky System Reset Status Register 1, offset\+: 0x9 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
