// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "12/01/2017 13:00:08"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Bluetooth (
	clk,
	reset,
	rx,
	increment,
	leds,
	tx);
input 	clk;
input 	reset;
input 	rx;
input 	increment;
output 	[7:0] leds;
output 	tx;

// Design Ports Information
// increment	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Bluetooth_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \increment~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|dffe4~q ;
wire \rx~input_o ;
wire \uart_inst|rx_1|sipo[2]~feeder_combout ;
wire \uart_inst|rx_1|sipo[5]~feeder_combout ;
wire \uart_inst|rx_1|sipo[6]~feeder_combout ;
wire \uart_inst|rx_1|sipo[8]~feeder_combout ;
wire \uart_inst|rx_1|sipo[9]~feeder_combout ;
wire \uart_inst|rx_1|sipo[10]~feeder_combout ;
wire \uart_inst|rx_1|sipo[12]~feeder_combout ;
wire \uart_inst|rx_1|sipo[13]~feeder_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~5 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a13 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a12 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a11 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a10 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a9 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a8 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a7 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a6 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a5 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a4 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a3 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a2 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a1 ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a14 ;
wire \uart_inst|rx_1|received[0]~feeder_combout ;
wire \uart_inst|rx_1|always7~11_combout ;
wire \uart_inst|rx_1|always7~10_combout ;
wire \uart_inst|rx_1|always7~12_combout ;
wire \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a15 ;
wire \uart_inst|rx_1|sipo[146]~feeder_combout ;
wire \uart_inst|rx_1|sipo[147]~feeder_combout ;
wire \uart_inst|rx_1|sipo[148]~feeder_combout ;
wire \uart_inst|rx_1|sipo[150]~feeder_combout ;
wire \uart_inst|rx_1|sipo[152]~feeder_combout ;
wire \uart_inst|rx_1|always7~6_combout ;
wire \uart_inst|rx_1|sipo[154]~feeder_combout ;
wire \uart_inst|rx_1|always7~5_combout ;
wire \uart_inst|rx_1|always7~7_combout ;
wire \uart_inst|rx_1|always7~8_combout ;
wire \uart_inst|rx_1|always7~9_combout ;
wire \uart_inst|rx_1|sipo[159]~feeder_combout ;
wire \uart_inst|rx_1|sipo[160]~feeder_combout ;
wire \uart_inst|rx_1|sipo[161]~feeder_combout ;
wire \uart_inst|rx_1|sipo[162]~feeder_combout ;
wire \uart_inst|rx_1|sipo[164]~feeder_combout ;
wire \uart_inst|rx_1|sipo[165]~feeder_combout ;
wire \uart_inst|rx_1|sipo[166]~feeder_combout ;
wire \uart_inst|rx_1|always7~2_combout ;
wire \uart_inst|rx_1|sipo[168]~feeder_combout ;
wire \uart_inst|rx_1|sipo[169]~feeder_combout ;
wire \uart_inst|rx_1|sipo[170]~feeder_combout ;
wire \uart_inst|rx_1|sipo[171]~feeder_combout ;
wire \uart_inst|rx_1|sipo[173]~feeder_combout ;
wire \uart_inst|rx_1|always7~0_combout ;
wire \uart_inst|rx_1|always7~1_combout ;
wire \uart_inst|rx_1|always7~3_combout ;
wire \uart_inst|rx_1|always7~4_combout ;
wire \uart_inst|rx_1|cnt[0]~8_combout ;
wire \~GND~combout ;
wire \uart_inst|rx_1|cnt[0]~9 ;
wire \uart_inst|rx_1|cnt[1]~10_combout ;
wire \uart_inst|rx_1|always7~13_combout ;
wire \uart_inst|rx_1|cnt[1]~11 ;
wire \uart_inst|rx_1|cnt[2]~12_combout ;
wire \uart_inst|rx_1|cnt[2]~13 ;
wire \uart_inst|rx_1|cnt[3]~14_combout ;
wire \uart_inst|rx_1|Equal0~0_combout ;
wire \uart_inst|rx_1|cnt[3]~15 ;
wire \uart_inst|rx_1|cnt[4]~16_combout ;
wire \uart_inst|rx_1|cnt[4]~17 ;
wire \uart_inst|rx_1|cnt[5]~18_combout ;
wire \uart_inst|rx_1|cnt[5]~19 ;
wire \uart_inst|rx_1|cnt[6]~20_combout ;
wire \uart_inst|rx_1|cnt[6]~21 ;
wire \uart_inst|rx_1|cnt[7]~22_combout ;
wire \uart_inst|rx_1|Equal0~1_combout ;
wire \uart_inst|rx_1|Equal0~2_combout ;
wire \uart_inst|rx_1|trg~0_combout ;
wire \uart_inst|rx_1|prev_cnt[4]~feeder_combout ;
wire \uart_inst|rx_1|prev_cnt[7]~feeder_combout ;
wire \uart_inst|rx_1|rx_drdy~0_combout ;
wire \uart_inst|rx_1|prev_cnt[2]~feeder_combout ;
wire \uart_inst|rx_1|prev_cnt[0]~feeder_combout ;
wire \uart_inst|rx_1|rx_drdy~1_combout ;
wire \uart_inst|rx_1|rx_drdy~2_combout ;
wire \prev_rx_drdy~q ;
wire \receive_buffer~56_combout ;
wire \receive_buffer~60_combout ;
wire \receive_buffer[0].data[4]~q ;
wire \receive_buffer~52_combout ;
wire \receive_buffer[1].data[4]~q ;
wire \receive_buffer~44_combout ;
wire \receive_buffer[2].data[4]~q ;
wire \receive_buffer~36_combout ;
wire \receive_buffer[3].data[4]~q ;
wire \receive_buffer~28_combout ;
wire \receive_buffer[4].data[4]~q ;
wire \receive_buffer~20_combout ;
wire \receive_buffer[5].data[4]~q ;
wire \receive_buffer~12_combout ;
wire \receive_buffer[6].data[4]~q ;
wire \uart_inst|rx_1|received[4]~feeder_combout ;
wire \receive_buffer~4_combout ;
wire \receive_buffer[7].data[4]~q ;
wire \receive_buffer~62_combout ;
wire \receive_buffer[0].data[6]~q ;
wire \receive_buffer~54_combout ;
wire \receive_buffer[1].data[6]~q ;
wire \receive_buffer~46_combout ;
wire \receive_buffer[2].data[6]~q ;
wire \receive_buffer~38_combout ;
wire \receive_buffer[3].data[6]~q ;
wire \receive_buffer~30_combout ;
wire \receive_buffer[4].data[6]~q ;
wire \receive_buffer~22_combout ;
wire \receive_buffer[5].data[6]~q ;
wire \receive_buffer~14_combout ;
wire \receive_buffer[6].data[6]~q ;
wire \uart_inst|rx_1|received[6]~feeder_combout ;
wire \receive_buffer~6_combout ;
wire \receive_buffer[7].data[6]~q ;
wire \uart_inst|rx_1|received[5]~feeder_combout ;
wire \receive_buffer~59_combout ;
wire \receive_buffer[0].data[3]~q ;
wire \receive_buffer~51_combout ;
wire \receive_buffer[1].data[3]~q ;
wire \receive_buffer~43_combout ;
wire \receive_buffer[2].data[3]~q ;
wire \receive_buffer~35_combout ;
wire \receive_buffer[3].data[3]~q ;
wire \receive_buffer~27_combout ;
wire \receive_buffer[4].data[3]~q ;
wire \receive_buffer~19_combout ;
wire \receive_buffer[5].data[3]~q ;
wire \receive_buffer~11_combout ;
wire \receive_buffer[6].data[3]~q ;
wire \receive_buffer~3_combout ;
wire \receive_buffer[7].data[3]~q ;
wire \receive_buffer~58_combout ;
wire \receive_buffer[0].data[2]~q ;
wire \receive_buffer~50_combout ;
wire \receive_buffer[1].data[2]~q ;
wire \receive_buffer~42_combout ;
wire \receive_buffer[2].data[2]~q ;
wire \receive_buffer~34_combout ;
wire \receive_buffer[3].data[2]~q ;
wire \receive_buffer~26_combout ;
wire \receive_buffer[4].data[2]~q ;
wire \receive_buffer~18_combout ;
wire \receive_buffer[5].data[2]~q ;
wire \receive_buffer~10_combout ;
wire \receive_buffer[6].data[2]~q ;
wire \receive_buffer~2_combout ;
wire \receive_buffer[7].data[2]~q ;
wire \uart_inst|rx_1|received[1]~feeder_combout ;
wire \receive_buffer~57_combout ;
wire \receive_buffer[0].data[1]~q ;
wire \receive_buffer~49_combout ;
wire \receive_buffer[1].data[1]~q ;
wire \receive_buffer~41_combout ;
wire \receive_buffer[2].data[1]~q ;
wire \receive_buffer~33_combout ;
wire \receive_buffer[3].data[1]~q ;
wire \receive_buffer~25_combout ;
wire \receive_buffer[4].data[1]~q ;
wire \receive_buffer~17_combout ;
wire \receive_buffer[5].data[1]~q ;
wire \receive_buffer~9_combout ;
wire \receive_buffer[6].data[1]~q ;
wire \receive_buffer~1_combout ;
wire \receive_buffer[7].data[1]~q ;
wire \Equal0~1_combout ;
wire \receive_buffer[5].data[3]~3_combout ;
wire \always1~0_combout ;
wire \receive_buffer~61_combout ;
wire \receive_buffer[0].data[5]~q ;
wire \receive_buffer~53_combout ;
wire \receive_buffer[1].data[5]~q ;
wire \receive_buffer~45_combout ;
wire \receive_buffer[2].data[5]~q ;
wire \receive_buffer~37_combout ;
wire \receive_buffer[3].data[5]~q ;
wire \receive_buffer~29_combout ;
wire \receive_buffer[4].data[5]~q ;
wire \receive_buffer~21_combout ;
wire \receive_buffer[5].data[5]~q ;
wire \receive_buffer~13_combout ;
wire \receive_buffer[6].data[5]~q ;
wire \receive_buffer~5_combout ;
wire \receive_buffer[7].data[5]~q ;
wire \receive_buffer~63_combout ;
wire \receive_buffer[0].data[7]~q ;
wire \receive_buffer~55_combout ;
wire \receive_buffer[1].data[7]~q ;
wire \receive_buffer~47_combout ;
wire \receive_buffer[2].data[7]~q ;
wire \receive_buffer~39_combout ;
wire \receive_buffer[3].data[7]~q ;
wire \receive_buffer~31_combout ;
wire \receive_buffer[4].data[7]~q ;
wire \receive_buffer~23_combout ;
wire \receive_buffer[5].data[7]~q ;
wire \receive_buffer~15_combout ;
wire \receive_buffer[6].data[7]~q ;
wire \receive_buffer~7_combout ;
wire \receive_buffer[7].data[7]~q ;
wire \Equal0~0_combout ;
wire \receive_buffer[5].data[3]~0_combout ;
wire \receive_buffer[5].data[3]~1_combout ;
wire \receive_buffer[5].data[3]~2_combout ;
wire \receive_buffer[0].data[0]~q ;
wire \receive_buffer~48_combout ;
wire \receive_buffer[1].data[0]~q ;
wire \receive_buffer~40_combout ;
wire \receive_buffer[2].data[0]~q ;
wire \receive_buffer~32_combout ;
wire \receive_buffer[3].data[0]~q ;
wire \receive_buffer~24_combout ;
wire \receive_buffer[4].data[0]~q ;
wire \receive_buffer~16_combout ;
wire \receive_buffer[5].data[0]~q ;
wire \receive_buffer~8_combout ;
wire \receive_buffer[6].data[0]~q ;
wire \receive_buffer~0_combout ;
wire \receive_buffer[7].data[0]~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \send_buffer~12_combout ;
wire \send_buffer[4].data[1]~0_combout ;
wire \send_buffer~3_combout ;
wire \send_buffer[7].val~q ;
wire \prev_tx_done~q ;
wire \send_buffer[4].data[1]~1_combout ;
wire \send_buffer[3].val~q ;
wire \send_buffer~8_combout ;
wire \send_buffer[4].val~q ;
wire \send_buffer~5_combout ;
wire \send_buffer[5].val~q ;
wire \send_buffer~1_combout ;
wire \send_buffer[6].val~q ;
wire \send~0_combout ;
wire \send~q ;
wire \uart_inst|tx_1|cnt[0]~2_combout ;
wire \uart_inst|tx_1|cnt[3]~0_combout ;
wire \uart_inst|tx_1|cnt[3]~1_combout ;
wire \uart_inst|tx_1|cnt[1]~4_combout ;
wire \uart_inst|tx_1|cnt[2]~3_combout ;
wire \uart_inst|tx_1|Equal2~0_combout ;
wire \send_buffer[4].data[1]~2_combout ;
wire \send_buffer~16_combout ;
wire \send_buffer[2].data[0]~q ;
wire \send_buffer~13_combout ;
wire \send_buffer[3].data[0]~q ;
wire \send_buffer~9_combout ;
wire \send_buffer[4].data[0]~q ;
wire \send_buffer~6_combout ;
wire \send_buffer[5].data[0]~q ;
wire \send_buffer~2_combout ;
wire \send_buffer[6].data[0]~q ;
wire \send_buffer~0_combout ;
wire \send_buffer[7].data[0]~q ;
wire \uart_inst|tx_1|Equal3~0_combout ;
wire \send_buffer~18_combout ;
wire \send_buffer[3].data[6]~q ;
wire \send_buffer~15_combout ;
wire \send_buffer[4].data[1]~q ;
wire \send_buffer~11_combout ;
wire \send_buffer[5].data[1]~q ;
wire \send_buffer~7_combout ;
wire \send_buffer[6].data[1]~q ;
wire \send_buffer~4_combout ;
wire \send_buffer[7].data[1]~q ;
wire \send_buffer~24_combout ;
wire \send_buffer[2].data[4]~q ;
wire \send_buffer~22_combout ;
wire \send_buffer[3].data[4]~q ;
wire \send_buffer~20_combout ;
wire \send_buffer[4].data[4]~q ;
wire \send_buffer~17_combout ;
wire \send_buffer[5].data[4]~q ;
wire \send_buffer~14_combout ;
wire \send_buffer[6].data[4]~q ;
wire \send_buffer~10_combout ;
wire \send_buffer[7].data[4]~q ;
wire \send_buffer~25_combout ;
wire \send_buffer[4].data[6]~q ;
wire \send_buffer~23_combout ;
wire \send_buffer[5].data[6]~q ;
wire \send_buffer~21_combout ;
wire \send_buffer[6].data[6]~q ;
wire \send_buffer~19_combout ;
wire \send_buffer[7].data[6]~q ;
wire \uart_inst|tx_1|Selector0~1_combout ;
wire \uart_inst|tx_1|send_reg~6_combout ;
wire \uart_inst|tx_1|send_reg~5_combout ;
wire \uart_inst|tx_1|send_reg~4_combout ;
wire \uart_inst|tx_1|send_reg~3_combout ;
wire \uart_inst|tx_1|send_reg~2_combout ;
wire \uart_inst|tx_1|send_reg~1_combout ;
wire \uart_inst|tx_1|send_reg~0_combout ;
wire \uart_inst|tx_1|Selector0~0_combout ;
wire [175:0] \uart_inst|rx_1|sipo ;
wire [7:0] \uart_inst|rx_1|prev_cnt ;
wire [7:0] \uart_inst|tx_1|send_reg ;
wire [3:0] \uart_inst|tx_1|cnt ;
wire [2:0] \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit ;
wire [2:0] \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [7:0] \uart_inst|rx_1|received ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \uart_inst|rx_1|cnt ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a1  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a2  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a3  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a4  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a5  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a6  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a7  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a8  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [8];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a9  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [9];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a10  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [10];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a11  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [11];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a12  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [12];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a13  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [13];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a14  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [14];
assign \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a15  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \leds[0]~output (
	.i(\receive_buffer[7].data[0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \leds[1]~output (
	.i(\receive_buffer[7].data[1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \leds[2]~output (
	.i(\receive_buffer[7].data[2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \leds[3]~output (
	.i(\receive_buffer[7].data[3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \leds[4]~output (
	.i(\receive_buffer[7].data[4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \leds[5]~output (
	.i(!\receive_buffer[7].data[5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \leds[6]~output (
	.i(\receive_buffer[7].data[6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \leds[7]~output (
	.i(\receive_buffer[7].data[7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \tx~output (
	.i(\uart_inst|tx_1|Selector0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 50;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 50;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 12;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 13;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 63;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 62;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "on";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 15625;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c3";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 15625;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 48;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \pll|altpll_component|auto_generated|pll1 .m = 48;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 5;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 260;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout  = !\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [0]
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout  = (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT )) # 
// (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & ((\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (GND)))
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N21
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout  = (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [2] & (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  $ (GND))) # 
// (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [2] & (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  & VCC))
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT  = CARRY((\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [2] & !\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ))

	.dataa(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout ),
	.cout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N23
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N1
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|dffe4 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \uart_inst|rx_1|sipo[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N19
dffeas \uart_inst|rx_1|sipo[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneive_lcell_comb \uart_inst|rx_1|sipo[2]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[2]~feeder_combout  = \uart_inst|rx_1|sipo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [1]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N27
dffeas \uart_inst|rx_1|sipo[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N5
dffeas \uart_inst|rx_1|sipo[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[3] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N13
dffeas \uart_inst|rx_1|sipo[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[4] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneive_lcell_comb \uart_inst|rx_1|sipo[5]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[5]~feeder_combout  = \uart_inst|rx_1|sipo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [4]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N3
dffeas \uart_inst|rx_1|sipo[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[5] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cycloneive_lcell_comb \uart_inst|rx_1|sipo[6]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[6]~feeder_combout  = \uart_inst|rx_1|sipo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [5]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N23
dffeas \uart_inst|rx_1|sipo[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[6] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N25
dffeas \uart_inst|rx_1|sipo[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [6]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[7] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneive_lcell_comb \uart_inst|rx_1|sipo[8]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[8]~feeder_combout  = \uart_inst|rx_1|sipo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [7]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[8]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N21
dffeas \uart_inst|rx_1|sipo[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[8] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneive_lcell_comb \uart_inst|rx_1|sipo[9]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[9]~feeder_combout  = \uart_inst|rx_1|sipo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [8]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N29
dffeas \uart_inst|rx_1|sipo[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[9] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cycloneive_lcell_comb \uart_inst|rx_1|sipo[10]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[10]~feeder_combout  = \uart_inst|rx_1|sipo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [9]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[10]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas \uart_inst|rx_1|sipo[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[10] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \uart_inst|rx_1|sipo[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [10]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[11] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneive_lcell_comb \uart_inst|rx_1|sipo[12]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[12]~feeder_combout  = \uart_inst|rx_1|sipo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [11]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[12]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N17
dffeas \uart_inst|rx_1|sipo[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[12] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cycloneive_lcell_comb \uart_inst|rx_1|sipo[13]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[13]~feeder_combout  = \uart_inst|rx_1|sipo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [12]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[13]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N31
dffeas \uart_inst|rx_1|sipo[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[13] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N7
dffeas \uart_inst|rx_1|sipo[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [13]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[14] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \uart_inst|rx_1|sipo[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [14]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[15] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout  & \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout )

	.dataa(gnd),
	.datab(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h3300;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  $ (GND))) # 
// (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  & VCC))
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~5  = CARRY((\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ))

	.dataa(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~5 ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'hA50A;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout  = (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout  & \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout )

	.dataa(gnd),
	.datab(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2 .lut_mask = 16'h3300;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N7
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~5 ),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6 .lut_mask = 16'hF0F0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout  = (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6_combout ) # ((\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & 
// (!\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2])))

	.dataa(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[3]~6_combout ),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual .lut_mask = 16'hF2F0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cycloneive_lcell_comb \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & !\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h00F0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N27
dffeas \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\uart_inst|rx_1|sipo_rtl_0|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a14 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a13 ,
\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a12 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a11 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a10 ,
\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a9 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a8 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a7 ,
\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a6 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a5 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a4 ,
\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a3 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a2 ,\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a1 ,
\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ,\uart_inst|rx_1|sipo [15]}),
	.portaaddr({\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\uart_inst|rx_1|sipo_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "uart:uart_inst|rx:rx_1|altshift_taps:sipo_rtl_0|shift_taps_jkm:auto_generated|altsyncram_82b1:altsyncram2|ALTSYNCRAM";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 3;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 36;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 7;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 6;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 16;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 3;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 36;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 7;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 6;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 16;
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneive_lcell_comb \uart_inst|rx_1|received[0]~feeder (
// Equation(s):
// \uart_inst|rx_1|received[0]~feeder_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a14 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|received[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|received[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|received[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneive_lcell_comb \uart_inst|rx_1|always7~11 (
// Equation(s):
// \uart_inst|rx_1|always7~11_combout  = (\uart_inst|rx_1|sipo [6] & (\uart_inst|rx_1|sipo [5] & (\uart_inst|rx_1|sipo [3] & \uart_inst|rx_1|sipo [4])))

	.dataa(\uart_inst|rx_1|sipo [6]),
	.datab(\uart_inst|rx_1|sipo [5]),
	.datac(\uart_inst|rx_1|sipo [3]),
	.datad(\uart_inst|rx_1|sipo [4]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~11 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cycloneive_lcell_comb \uart_inst|rx_1|always7~10 (
// Equation(s):
// \uart_inst|rx_1|always7~10_combout  = (\uart_inst|rx_1|sipo [8] & (\uart_inst|rx_1|sipo [10] & (\uart_inst|rx_1|sipo [7] & \uart_inst|rx_1|sipo [9])))

	.dataa(\uart_inst|rx_1|sipo [8]),
	.datab(\uart_inst|rx_1|sipo [10]),
	.datac(\uart_inst|rx_1|sipo [7]),
	.datad(\uart_inst|rx_1|sipo [9]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~10 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneive_lcell_comb \uart_inst|rx_1|always7~12 (
// Equation(s):
// \uart_inst|rx_1|always7~12_combout  = (\uart_inst|rx_1|sipo [2] & (\uart_inst|rx_1|always7~11_combout  & (\uart_inst|rx_1|sipo [1] & \uart_inst|rx_1|always7~10_combout )))

	.dataa(\uart_inst|rx_1|sipo [2]),
	.datab(\uart_inst|rx_1|always7~11_combout ),
	.datac(\uart_inst|rx_1|sipo [1]),
	.datad(\uart_inst|rx_1|always7~10_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~12 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N3
dffeas \uart_inst|rx_1|sipo[144] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a15 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [144]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[144] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[144] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \uart_inst|rx_1|sipo[145] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [144]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [145]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[145] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[145] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
cycloneive_lcell_comb \uart_inst|rx_1|sipo[146]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[146]~feeder_combout  = \uart_inst|rx_1|sipo [145]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [145]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[146]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[146]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[146]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \uart_inst|rx_1|sipo[146] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [146]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[146] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[146] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N26
cycloneive_lcell_comb \uart_inst|rx_1|sipo[147]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[147]~feeder_combout  = \uart_inst|rx_1|sipo [146]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [146]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[147]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[147]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[147]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \uart_inst|rx_1|sipo[147] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[147]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [147]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[147] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[147] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N16
cycloneive_lcell_comb \uart_inst|rx_1|sipo[148]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[148]~feeder_combout  = \uart_inst|rx_1|sipo [147]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [147]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[148]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[148]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[148]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N17
dffeas \uart_inst|rx_1|sipo[148] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [148]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[148] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[148] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \uart_inst|rx_1|sipo[149] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [148]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [149]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[149] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[149] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
cycloneive_lcell_comb \uart_inst|rx_1|sipo[150]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[150]~feeder_combout  = \uart_inst|rx_1|sipo [149]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [149]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[150]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[150]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[150]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \uart_inst|rx_1|sipo[150] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [150]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[150] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[150] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N11
dffeas \uart_inst|rx_1|sipo[151] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [150]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [151]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[151] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[151] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N8
cycloneive_lcell_comb \uart_inst|rx_1|sipo[152]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[152]~feeder_combout  = \uart_inst|rx_1|sipo [151]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [151]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[152]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[152]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[152]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \uart_inst|rx_1|sipo[152] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [152]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[152] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[152] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
cycloneive_lcell_comb \uart_inst|rx_1|always7~6 (
// Equation(s):
// \uart_inst|rx_1|always7~6_combout  = (!\uart_inst|rx_1|sipo [151] & (!\uart_inst|rx_1|sipo [152] & (!\uart_inst|rx_1|sipo [149] & !\uart_inst|rx_1|sipo [150])))

	.dataa(\uart_inst|rx_1|sipo [151]),
	.datab(\uart_inst|rx_1|sipo [152]),
	.datac(\uart_inst|rx_1|sipo [149]),
	.datad(\uart_inst|rx_1|sipo [150]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~6 .lut_mask = 16'h0001;
defparam \uart_inst|rx_1|always7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N15
dffeas \uart_inst|rx_1|sipo[153] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [152]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [153]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[153] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
cycloneive_lcell_comb \uart_inst|rx_1|sipo[154]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[154]~feeder_combout  = \uart_inst|rx_1|sipo [153]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [153]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[154]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[154]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[154]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N29
dffeas \uart_inst|rx_1|sipo[154] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [154]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[154] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[154] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \uart_inst|rx_1|sipo[155] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [154]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [155]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[155] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[155] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \uart_inst|rx_1|sipo[156] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [155]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [156]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[156] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N14
cycloneive_lcell_comb \uart_inst|rx_1|always7~5 (
// Equation(s):
// \uart_inst|rx_1|always7~5_combout  = (!\uart_inst|rx_1|sipo [155] & (!\uart_inst|rx_1|sipo [154] & (!\uart_inst|rx_1|sipo [153] & !\uart_inst|rx_1|sipo [156])))

	.dataa(\uart_inst|rx_1|sipo [155]),
	.datab(\uart_inst|rx_1|sipo [154]),
	.datac(\uart_inst|rx_1|sipo [153]),
	.datad(\uart_inst|rx_1|sipo [156]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~5 .lut_mask = 16'h0001;
defparam \uart_inst|rx_1|always7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
cycloneive_lcell_comb \uart_inst|rx_1|always7~7 (
// Equation(s):
// \uart_inst|rx_1|always7~7_combout  = (!\uart_inst|rx_1|sipo [148] & (!\uart_inst|rx_1|sipo [146] & (!\uart_inst|rx_1|sipo [145] & !\uart_inst|rx_1|sipo [147])))

	.dataa(\uart_inst|rx_1|sipo [148]),
	.datab(\uart_inst|rx_1|sipo [146]),
	.datac(\uart_inst|rx_1|sipo [145]),
	.datad(\uart_inst|rx_1|sipo [147]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~7 .lut_mask = 16'h0001;
defparam \uart_inst|rx_1|always7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneive_lcell_comb \uart_inst|rx_1|always7~8 (
// Equation(s):
// \uart_inst|rx_1|always7~8_combout  = (\uart_inst|rx_1|sipo [12] & (\uart_inst|rx_1|sipo [13] & (\uart_inst|rx_1|sipo [11] & \uart_inst|rx_1|sipo [14])))

	.dataa(\uart_inst|rx_1|sipo [12]),
	.datab(\uart_inst|rx_1|sipo [13]),
	.datac(\uart_inst|rx_1|sipo [11]),
	.datad(\uart_inst|rx_1|sipo [14]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~8 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N24
cycloneive_lcell_comb \uart_inst|rx_1|always7~9 (
// Equation(s):
// \uart_inst|rx_1|always7~9_combout  = (\uart_inst|rx_1|always7~6_combout  & (\uart_inst|rx_1|always7~5_combout  & (\uart_inst|rx_1|always7~7_combout  & \uart_inst|rx_1|always7~8_combout )))

	.dataa(\uart_inst|rx_1|always7~6_combout ),
	.datab(\uart_inst|rx_1|always7~5_combout ),
	.datac(\uart_inst|rx_1|always7~7_combout ),
	.datad(\uart_inst|rx_1|always7~8_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~9 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N23
dffeas \uart_inst|rx_1|sipo[157] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [156]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [157]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[157] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[157] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \uart_inst|rx_1|sipo[158] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [157]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [158]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[158] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[158] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneive_lcell_comb \uart_inst|rx_1|sipo[159]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[159]~feeder_combout  = \uart_inst|rx_1|sipo [158]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [158]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[159]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[159]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[159]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N11
dffeas \uart_inst|rx_1|sipo[159] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[159]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [159]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[159] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneive_lcell_comb \uart_inst|rx_1|sipo[160]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[160]~feeder_combout  = \uart_inst|rx_1|sipo [159]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [159]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[160]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[160]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[160]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N25
dffeas \uart_inst|rx_1|sipo[160] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [160]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[160] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[160] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cycloneive_lcell_comb \uart_inst|rx_1|sipo[161]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[161]~feeder_combout  = \uart_inst|rx_1|sipo [160]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [160]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[161]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[161]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[161]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N19
dffeas \uart_inst|rx_1|sipo[161] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[161]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [161]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[161] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[161] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneive_lcell_comb \uart_inst|rx_1|sipo[162]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[162]~feeder_combout  = \uart_inst|rx_1|sipo [161]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [161]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[162]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[162]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[162]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N9
dffeas \uart_inst|rx_1|sipo[162] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [162]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[162] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[162] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \uart_inst|rx_1|sipo[163] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [162]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [163]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[163] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[163] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneive_lcell_comb \uart_inst|rx_1|sipo[164]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[164]~feeder_combout  = \uart_inst|rx_1|sipo [163]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [163]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[164]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[164]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[164]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \uart_inst|rx_1|sipo[164] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[164]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [164]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[164] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[164] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneive_lcell_comb \uart_inst|rx_1|sipo[165]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[165]~feeder_combout  = \uart_inst|rx_1|sipo [164]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [164]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[165]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[165]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[165]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N19
dffeas \uart_inst|rx_1|sipo[165] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[165]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [165]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[165] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneive_lcell_comb \uart_inst|rx_1|sipo[166]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[166]~feeder_combout  = \uart_inst|rx_1|sipo [165]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [165]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[166]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[166]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[166]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \uart_inst|rx_1|sipo[166] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[166]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [166]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[166] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[166] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneive_lcell_comb \uart_inst|rx_1|always7~2 (
// Equation(s):
// \uart_inst|rx_1|always7~2_combout  = (\uart_inst|rx_1|sipo [166] & (\uart_inst|rx_1|sipo [165] & (\uart_inst|rx_1|sipo [163] & \uart_inst|rx_1|sipo [164])))

	.dataa(\uart_inst|rx_1|sipo [166]),
	.datab(\uart_inst|rx_1|sipo [165]),
	.datac(\uart_inst|rx_1|sipo [163]),
	.datad(\uart_inst|rx_1|sipo [164]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~2 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \uart_inst|rx_1|sipo[167] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [166]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [167]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[167] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[167] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneive_lcell_comb \uart_inst|rx_1|sipo[168]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[168]~feeder_combout  = \uart_inst|rx_1|sipo [167]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [167]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[168]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[168]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[168]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \uart_inst|rx_1|sipo[168] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[168]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [168]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[168] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneive_lcell_comb \uart_inst|rx_1|sipo[169]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[169]~feeder_combout  = \uart_inst|rx_1|sipo [168]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [168]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[169]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[169]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[169]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N11
dffeas \uart_inst|rx_1|sipo[169] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[169]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [169]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[169] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[169] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneive_lcell_comb \uart_inst|rx_1|sipo[170]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[170]~feeder_combout  = \uart_inst|rx_1|sipo [169]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [169]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[170]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[170]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[170]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N1
dffeas \uart_inst|rx_1|sipo[170] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[170]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [170]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[170] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[170] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneive_lcell_comb \uart_inst|rx_1|sipo[171]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[171]~feeder_combout  = \uart_inst|rx_1|sipo [170]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [170]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[171]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[171]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[171]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N15
dffeas \uart_inst|rx_1|sipo[171] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[171]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [171]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[171] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[171] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \uart_inst|rx_1|sipo[172] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [171]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [172]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[172] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[172] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneive_lcell_comb \uart_inst|rx_1|sipo[173]~feeder (
// Equation(s):
// \uart_inst|rx_1|sipo[173]~feeder_combout  = \uart_inst|rx_1|sipo [172]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo [172]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|sipo[173]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[173]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|sipo[173]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N27
dffeas \uart_inst|rx_1|sipo[173] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|sipo[173]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [173]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[173] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[173] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \uart_inst|rx_1|sipo[174] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo [173]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|sipo [174]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|sipo[174] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|sipo[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \uart_inst|rx_1|always7~0 (
// Equation(s):
// \uart_inst|rx_1|always7~0_combout  = (\uart_inst|rx_1|sipo [173] & (\uart_inst|rx_1|sipo [171] & (\uart_inst|rx_1|sipo [174] & \uart_inst|rx_1|sipo [172])))

	.dataa(\uart_inst|rx_1|sipo [173]),
	.datab(\uart_inst|rx_1|sipo [171]),
	.datac(\uart_inst|rx_1|sipo [174]),
	.datad(\uart_inst|rx_1|sipo [172]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~0 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneive_lcell_comb \uart_inst|rx_1|always7~1 (
// Equation(s):
// \uart_inst|rx_1|always7~1_combout  = (\uart_inst|rx_1|sipo [168] & (\uart_inst|rx_1|sipo [170] & (\uart_inst|rx_1|sipo [167] & \uart_inst|rx_1|sipo [169])))

	.dataa(\uart_inst|rx_1|sipo [168]),
	.datab(\uart_inst|rx_1|sipo [170]),
	.datac(\uart_inst|rx_1|sipo [167]),
	.datad(\uart_inst|rx_1|sipo [169]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~1 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneive_lcell_comb \uart_inst|rx_1|always7~3 (
// Equation(s):
// \uart_inst|rx_1|always7~3_combout  = (!\uart_inst|rx_1|sipo [158] & (\uart_inst|rx_1|sipo [161] & (!\uart_inst|rx_1|sipo [157] & \uart_inst|rx_1|sipo [162])))

	.dataa(\uart_inst|rx_1|sipo [158]),
	.datab(\uart_inst|rx_1|sipo [161]),
	.datac(\uart_inst|rx_1|sipo [157]),
	.datad(\uart_inst|rx_1|sipo [162]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~3 .lut_mask = 16'h0400;
defparam \uart_inst|rx_1|always7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneive_lcell_comb \uart_inst|rx_1|always7~4 (
// Equation(s):
// \uart_inst|rx_1|always7~4_combout  = (\uart_inst|rx_1|always7~2_combout  & (\uart_inst|rx_1|always7~0_combout  & (\uart_inst|rx_1|always7~1_combout  & \uart_inst|rx_1|always7~3_combout )))

	.dataa(\uart_inst|rx_1|always7~2_combout ),
	.datab(\uart_inst|rx_1|always7~0_combout ),
	.datac(\uart_inst|rx_1|always7~1_combout ),
	.datad(\uart_inst|rx_1|always7~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~4 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|always7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N16
cycloneive_lcell_comb \uart_inst|rx_1|cnt[0]~8 (
// Equation(s):
// \uart_inst|rx_1|cnt[0]~8_combout  = \uart_inst|rx_1|cnt [0] $ (VCC)
// \uart_inst|rx_1|cnt[0]~9  = CARRY(\uart_inst|rx_1|cnt [0])

	.dataa(gnd),
	.datab(\uart_inst|rx_1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_inst|rx_1|cnt[0]~8_combout ),
	.cout(\uart_inst|rx_1|cnt[0]~9 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[0]~8 .lut_mask = 16'h33CC;
defparam \uart_inst|rx_1|cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \uart_inst|rx_1|cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N18
cycloneive_lcell_comb \uart_inst|rx_1|cnt[1]~10 (
// Equation(s):
// \uart_inst|rx_1|cnt[1]~10_combout  = (\uart_inst|rx_1|cnt [1] & (\uart_inst|rx_1|cnt[0]~9  & VCC)) # (!\uart_inst|rx_1|cnt [1] & (!\uart_inst|rx_1|cnt[0]~9 ))
// \uart_inst|rx_1|cnt[1]~11  = CARRY((!\uart_inst|rx_1|cnt [1] & !\uart_inst|rx_1|cnt[0]~9 ))

	.dataa(\uart_inst|rx_1|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|cnt[0]~9 ),
	.combout(\uart_inst|rx_1|cnt[1]~10_combout ),
	.cout(\uart_inst|rx_1|cnt[1]~11 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[1]~10 .lut_mask = 16'hA505;
defparam \uart_inst|rx_1|cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
cycloneive_lcell_comb \uart_inst|rx_1|always7~13 (
// Equation(s):
// \uart_inst|rx_1|always7~13_combout  = (\uart_inst|rx_1|always7~12_combout  & (\uart_inst|rx_1|always7~4_combout  & \uart_inst|rx_1|always7~9_combout ))

	.dataa(\uart_inst|rx_1|always7~12_combout ),
	.datab(gnd),
	.datac(\uart_inst|rx_1|always7~4_combout ),
	.datad(\uart_inst|rx_1|always7~9_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|always7~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|always7~13 .lut_mask = 16'hA000;
defparam \uart_inst|rx_1|always7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N19
dffeas \uart_inst|rx_1|cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[1]~10_combout ),
	.asdata(\uart_inst|rx_1|always7~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N20
cycloneive_lcell_comb \uart_inst|rx_1|cnt[2]~12 (
// Equation(s):
// \uart_inst|rx_1|cnt[2]~12_combout  = (\uart_inst|rx_1|cnt [2] & ((GND) # (!\uart_inst|rx_1|cnt[1]~11 ))) # (!\uart_inst|rx_1|cnt [2] & (\uart_inst|rx_1|cnt[1]~11  $ (GND)))
// \uart_inst|rx_1|cnt[2]~13  = CARRY((\uart_inst|rx_1|cnt [2]) # (!\uart_inst|rx_1|cnt[1]~11 ))

	.dataa(gnd),
	.datab(\uart_inst|rx_1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|cnt[1]~11 ),
	.combout(\uart_inst|rx_1|cnt[2]~12_combout ),
	.cout(\uart_inst|rx_1|cnt[2]~13 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[2]~12 .lut_mask = 16'h3CCF;
defparam \uart_inst|rx_1|cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y30_N21
dffeas \uart_inst|rx_1|cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[2]~12_combout ),
	.asdata(\uart_inst|rx_1|always7~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneive_lcell_comb \uart_inst|rx_1|cnt[3]~14 (
// Equation(s):
// \uart_inst|rx_1|cnt[3]~14_combout  = (\uart_inst|rx_1|cnt [3] & (\uart_inst|rx_1|cnt[2]~13  & VCC)) # (!\uart_inst|rx_1|cnt [3] & (!\uart_inst|rx_1|cnt[2]~13 ))
// \uart_inst|rx_1|cnt[3]~15  = CARRY((!\uart_inst|rx_1|cnt [3] & !\uart_inst|rx_1|cnt[2]~13 ))

	.dataa(\uart_inst|rx_1|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|cnt[2]~13 ),
	.combout(\uart_inst|rx_1|cnt[3]~14_combout ),
	.cout(\uart_inst|rx_1|cnt[3]~15 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[3]~14 .lut_mask = 16'hA505;
defparam \uart_inst|rx_1|cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y30_N23
dffeas \uart_inst|rx_1|cnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[3]~14_combout ),
	.asdata(\uart_inst|rx_1|always7~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[3] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneive_lcell_comb \uart_inst|rx_1|Equal0~0 (
// Equation(s):
// \uart_inst|rx_1|Equal0~0_combout  = (!\uart_inst|rx_1|cnt [1] & (!\uart_inst|rx_1|cnt [2] & (!\uart_inst|rx_1|cnt [3] & !\uart_inst|rx_1|cnt [0])))

	.dataa(\uart_inst|rx_1|cnt [1]),
	.datab(\uart_inst|rx_1|cnt [2]),
	.datac(\uart_inst|rx_1|cnt [3]),
	.datad(\uart_inst|rx_1|cnt [0]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|Equal0~0 .lut_mask = 16'h0001;
defparam \uart_inst|rx_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cycloneive_lcell_comb \uart_inst|rx_1|cnt[4]~16 (
// Equation(s):
// \uart_inst|rx_1|cnt[4]~16_combout  = (\uart_inst|rx_1|cnt [4] & ((GND) # (!\uart_inst|rx_1|cnt[3]~15 ))) # (!\uart_inst|rx_1|cnt [4] & (\uart_inst|rx_1|cnt[3]~15  $ (GND)))
// \uart_inst|rx_1|cnt[4]~17  = CARRY((\uart_inst|rx_1|cnt [4]) # (!\uart_inst|rx_1|cnt[3]~15 ))

	.dataa(gnd),
	.datab(\uart_inst|rx_1|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|cnt[3]~15 ),
	.combout(\uart_inst|rx_1|cnt[4]~16_combout ),
	.cout(\uart_inst|rx_1|cnt[4]~17 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[4]~16 .lut_mask = 16'h3CCF;
defparam \uart_inst|rx_1|cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \uart_inst|rx_1|cnt[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[4]~16_combout ),
	.asdata(\uart_inst|rx_1|always7~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[4] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N26
cycloneive_lcell_comb \uart_inst|rx_1|cnt[5]~18 (
// Equation(s):
// \uart_inst|rx_1|cnt[5]~18_combout  = (\uart_inst|rx_1|cnt [5] & (\uart_inst|rx_1|cnt[4]~17  & VCC)) # (!\uart_inst|rx_1|cnt [5] & (!\uart_inst|rx_1|cnt[4]~17 ))
// \uart_inst|rx_1|cnt[5]~19  = CARRY((!\uart_inst|rx_1|cnt [5] & !\uart_inst|rx_1|cnt[4]~17 ))

	.dataa(\uart_inst|rx_1|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|cnt[4]~17 ),
	.combout(\uart_inst|rx_1|cnt[5]~18_combout ),
	.cout(\uart_inst|rx_1|cnt[5]~19 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[5]~18 .lut_mask = 16'hA505;
defparam \uart_inst|rx_1|cnt[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y30_N27
dffeas \uart_inst|rx_1|cnt[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[5] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneive_lcell_comb \uart_inst|rx_1|cnt[6]~20 (
// Equation(s):
// \uart_inst|rx_1|cnt[6]~20_combout  = (\uart_inst|rx_1|cnt [6] & ((GND) # (!\uart_inst|rx_1|cnt[5]~19 ))) # (!\uart_inst|rx_1|cnt [6] & (\uart_inst|rx_1|cnt[5]~19  $ (GND)))
// \uart_inst|rx_1|cnt[6]~21  = CARRY((\uart_inst|rx_1|cnt [6]) # (!\uart_inst|rx_1|cnt[5]~19 ))

	.dataa(gnd),
	.datab(\uart_inst|rx_1|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_1|cnt[5]~19 ),
	.combout(\uart_inst|rx_1|cnt[6]~20_combout ),
	.cout(\uart_inst|rx_1|cnt[6]~21 ));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[6]~20 .lut_mask = 16'h3CCF;
defparam \uart_inst|rx_1|cnt[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \uart_inst|rx_1|cnt[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[6]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[6] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N30
cycloneive_lcell_comb \uart_inst|rx_1|cnt[7]~22 (
// Equation(s):
// \uart_inst|rx_1|cnt[7]~22_combout  = \uart_inst|rx_1|cnt [7] $ (!\uart_inst|rx_1|cnt[6]~21 )

	.dataa(\uart_inst|rx_1|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_inst|rx_1|cnt[6]~21 ),
	.combout(\uart_inst|rx_1|cnt[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[7]~22 .lut_mask = 16'hA5A5;
defparam \uart_inst|rx_1|cnt[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y30_N31
dffeas \uart_inst|rx_1|cnt[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|cnt[7]~22_combout ),
	.asdata(\uart_inst|rx_1|always7~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_inst|rx_1|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|cnt[7] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N24
cycloneive_lcell_comb \uart_inst|rx_1|Equal0~1 (
// Equation(s):
// \uart_inst|rx_1|Equal0~1_combout  = (!\uart_inst|rx_1|cnt [6] & (!\uart_inst|rx_1|cnt [4] & (!\uart_inst|rx_1|cnt [5] & !\uart_inst|rx_1|cnt [7])))

	.dataa(\uart_inst|rx_1|cnt [6]),
	.datab(\uart_inst|rx_1|cnt [4]),
	.datac(\uart_inst|rx_1|cnt [5]),
	.datad(\uart_inst|rx_1|cnt [7]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|Equal0~1 .lut_mask = 16'h0001;
defparam \uart_inst|rx_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N26
cycloneive_lcell_comb \uart_inst|rx_1|Equal0~2 (
// Equation(s):
// \uart_inst|rx_1|Equal0~2_combout  = (\uart_inst|rx_1|Equal0~0_combout  & \uart_inst|rx_1|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_inst|rx_1|Equal0~0_combout ),
	.datad(\uart_inst|rx_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|Equal0~2 .lut_mask = 16'hF000;
defparam \uart_inst|rx_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N14
cycloneive_lcell_comb \uart_inst|rx_1|trg~0 (
// Equation(s):
// \uart_inst|rx_1|trg~0_combout  = (\uart_inst|rx_1|always7~12_combout  & (\uart_inst|rx_1|always7~9_combout  & (\uart_inst|rx_1|always7~4_combout  & \uart_inst|rx_1|Equal0~2_combout )))

	.dataa(\uart_inst|rx_1|always7~12_combout ),
	.datab(\uart_inst|rx_1|always7~9_combout ),
	.datac(\uart_inst|rx_1|always7~4_combout ),
	.datad(\uart_inst|rx_1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|trg~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|trg~0 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|trg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \uart_inst|rx_1|received[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|received[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
cycloneive_lcell_comb \uart_inst|rx_1|prev_cnt[4]~feeder (
// Equation(s):
// \uart_inst|rx_1|prev_cnt[4]~feeder_combout  = \uart_inst|rx_1|cnt [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|cnt [4]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|prev_cnt[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|prev_cnt[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \uart_inst|rx_1|prev_cnt[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|prev_cnt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[4] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N15
dffeas \uart_inst|rx_1|prev_cnt[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|cnt [5]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[5] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N13
dffeas \uart_inst|rx_1|prev_cnt[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|cnt [6]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[6] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N10
cycloneive_lcell_comb \uart_inst|rx_1|prev_cnt[7]~feeder (
// Equation(s):
// \uart_inst|rx_1|prev_cnt[7]~feeder_combout  = \uart_inst|rx_1|cnt [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|cnt [7]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|prev_cnt[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|prev_cnt[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N11
dffeas \uart_inst|rx_1|prev_cnt[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|prev_cnt[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[7] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
cycloneive_lcell_comb \uart_inst|rx_1|rx_drdy~0 (
// Equation(s):
// \uart_inst|rx_1|rx_drdy~0_combout  = (!\uart_inst|rx_1|prev_cnt [4] & (!\uart_inst|rx_1|prev_cnt [5] & (!\uart_inst|rx_1|prev_cnt [6] & !\uart_inst|rx_1|prev_cnt [7])))

	.dataa(\uart_inst|rx_1|prev_cnt [4]),
	.datab(\uart_inst|rx_1|prev_cnt [5]),
	.datac(\uart_inst|rx_1|prev_cnt [6]),
	.datad(\uart_inst|rx_1|prev_cnt [7]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|rx_drdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|rx_drdy~0 .lut_mask = 16'h0001;
defparam \uart_inst|rx_1|rx_drdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N12
cycloneive_lcell_comb \uart_inst|rx_1|prev_cnt[2]~feeder (
// Equation(s):
// \uart_inst|rx_1|prev_cnt[2]~feeder_combout  = \uart_inst|rx_1|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|cnt [2]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|prev_cnt[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|prev_cnt[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N13
dffeas \uart_inst|rx_1|prev_cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|prev_cnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N2
cycloneive_lcell_comb \uart_inst|rx_1|prev_cnt[0]~feeder (
// Equation(s):
// \uart_inst|rx_1|prev_cnt[0]~feeder_combout  = \uart_inst|rx_1|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|cnt [0]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|prev_cnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|prev_cnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N3
dffeas \uart_inst|rx_1|prev_cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|prev_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N19
dffeas \uart_inst|rx_1|prev_cnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|cnt [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[3] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N21
dffeas \uart_inst|rx_1|prev_cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|cnt [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|prev_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|prev_cnt[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|prev_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N18
cycloneive_lcell_comb \uart_inst|rx_1|rx_drdy~1 (
// Equation(s):
// \uart_inst|rx_1|rx_drdy~1_combout  = (!\uart_inst|rx_1|prev_cnt [2] & (\uart_inst|rx_1|prev_cnt [0] & (!\uart_inst|rx_1|prev_cnt [3] & !\uart_inst|rx_1|prev_cnt [1])))

	.dataa(\uart_inst|rx_1|prev_cnt [2]),
	.datab(\uart_inst|rx_1|prev_cnt [0]),
	.datac(\uart_inst|rx_1|prev_cnt [3]),
	.datad(\uart_inst|rx_1|prev_cnt [1]),
	.cin(gnd),
	.combout(\uart_inst|rx_1|rx_drdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|rx_drdy~1 .lut_mask = 16'h0004;
defparam \uart_inst|rx_1|rx_drdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N22
cycloneive_lcell_comb \uart_inst|rx_1|rx_drdy~2 (
// Equation(s):
// \uart_inst|rx_1|rx_drdy~2_combout  = (\uart_inst|rx_1|rx_drdy~0_combout  & (\uart_inst|rx_1|rx_drdy~1_combout  & (\uart_inst|rx_1|Equal0~0_combout  & \uart_inst|rx_1|Equal0~1_combout )))

	.dataa(\uart_inst|rx_1|rx_drdy~0_combout ),
	.datab(\uart_inst|rx_1|rx_drdy~1_combout ),
	.datac(\uart_inst|rx_1|Equal0~0_combout ),
	.datad(\uart_inst|rx_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|rx_drdy~2 .lut_mask = 16'h8000;
defparam \uart_inst|rx_1|rx_drdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N23
dffeas prev_rx_drdy(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|rx_drdy~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_rx_drdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_rx_drdy.is_wysiwyg = "true";
defparam prev_rx_drdy.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneive_lcell_comb \receive_buffer~56 (
// Equation(s):
// \receive_buffer~56_combout  = (\receive_buffer[1].data[0]~q  & (!\prev_rx_drdy~q  & \uart_inst|rx_1|rx_drdy~2_combout ))

	.dataa(gnd),
	.datab(\receive_buffer[1].data[0]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~56_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~56 .lut_mask = 16'h0C00;
defparam \receive_buffer~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneive_lcell_comb \receive_buffer~60 (
// Equation(s):
// \receive_buffer~60_combout  = (!\prev_rx_drdy~q  & (\receive_buffer[1].data[4]~q  & \uart_inst|rx_1|rx_drdy~2_combout ))

	.dataa(gnd),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[1].data[4]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~60_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~60 .lut_mask = 16'h3000;
defparam \receive_buffer~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N27
dffeas \receive_buffer[0].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~60_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_lcell_comb \receive_buffer~52 (
// Equation(s):
// \receive_buffer~52_combout  = (\prev_rx_drdy~q  & (\receive_buffer[0].data[4]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[2].data[4]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[0].data[4]~q ))))

	.dataa(\receive_buffer[0].data[4]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[2].data[4]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~52_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~52 .lut_mask = 16'hB8AA;
defparam \receive_buffer~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \receive_buffer[1].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~52_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneive_lcell_comb \receive_buffer~44 (
// Equation(s):
// \receive_buffer~44_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[1].data[4]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[3].data[4]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[1].data[4]~q 
// )))))

	.dataa(\receive_buffer[3].data[4]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[1].data[4]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~44_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~44 .lut_mask = 16'hE2F0;
defparam \receive_buffer~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \receive_buffer[2].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneive_lcell_comb \receive_buffer~36 (
// Equation(s):
// \receive_buffer~36_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[2].data[4]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[4].data[4]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[2].data[4]~q 
// )))))

	.dataa(\receive_buffer[4].data[4]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[2].data[4]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~36_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~36 .lut_mask = 16'hE2F0;
defparam \receive_buffer~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \receive_buffer[3].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_lcell_comb \receive_buffer~28 (
// Equation(s):
// \receive_buffer~28_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & (\receive_buffer[3].data[4]~q )) # (!\prev_rx_drdy~q  & ((\receive_buffer[5].data[4]~q ))))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[3].data[4]~q ))

	.dataa(\receive_buffer[3].data[4]~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[5].data[4]~q ),
	.datad(\prev_rx_drdy~q ),
	.cin(gnd),
	.combout(\receive_buffer~28_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~28 .lut_mask = 16'hAAE2;
defparam \receive_buffer~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \receive_buffer[4].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \receive_buffer~20 (
// Equation(s):
// \receive_buffer~20_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & ((\receive_buffer[4].data[4]~q ))) # (!\prev_rx_drdy~q  & (\receive_buffer[6].data[4]~q )))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (((\receive_buffer[4].data[4]~q 
// ))))

	.dataa(\receive_buffer[6].data[4]~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[4].data[4]~q ),
	.cin(gnd),
	.combout(\receive_buffer~20_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~20 .lut_mask = 16'hFB08;
defparam \receive_buffer~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \receive_buffer[5].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneive_lcell_comb \receive_buffer~12 (
// Equation(s):
// \receive_buffer~12_combout  = (\prev_rx_drdy~q  & (\receive_buffer[5].data[4]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[7].data[4]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[4]~q ))))

	.dataa(\receive_buffer[5].data[4]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[7].data[4]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~12_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~12 .lut_mask = 16'hB8AA;
defparam \receive_buffer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \receive_buffer[6].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneive_lcell_comb \uart_inst|rx_1|received[4]~feeder (
// Equation(s):
// \uart_inst|rx_1|received[4]~feeder_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|received[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|received[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|received[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N1
dffeas \uart_inst|rx_1|received[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|received[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[4] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_lcell_comb \receive_buffer~4 (
// Equation(s):
// \receive_buffer~4_combout  = (\prev_rx_drdy~q  & (\receive_buffer[6].data[4]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\uart_inst|rx_1|received [4]))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[4]~q ))))

	.dataa(\receive_buffer[6].data[4]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\uart_inst|rx_1|received [4]),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~4 .lut_mask = 16'hB8AA;
defparam \receive_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \receive_buffer[7].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[4] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneive_lcell_comb \receive_buffer~62 (
// Equation(s):
// \receive_buffer~62_combout  = (!\prev_rx_drdy~q  & (\receive_buffer[1].data[6]~q  & \uart_inst|rx_1|rx_drdy~2_combout ))

	.dataa(gnd),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[1].data[6]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~62_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~62 .lut_mask = 16'h3000;
defparam \receive_buffer~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N31
dffeas \receive_buffer[0].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~62_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneive_lcell_comb \receive_buffer~54 (
// Equation(s):
// \receive_buffer~54_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[0].data[6]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[6]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[0].data[6]~q 
// )))))

	.dataa(\receive_buffer[2].data[6]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[0].data[6]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~54_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~54 .lut_mask = 16'hE2F0;
defparam \receive_buffer~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \receive_buffer[1].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~54_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneive_lcell_comb \receive_buffer~46 (
// Equation(s):
// \receive_buffer~46_combout  = (\prev_rx_drdy~q  & (\receive_buffer[1].data[6]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[6]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[1].data[6]~q ))))

	.dataa(\receive_buffer[1].data[6]~q ),
	.datab(\receive_buffer[3].data[6]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~46_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~46 .lut_mask = 16'hACAA;
defparam \receive_buffer~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \receive_buffer[2].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneive_lcell_comb \receive_buffer~38 (
// Equation(s):
// \receive_buffer~38_combout  = (\prev_rx_drdy~q  & (\receive_buffer[2].data[6]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[6]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[6]~q ))))

	.dataa(\receive_buffer[2].data[6]~q ),
	.datab(\receive_buffer[4].data[6]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~38_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~38 .lut_mask = 16'hACAA;
defparam \receive_buffer~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N3
dffeas \receive_buffer[3].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N14
cycloneive_lcell_comb \receive_buffer~30 (
// Equation(s):
// \receive_buffer~30_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[3].data[6]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[6]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[6]~q 
// )))))

	.dataa(\receive_buffer[5].data[6]~q ),
	.datab(\receive_buffer[3].data[6]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~30_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~30 .lut_mask = 16'hCACC;
defparam \receive_buffer~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N15
dffeas \receive_buffer[4].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_lcell_comb \receive_buffer~22 (
// Equation(s):
// \receive_buffer~22_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[4].data[6]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[6]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[6]~q 
// )))))

	.dataa(\receive_buffer[6].data[6]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[4].data[6]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~22_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~22 .lut_mask = 16'hE2F0;
defparam \receive_buffer~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N11
dffeas \receive_buffer[5].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneive_lcell_comb \receive_buffer~14 (
// Equation(s):
// \receive_buffer~14_combout  = (\prev_rx_drdy~q  & (\receive_buffer[5].data[6]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[7].data[6]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[6]~q ))))

	.dataa(\receive_buffer[5].data[6]~q ),
	.datab(\receive_buffer[7].data[6]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~14 .lut_mask = 16'hACAA;
defparam \receive_buffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N7
dffeas \receive_buffer[6].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_lcell_comb \uart_inst|rx_1|received[6]~feeder (
// Equation(s):
// \uart_inst|rx_1|received[6]~feeder_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|received[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|received[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|received[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N5
dffeas \uart_inst|rx_1|received[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|received[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[6] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cycloneive_lcell_comb \receive_buffer~6 (
// Equation(s):
// \receive_buffer~6_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & (\receive_buffer[6].data[6]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|received [6]))))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[6]~q ))

	.dataa(\receive_buffer[6].data[6]~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|received [6]),
	.cin(gnd),
	.combout(\receive_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~6 .lut_mask = 16'hAEA2;
defparam \receive_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N19
dffeas \receive_buffer[7].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[6] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \uart_inst|rx_1|received[5]~feeder (
// Equation(s):
// \uart_inst|rx_1|received[5]~feeder_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|received[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|received[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|received[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N3
dffeas \uart_inst|rx_1|received[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|received[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[5] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneive_lcell_comb \receive_buffer~59 (
// Equation(s):
// \receive_buffer~59_combout  = (\receive_buffer[1].data[3]~q  & (!\prev_rx_drdy~q  & \uart_inst|rx_1|rx_drdy~2_combout ))

	.dataa(gnd),
	.datab(\receive_buffer[1].data[3]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~59_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~59 .lut_mask = 16'h0C00;
defparam \receive_buffer~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \receive_buffer[0].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~59_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneive_lcell_comb \receive_buffer~51 (
// Equation(s):
// \receive_buffer~51_combout  = (\prev_rx_drdy~q  & (\receive_buffer[0].data[3]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[2].data[3]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[0].data[3]~q ))))

	.dataa(\receive_buffer[0].data[3]~q ),
	.datab(\receive_buffer[2].data[3]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~51_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~51 .lut_mask = 16'hACAA;
defparam \receive_buffer~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \receive_buffer[1].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~51_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cycloneive_lcell_comb \receive_buffer~43 (
// Equation(s):
// \receive_buffer~43_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & ((\receive_buffer[1].data[3]~q ))) # (!\prev_rx_drdy~q  & (\receive_buffer[3].data[3]~q )))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (((\receive_buffer[1].data[3]~q 
// ))))

	.dataa(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datab(\receive_buffer[3].data[3]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[1].data[3]~q ),
	.cin(gnd),
	.combout(\receive_buffer~43_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~43 .lut_mask = 16'hFD08;
defparam \receive_buffer~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N21
dffeas \receive_buffer[2].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~43_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneive_lcell_comb \receive_buffer~35 (
// Equation(s):
// \receive_buffer~35_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & ((\receive_buffer[2].data[3]~q ))) # (!\prev_rx_drdy~q  & (\receive_buffer[4].data[3]~q )))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (((\receive_buffer[2].data[3]~q 
// ))))

	.dataa(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datab(\receive_buffer[4].data[3]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[2].data[3]~q ),
	.cin(gnd),
	.combout(\receive_buffer~35_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~35 .lut_mask = 16'hFD08;
defparam \receive_buffer~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \receive_buffer[3].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~35_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneive_lcell_comb \receive_buffer~27 (
// Equation(s):
// \receive_buffer~27_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[3].data[3]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[3]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[3]~q 
// )))))

	.dataa(\receive_buffer[5].data[3]~q ),
	.datab(\receive_buffer[3].data[3]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~27_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~27 .lut_mask = 16'hCACC;
defparam \receive_buffer~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N5
dffeas \receive_buffer[4].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~27_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneive_lcell_comb \receive_buffer~19 (
// Equation(s):
// \receive_buffer~19_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[4].data[3]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[3]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[3]~q 
// )))))

	.dataa(\receive_buffer[6].data[3]~q ),
	.datab(\prev_rx_drdy~q ),
	.datac(\receive_buffer[4].data[3]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~19_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~19 .lut_mask = 16'hE2F0;
defparam \receive_buffer~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \receive_buffer[5].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_lcell_comb \receive_buffer~11 (
// Equation(s):
// \receive_buffer~11_combout  = (\prev_rx_drdy~q  & (\receive_buffer[5].data[3]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[7].data[3]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[3]~q ))))

	.dataa(\receive_buffer[5].data[3]~q ),
	.datab(\receive_buffer[7].data[3]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~11 .lut_mask = 16'hACAA;
defparam \receive_buffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \receive_buffer[6].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \uart_inst|rx_1|received[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[3] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \receive_buffer~3 (
// Equation(s):
// \receive_buffer~3_combout  = (\prev_rx_drdy~q  & (\receive_buffer[6].data[3]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\uart_inst|rx_1|received [3]))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[3]~q ))))

	.dataa(\receive_buffer[6].data[3]~q ),
	.datab(\uart_inst|rx_1|received [3]),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~3 .lut_mask = 16'hACAA;
defparam \receive_buffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \receive_buffer[7].data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[3] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \uart_inst|rx_1|received[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a10 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneive_lcell_comb \receive_buffer~58 (
// Equation(s):
// \receive_buffer~58_combout  = (\receive_buffer[1].data[2]~q  & (!\prev_rx_drdy~q  & \uart_inst|rx_1|rx_drdy~2_combout ))

	.dataa(gnd),
	.datab(\receive_buffer[1].data[2]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~58_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~58 .lut_mask = 16'h0C00;
defparam \receive_buffer~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \receive_buffer[0].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~58_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneive_lcell_comb \receive_buffer~50 (
// Equation(s):
// \receive_buffer~50_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[0].data[2]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[2]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[0].data[2]~q 
// )))))

	.dataa(\receive_buffer[2].data[2]~q ),
	.datab(\receive_buffer[0].data[2]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~50_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~50 .lut_mask = 16'hCACC;
defparam \receive_buffer~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \receive_buffer[1].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~50_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneive_lcell_comb \receive_buffer~42 (
// Equation(s):
// \receive_buffer~42_combout  = (\prev_rx_drdy~q  & (\receive_buffer[1].data[2]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[2]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[1].data[2]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[1].data[2]~q ),
	.datac(\receive_buffer[3].data[2]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~42_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~42 .lut_mask = 16'hD8CC;
defparam \receive_buffer~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \receive_buffer[2].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneive_lcell_comb \receive_buffer~34 (
// Equation(s):
// \receive_buffer~34_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & (\receive_buffer[2].data[2]~q )) # (!\prev_rx_drdy~q  & ((\receive_buffer[4].data[2]~q ))))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[2]~q ))

	.dataa(\receive_buffer[2].data[2]~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[4].data[2]~q ),
	.cin(gnd),
	.combout(\receive_buffer~34_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~34 .lut_mask = 16'hAEA2;
defparam \receive_buffer~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \receive_buffer[3].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneive_lcell_comb \receive_buffer~26 (
// Equation(s):
// \receive_buffer~26_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[3].data[2]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[2]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[2]~q 
// )))))

	.dataa(\receive_buffer[5].data[2]~q ),
	.datab(\receive_buffer[3].data[2]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~26_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~26 .lut_mask = 16'hCACC;
defparam \receive_buffer~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \receive_buffer[4].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneive_lcell_comb \receive_buffer~18 (
// Equation(s):
// \receive_buffer~18_combout  = (\prev_rx_drdy~q  & (\receive_buffer[4].data[2]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[6].data[2]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[4].data[2]~q ))))

	.dataa(\receive_buffer[4].data[2]~q ),
	.datab(\receive_buffer[6].data[2]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~18_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~18 .lut_mask = 16'hACAA;
defparam \receive_buffer~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \receive_buffer[5].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneive_lcell_comb \receive_buffer~10 (
// Equation(s):
// \receive_buffer~10_combout  = (\prev_rx_drdy~q  & (\receive_buffer[5].data[2]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[7].data[2]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[2]~q ))))

	.dataa(\receive_buffer[5].data[2]~q ),
	.datab(\receive_buffer[7].data[2]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~10 .lut_mask = 16'hACAA;
defparam \receive_buffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \receive_buffer[6].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneive_lcell_comb \receive_buffer~2 (
// Equation(s):
// \receive_buffer~2_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[6].data[2]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\uart_inst|rx_1|received [2])) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[6].data[2]~q 
// )))))

	.dataa(\uart_inst|rx_1|received [2]),
	.datab(\receive_buffer[6].data[2]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~2 .lut_mask = 16'hCACC;
defparam \receive_buffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \receive_buffer[7].data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[2] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneive_lcell_comb \uart_inst|rx_1|received[1]~feeder (
// Equation(s):
// \uart_inst|rx_1|received[1]~feeder_combout  = \uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.cin(gnd),
	.combout(\uart_inst|rx_1|received[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_1|received[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_1|received[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \uart_inst|rx_1|received[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_inst|rx_1|received[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneive_lcell_comb \receive_buffer~57 (
// Equation(s):
// \receive_buffer~57_combout  = (!\prev_rx_drdy~q  & (\uart_inst|rx_1|rx_drdy~2_combout  & \receive_buffer[1].data[1]~q ))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[1].data[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\receive_buffer~57_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~57 .lut_mask = 16'h4040;
defparam \receive_buffer~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N5
dffeas \receive_buffer[0].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~57_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneive_lcell_comb \receive_buffer~49 (
// Equation(s):
// \receive_buffer~49_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[0].data[1]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[2].data[1]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[0].data[1]~q 
// ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[0].data[1]~q ),
	.datad(\receive_buffer[2].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~49_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~49 .lut_mask = 16'hF4B0;
defparam \receive_buffer~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \receive_buffer[1].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~49_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneive_lcell_comb \receive_buffer~41 (
// Equation(s):
// \receive_buffer~41_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[1].data[1]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[1]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[1].data[1]~q 
// ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[1].data[1]~q ),
	.datad(\receive_buffer[3].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~41_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~41 .lut_mask = 16'hF4B0;
defparam \receive_buffer~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \receive_buffer[2].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~41_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cycloneive_lcell_comb \receive_buffer~33 (
// Equation(s):
// \receive_buffer~33_combout  = (\prev_rx_drdy~q  & (\receive_buffer[2].data[1]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[1]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[1]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[2].data[1]~q ),
	.datac(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datad(\receive_buffer[4].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~33_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~33 .lut_mask = 16'hDC8C;
defparam \receive_buffer~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \receive_buffer[3].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~33_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneive_lcell_comb \receive_buffer~25 (
// Equation(s):
// \receive_buffer~25_combout  = (\prev_rx_drdy~q  & (\receive_buffer[3].data[1]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[1]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[3].data[1]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[3].data[1]~q ),
	.datac(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datad(\receive_buffer[5].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~25_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~25 .lut_mask = 16'hDC8C;
defparam \receive_buffer~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N13
dffeas \receive_buffer[4].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~25_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cycloneive_lcell_comb \receive_buffer~17 (
// Equation(s):
// \receive_buffer~17_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[4].data[1]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[1]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[1]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[6].data[1]~q ),
	.datac(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datad(\receive_buffer[4].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~17_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~17 .lut_mask = 16'hEF40;
defparam \receive_buffer~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N25
dffeas \receive_buffer[5].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneive_lcell_comb \receive_buffer~9 (
// Equation(s):
// \receive_buffer~9_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[5].data[1]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[7].data[1]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[1]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[7].data[1]~q ),
	.datad(\receive_buffer[5].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~9 .lut_mask = 16'hFB40;
defparam \receive_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N29
dffeas \receive_buffer[6].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneive_lcell_comb \receive_buffer~1 (
// Equation(s):
// \receive_buffer~1_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & ((\receive_buffer[6].data[1]~q ))) # (!\prev_rx_drdy~q  & (\uart_inst|rx_1|received [1])))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (((\receive_buffer[6].data[1]~q 
// ))))

	.dataa(\uart_inst|rx_1|received [1]),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[6].data[1]~q ),
	.cin(gnd),
	.combout(\receive_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~1 .lut_mask = 16'hFB08;
defparam \receive_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N1
dffeas \receive_buffer[7].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[1] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\receive_buffer[7].data[3]~q  & (!\receive_buffer[7].data[0]~q  & (!\receive_buffer[7].data[2]~q  & \receive_buffer[7].data[1]~q )))

	.dataa(\receive_buffer[7].data[3]~q ),
	.datab(\receive_buffer[7].data[0]~q ),
	.datac(\receive_buffer[7].data[2]~q ),
	.datad(\receive_buffer[7].data[1]~q ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0100;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneive_lcell_comb \receive_buffer[5].data[3]~3 (
// Equation(s):
// \receive_buffer[5].data[3]~3_combout  = ((!\Equal0~1_combout ) # (!\reset~input_o )) # (!\Equal0~0_combout )

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\reset~input_o ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\receive_buffer[5].data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer[5].data[3]~3 .lut_mask = 16'h3FFF;
defparam \receive_buffer[5].data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N28
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\uart_inst|rx_1|rx_drdy~0_combout  & (\uart_inst|rx_1|rx_drdy~1_combout  & (\uart_inst|rx_1|Equal0~2_combout  & !\prev_rx_drdy~q )))

	.dataa(\uart_inst|rx_1|rx_drdy~0_combout ),
	.datab(\uart_inst|rx_1|rx_drdy~1_combout ),
	.datac(\uart_inst|rx_1|Equal0~2_combout ),
	.datad(\prev_rx_drdy~q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0080;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneive_lcell_comb \receive_buffer~61 (
// Equation(s):
// \receive_buffer~61_combout  = (\always1~0_combout  & (\receive_buffer[1].data[5]~q )) # (!\always1~0_combout  & (((\receive_buffer[0].data[5]~q ) # (!\receive_buffer[5].data[3]~3_combout ))))

	.dataa(\receive_buffer[1].data[5]~q ),
	.datab(\receive_buffer[5].data[3]~3_combout ),
	.datac(\receive_buffer[0].data[5]~q ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\receive_buffer~61_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~61 .lut_mask = 16'hAAF3;
defparam \receive_buffer~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N7
dffeas \receive_buffer[0].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~61_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneive_lcell_comb \receive_buffer~53 (
// Equation(s):
// \receive_buffer~53_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & ((\receive_buffer[0].data[5]~q ))) # (!\prev_rx_drdy~q  & (\receive_buffer[2].data[5]~q )))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (((\receive_buffer[0].data[5]~q 
// ))))

	.dataa(\receive_buffer[2].data[5]~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[0].data[5]~q ),
	.cin(gnd),
	.combout(\receive_buffer~53_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~53 .lut_mask = 16'hFB08;
defparam \receive_buffer~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \receive_buffer[1].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~53_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneive_lcell_comb \receive_buffer~45 (
// Equation(s):
// \receive_buffer~45_combout  = (\prev_rx_drdy~q  & (\receive_buffer[1].data[5]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[5]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[1].data[5]~q ))))

	.dataa(\receive_buffer[1].data[5]~q ),
	.datab(\receive_buffer[3].data[5]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~45_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~45 .lut_mask = 16'hACAA;
defparam \receive_buffer~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \receive_buffer[2].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~45_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneive_lcell_comb \receive_buffer~37 (
// Equation(s):
// \receive_buffer~37_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[2].data[5]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[4].data[5]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[2].data[5]~q 
// )))))

	.dataa(\receive_buffer[4].data[5]~q ),
	.datab(\receive_buffer[2].data[5]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~37_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~37 .lut_mask = 16'hCACC;
defparam \receive_buffer~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N29
dffeas \receive_buffer[3].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~37_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneive_lcell_comb \receive_buffer~29 (
// Equation(s):
// \receive_buffer~29_combout  = (\prev_rx_drdy~q  & (\receive_buffer[3].data[5]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[5]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[3].data[5]~q ))))

	.dataa(\receive_buffer[3].data[5]~q ),
	.datab(\receive_buffer[5].data[5]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~29_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~29 .lut_mask = 16'hACAA;
defparam \receive_buffer~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \receive_buffer[4].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~29_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneive_lcell_comb \receive_buffer~21 (
// Equation(s):
// \receive_buffer~21_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[4].data[5]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[5]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[5]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[6].data[5]~q ),
	.datac(\receive_buffer[4].data[5]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~21_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~21 .lut_mask = 16'hE4F0;
defparam \receive_buffer~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N17
dffeas \receive_buffer[5].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~21_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneive_lcell_comb \receive_buffer~13 (
// Equation(s):
// \receive_buffer~13_combout  = (\prev_rx_drdy~q  & (\receive_buffer[5].data[5]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[7].data[5]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[5].data[5]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[5].data[5]~q ),
	.datac(\receive_buffer[7].data[5]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~13 .lut_mask = 16'hD8CC;
defparam \receive_buffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N15
dffeas \receive_buffer[6].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneive_lcell_comb \receive_buffer~5 (
// Equation(s):
// \receive_buffer~5_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[6].data[5]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (!\uart_inst|rx_1|received [5])) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[6].data[5]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|received [5]),
	.datac(\receive_buffer[6].data[5]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~5 .lut_mask = 16'hB1F0;
defparam \receive_buffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \receive_buffer[7].data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[5] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N23
dffeas \uart_inst|rx_1|received[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_1|sipo_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_inst|rx_1|trg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_1|received [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_1|received[7] .is_wysiwyg = "true";
defparam \uart_inst|rx_1|received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneive_lcell_comb \receive_buffer~63 (
// Equation(s):
// \receive_buffer~63_combout  = (!\prev_rx_drdy~q  & (\uart_inst|rx_1|rx_drdy~2_combout  & \receive_buffer[1].data[7]~q ))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[1].data[7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\receive_buffer~63_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~63 .lut_mask = 16'h4040;
defparam \receive_buffer~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N31
dffeas \receive_buffer[0].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~63_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneive_lcell_comb \receive_buffer~55 (
// Equation(s):
// \receive_buffer~55_combout  = (\prev_rx_drdy~q  & (\receive_buffer[0].data[7]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[2].data[7]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[0].data[7]~q ))))

	.dataa(\receive_buffer[0].data[7]~q ),
	.datab(\receive_buffer[2].data[7]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~55_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~55 .lut_mask = 16'hACAA;
defparam \receive_buffer~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N27
dffeas \receive_buffer[1].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~55_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneive_lcell_comb \receive_buffer~47 (
// Equation(s):
// \receive_buffer~47_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[1].data[7]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[7]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[1].data[7]~q 
// ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[1].data[7]~q ),
	.datad(\receive_buffer[3].data[7]~q ),
	.cin(gnd),
	.combout(\receive_buffer~47_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~47 .lut_mask = 16'hF4B0;
defparam \receive_buffer~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N23
dffeas \receive_buffer[2].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~47_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cycloneive_lcell_comb \receive_buffer~39 (
// Equation(s):
// \receive_buffer~39_combout  = (\prev_rx_drdy~q  & (\receive_buffer[2].data[7]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[7]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[7]~q ))))

	.dataa(\receive_buffer[2].data[7]~q ),
	.datab(\receive_buffer[4].data[7]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~39_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~39 .lut_mask = 16'hACAA;
defparam \receive_buffer~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N3
dffeas \receive_buffer[3].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~39_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cycloneive_lcell_comb \receive_buffer~31 (
// Equation(s):
// \receive_buffer~31_combout  = (\prev_rx_drdy~q  & (\receive_buffer[3].data[7]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[7]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[3].data[7]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[3].data[7]~q ),
	.datac(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datad(\receive_buffer[5].data[7]~q ),
	.cin(gnd),
	.combout(\receive_buffer~31_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~31 .lut_mask = 16'hDC8C;
defparam \receive_buffer~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N15
dffeas \receive_buffer[4].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~31_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cycloneive_lcell_comb \receive_buffer~23 (
// Equation(s):
// \receive_buffer~23_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[4].data[7]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[6].data[7]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[4].data[7]~q 
// ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[4].data[7]~q ),
	.datad(\receive_buffer[6].data[7]~q ),
	.cin(gnd),
	.combout(\receive_buffer~23_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~23 .lut_mask = 16'hF4B0;
defparam \receive_buffer~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \receive_buffer[5].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~23_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneive_lcell_comb \receive_buffer~15 (
// Equation(s):
// \receive_buffer~15_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[5].data[7]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[7].data[7]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[7]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\receive_buffer[7].data[7]~q ),
	.datad(\receive_buffer[5].data[7]~q ),
	.cin(gnd),
	.combout(\receive_buffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~15 .lut_mask = 16'hFB40;
defparam \receive_buffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N7
dffeas \receive_buffer[6].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneive_lcell_comb \receive_buffer~7 (
// Equation(s):
// \receive_buffer~7_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[6].data[7]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\uart_inst|rx_1|received [7])) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[6].data[7]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\uart_inst|rx_1|received [7]),
	.datad(\receive_buffer[6].data[7]~q ),
	.cin(gnd),
	.combout(\receive_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~7 .lut_mask = 16'hFB40;
defparam \receive_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N19
dffeas \receive_buffer[7].data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[7] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\receive_buffer[7].data[4]~q  & (\receive_buffer[7].data[6]~q  & (\receive_buffer[7].data[5]~q  & !\receive_buffer[7].data[7]~q )))

	.dataa(\receive_buffer[7].data[4]~q ),
	.datab(\receive_buffer[7].data[6]~q ),
	.datac(\receive_buffer[7].data[5]~q ),
	.datad(\receive_buffer[7].data[7]~q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0080;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneive_lcell_comb \receive_buffer[5].data[3]~0 (
// Equation(s):
// \receive_buffer[5].data[3]~0_combout  = ((!\Equal0~1_combout ) # (!\reset~input_o )) # (!\Equal0~0_combout )

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\reset~input_o ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\receive_buffer[5].data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer[5].data[3]~0 .lut_mask = 16'h3FFF;
defparam \receive_buffer[5].data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N20
cycloneive_lcell_comb \receive_buffer[5].data[3]~1 (
// Equation(s):
// \receive_buffer[5].data[3]~1_combout  = ((\prev_rx_drdy~q ) # (!\uart_inst|rx_1|rx_drdy~0_combout )) # (!\uart_inst|rx_1|Equal0~0_combout )

	.dataa(\uart_inst|rx_1|Equal0~0_combout ),
	.datab(\prev_rx_drdy~q ),
	.datac(gnd),
	.datad(\uart_inst|rx_1|rx_drdy~0_combout ),
	.cin(gnd),
	.combout(\receive_buffer[5].data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer[5].data[3]~1 .lut_mask = 16'hDDFF;
defparam \receive_buffer[5].data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N8
cycloneive_lcell_comb \receive_buffer[5].data[3]~2 (
// Equation(s):
// \receive_buffer[5].data[3]~2_combout  = ((\uart_inst|rx_1|rx_drdy~1_combout  & (!\receive_buffer[5].data[3]~1_combout  & \uart_inst|rx_1|Equal0~1_combout ))) # (!\receive_buffer[5].data[3]~0_combout )

	.dataa(\receive_buffer[5].data[3]~0_combout ),
	.datab(\uart_inst|rx_1|rx_drdy~1_combout ),
	.datac(\receive_buffer[5].data[3]~1_combout ),
	.datad(\uart_inst|rx_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\receive_buffer[5].data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer[5].data[3]~2 .lut_mask = 16'h5D55;
defparam \receive_buffer[5].data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \receive_buffer[0].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~56_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[0].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[0].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[0].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \receive_buffer~48 (
// Equation(s):
// \receive_buffer~48_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[0].data[0]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[0]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[0].data[0]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[2].data[0]~q ),
	.datac(\receive_buffer[0].data[0]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~48_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~48 .lut_mask = 16'hE4F0;
defparam \receive_buffer~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \receive_buffer[1].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~48_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[1].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[1].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[1].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneive_lcell_comb \receive_buffer~40 (
// Equation(s):
// \receive_buffer~40_combout  = (\prev_rx_drdy~q  & (\receive_buffer[1].data[0]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[3].data[0]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[1].data[0]~q ))))

	.dataa(\receive_buffer[1].data[0]~q ),
	.datab(\receive_buffer[3].data[0]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~40_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~40 .lut_mask = 16'hACAA;
defparam \receive_buffer~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \receive_buffer[2].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[2].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[2].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[2].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneive_lcell_comb \receive_buffer~32 (
// Equation(s):
// \receive_buffer~32_combout  = (\prev_rx_drdy~q  & (\receive_buffer[2].data[0]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[0]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[2].data[0]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[2].data[0]~q ),
	.datac(\receive_buffer[4].data[0]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~32_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~32 .lut_mask = 16'hD8CC;
defparam \receive_buffer~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \receive_buffer[3].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[3].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[3].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[3].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneive_lcell_comb \receive_buffer~24 (
// Equation(s):
// \receive_buffer~24_combout  = (\prev_rx_drdy~q  & (\receive_buffer[3].data[0]~q )) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[0]~q ))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[3].data[0]~q ))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[3].data[0]~q ),
	.datac(\receive_buffer[5].data[0]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~24_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~24 .lut_mask = 16'hD8CC;
defparam \receive_buffer~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \receive_buffer[4].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[4].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[4].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[4].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneive_lcell_comb \receive_buffer~16 (
// Equation(s):
// \receive_buffer~16_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[4].data[0]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[6].data[0]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[4].data[0]~q 
// )))))

	.dataa(\receive_buffer[6].data[0]~q ),
	.datab(\receive_buffer[4].data[0]~q ),
	.datac(\prev_rx_drdy~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~16_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~16 .lut_mask = 16'hCACC;
defparam \receive_buffer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \receive_buffer[5].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[5].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[5].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[5].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneive_lcell_comb \receive_buffer~8 (
// Equation(s):
// \receive_buffer~8_combout  = (\prev_rx_drdy~q  & (((\receive_buffer[5].data[0]~q )))) # (!\prev_rx_drdy~q  & ((\uart_inst|rx_1|rx_drdy~2_combout  & (\receive_buffer[7].data[0]~q )) # (!\uart_inst|rx_1|rx_drdy~2_combout  & ((\receive_buffer[5].data[0]~q 
// )))))

	.dataa(\prev_rx_drdy~q ),
	.datab(\receive_buffer[7].data[0]~q ),
	.datac(\receive_buffer[5].data[0]~q ),
	.datad(\uart_inst|rx_1|rx_drdy~2_combout ),
	.cin(gnd),
	.combout(\receive_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~8 .lut_mask = 16'hE4F0;
defparam \receive_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \receive_buffer[6].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[6].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[6].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[6].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneive_lcell_comb \receive_buffer~0 (
// Equation(s):
// \receive_buffer~0_combout  = (\uart_inst|rx_1|rx_drdy~2_combout  & ((\prev_rx_drdy~q  & ((\receive_buffer[6].data[0]~q ))) # (!\prev_rx_drdy~q  & (\uart_inst|rx_1|received [0])))) # (!\uart_inst|rx_1|rx_drdy~2_combout  & (((\receive_buffer[6].data[0]~q 
// ))))

	.dataa(\uart_inst|rx_1|received [0]),
	.datab(\uart_inst|rx_1|rx_drdy~2_combout ),
	.datac(\prev_rx_drdy~q ),
	.datad(\receive_buffer[6].data[0]~q ),
	.cin(gnd),
	.combout(\receive_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \receive_buffer~0 .lut_mask = 16'hFB08;
defparam \receive_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \receive_buffer[7].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\receive_buffer~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receive_buffer[5].data[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_buffer[7].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receive_buffer[7].data[0] .is_wysiwyg = "true";
defparam \receive_buffer[7].data[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneive_lcell_comb \send_buffer~12 (
// Equation(s):
// \send_buffer~12_combout  = (\send_buffer[2].data[0]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[2].data[0]~q ),
	.cin(gnd),
	.combout(\send_buffer~12_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~12 .lut_mask = 16'h3F00;
defparam \send_buffer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneive_lcell_comb \send_buffer[4].data[1]~0 (
// Equation(s):
// \send_buffer[4].data[1]~0_combout  = (!\Equal0~1_combout ) # (!\Equal0~0_combout )

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer[4].data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer[4].data[1]~0 .lut_mask = 16'h3F3F;
defparam \send_buffer[4].data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneive_lcell_comb \send_buffer~3 (
// Equation(s):
// \send_buffer~3_combout  = (\send_buffer[6].val~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[6].val~q ),
	.cin(gnd),
	.combout(\send_buffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~3 .lut_mask = 16'h3F00;
defparam \send_buffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N5
dffeas \send_buffer[7].val (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[7].val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[7].val .is_wysiwyg = "true";
defparam \send_buffer[7].val .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N7
dffeas prev_tx_done(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|tx_1|Equal2~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_tx_done.is_wysiwyg = "true";
defparam prev_tx_done.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N18
cycloneive_lcell_comb \send_buffer[4].data[1]~1 (
// Equation(s):
// \send_buffer[4].data[1]~1_combout  = (((\uart_inst|tx_1|Equal2~0_combout  & !\prev_tx_done~q )) # (!\send_buffer[7].val~q )) # (!\send_buffer[4].data[1]~0_combout )

	.dataa(\uart_inst|tx_1|Equal2~0_combout ),
	.datab(\send_buffer[4].data[1]~0_combout ),
	.datac(\send_buffer[7].val~q ),
	.datad(\prev_tx_done~q ),
	.cin(gnd),
	.combout(\send_buffer[4].data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer[4].data[1]~1 .lut_mask = 16'h3FBF;
defparam \send_buffer[4].data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N27
dffeas \send_buffer[3].val (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[3].val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[3].val .is_wysiwyg = "true";
defparam \send_buffer[3].val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneive_lcell_comb \send_buffer~8 (
// Equation(s):
// \send_buffer~8_combout  = (\send_buffer[3].val~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[3].val~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~8 .lut_mask = 16'h7070;
defparam \send_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \send_buffer[4].val (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[4].val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[4].val .is_wysiwyg = "true";
defparam \send_buffer[4].val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneive_lcell_comb \send_buffer~5 (
// Equation(s):
// \send_buffer~5_combout  = (!\send_buffer[4].val~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[4].val~q ),
	.cin(gnd),
	.combout(\send_buffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~5 .lut_mask = 16'h003F;
defparam \send_buffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N7
dffeas \send_buffer[5].val (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[5].val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[5].val .is_wysiwyg = "true";
defparam \send_buffer[5].val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneive_lcell_comb \send_buffer~1 (
// Equation(s):
// \send_buffer~1_combout  = (\send_buffer[5].val~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(\send_buffer[5].val~q ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~1 .lut_mask = 16'h2A2A;
defparam \send_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N3
dffeas \send_buffer[6].val (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[6].val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[6].val .is_wysiwyg = "true";
defparam \send_buffer[6].val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N8
cycloneive_lcell_comb \send~0 (
// Equation(s):
// \send~0_combout  = (\send_buffer[6].val~q ) # ((\uart_inst|tx_1|Equal2~0_combout  & \send~q ))

	.dataa(\uart_inst|tx_1|Equal2~0_combout ),
	.datab(gnd),
	.datac(\send~q ),
	.datad(\send_buffer[6].val~q ),
	.cin(gnd),
	.combout(\send~0_combout ),
	.cout());
// synopsys translate_off
defparam \send~0 .lut_mask = 16'hFFA0;
defparam \send~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N9
dffeas send(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send~q ),
	.prn(vcc));
// synopsys translate_off
defparam send.is_wysiwyg = "true";
defparam send.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneive_lcell_comb \uart_inst|tx_1|cnt[0]~2 (
// Equation(s):
// \uart_inst|tx_1|cnt[0]~2_combout  = (\uart_inst|tx_1|Equal2~0_combout  & (\send~q )) # (!\uart_inst|tx_1|Equal2~0_combout  & ((!\uart_inst|tx_1|cnt [0])))

	.dataa(\send~q ),
	.datab(gnd),
	.datac(\uart_inst|tx_1|cnt [0]),
	.datad(\uart_inst|tx_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_1|cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[0]~2 .lut_mask = 16'hAA0F;
defparam \uart_inst|tx_1|cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N3
dffeas \uart_inst|tx_1|cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|cnt[0]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[0] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneive_lcell_comb \uart_inst|tx_1|cnt[3]~0 (
// Equation(s):
// \uart_inst|tx_1|cnt[3]~0_combout  = (\uart_inst|tx_1|cnt [3] & ((\uart_inst|tx_1|cnt [2]) # ((\uart_inst|tx_1|cnt [0]) # (\uart_inst|tx_1|cnt [1]))))

	.dataa(\uart_inst|tx_1|cnt [2]),
	.datab(\uart_inst|tx_1|cnt [0]),
	.datac(\uart_inst|tx_1|cnt [1]),
	.datad(\uart_inst|tx_1|cnt [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[3]~0 .lut_mask = 16'hFE00;
defparam \uart_inst|tx_1|cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \uart_inst|tx_1|cnt[3]~1 (
// Equation(s):
// \uart_inst|tx_1|cnt[3]~1_combout  = (\uart_inst|tx_1|cnt[3]~0_combout ) # ((\send~q  & \uart_inst|tx_1|Equal2~0_combout ))

	.dataa(\send~q ),
	.datab(\uart_inst|tx_1|cnt[3]~0_combout ),
	.datac(gnd),
	.datad(\uart_inst|tx_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_1|cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[3]~1 .lut_mask = 16'hEECC;
defparam \uart_inst|tx_1|cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \uart_inst|tx_1|cnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|cnt[3]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[3] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \uart_inst|tx_1|cnt[1]~4 (
// Equation(s):
// \uart_inst|tx_1|cnt[1]~4_combout  = (\uart_inst|tx_1|cnt [0] & (((\uart_inst|tx_1|cnt [1])))) # (!\uart_inst|tx_1|cnt [0] & (!\uart_inst|tx_1|cnt [1] & ((\uart_inst|tx_1|cnt [2]) # (\uart_inst|tx_1|cnt [3]))))

	.dataa(\uart_inst|tx_1|cnt [2]),
	.datab(\uart_inst|tx_1|cnt [0]),
	.datac(\uart_inst|tx_1|cnt [1]),
	.datad(\uart_inst|tx_1|cnt [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|cnt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[1]~4 .lut_mask = 16'hC3C2;
defparam \uart_inst|tx_1|cnt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \uart_inst|tx_1|cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|cnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[1] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneive_lcell_comb \uart_inst|tx_1|cnt[2]~3 (
// Equation(s):
// \uart_inst|tx_1|cnt[2]~3_combout  = (\uart_inst|tx_1|cnt [1] & (((\uart_inst|tx_1|cnt [2])))) # (!\uart_inst|tx_1|cnt [1] & ((\uart_inst|tx_1|cnt [0] & (\uart_inst|tx_1|cnt [2])) # (!\uart_inst|tx_1|cnt [0] & (!\uart_inst|tx_1|cnt [2] & 
// \uart_inst|tx_1|cnt [3]))))

	.dataa(\uart_inst|tx_1|cnt [1]),
	.datab(\uart_inst|tx_1|cnt [0]),
	.datac(\uart_inst|tx_1|cnt [2]),
	.datad(\uart_inst|tx_1|cnt [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|cnt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[2]~3 .lut_mask = 16'hE1E0;
defparam \uart_inst|tx_1|cnt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \uart_inst|tx_1|cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|cnt[2]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|cnt[2] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneive_lcell_comb \uart_inst|tx_1|Equal2~0 (
// Equation(s):
// \uart_inst|tx_1|Equal2~0_combout  = (!\uart_inst|tx_1|cnt [2] & (!\uart_inst|tx_1|cnt [0] & (!\uart_inst|tx_1|cnt [1] & !\uart_inst|tx_1|cnt [3])))

	.dataa(\uart_inst|tx_1|cnt [2]),
	.datab(\uart_inst|tx_1|cnt [0]),
	.datac(\uart_inst|tx_1|cnt [1]),
	.datad(\uart_inst|tx_1|cnt [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|Equal2~0 .lut_mask = 16'h0001;
defparam \uart_inst|tx_1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneive_lcell_comb \send_buffer[4].data[1]~2 (
// Equation(s):
// \send_buffer[4].data[1]~2_combout  = (\send_buffer[7].val~q  & ((\prev_tx_done~q ) # (!\uart_inst|tx_1|Equal2~0_combout )))

	.dataa(\uart_inst|tx_1|Equal2~0_combout ),
	.datab(\send_buffer[7].val~q ),
	.datac(\prev_tx_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer[4].data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer[4].data[1]~2 .lut_mask = 16'hC4C4;
defparam \send_buffer[4].data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneive_lcell_comb \send_buffer~16 (
// Equation(s):
// \send_buffer~16_combout  = (\Equal0~1_combout  & (!\Equal0~0_combout  & ((\send_buffer[2].data[0]~q ) # (!\send_buffer[4].data[1]~2_combout )))) # (!\Equal0~1_combout  & (((\send_buffer[2].data[0]~q ) # (!\send_buffer[4].data[1]~2_combout ))))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[2].data[0]~q ),
	.datad(\send_buffer[4].data[1]~2_combout ),
	.cin(gnd),
	.combout(\send_buffer~16_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~16 .lut_mask = 16'h7077;
defparam \send_buffer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N27
dffeas \send_buffer[2].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[2].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[2].data[0] .is_wysiwyg = "true";
defparam \send_buffer[2].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneive_lcell_comb \send_buffer~13 (
// Equation(s):
// \send_buffer~13_combout  = (!\send_buffer[2].data[0]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[2].data[0]~q ),
	.cin(gnd),
	.combout(\send_buffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~13 .lut_mask = 16'h003F;
defparam \send_buffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N21
dffeas \send_buffer[3].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[3].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[3].data[0] .is_wysiwyg = "true";
defparam \send_buffer[3].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneive_lcell_comb \send_buffer~9 (
// Equation(s):
// \send_buffer~9_combout  = (!\send_buffer[3].data[0]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[3].data[0]~q ),
	.cin(gnd),
	.combout(\send_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~9 .lut_mask = 16'h003F;
defparam \send_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \send_buffer[4].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[4].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[4].data[0] .is_wysiwyg = "true";
defparam \send_buffer[4].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneive_lcell_comb \send_buffer~6 (
// Equation(s):
// \send_buffer~6_combout  = (!\send_buffer[4].data[0]~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[4].data[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~6 .lut_mask = 16'h0707;
defparam \send_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \send_buffer[5].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[5].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[5].data[0] .is_wysiwyg = "true";
defparam \send_buffer[5].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneive_lcell_comb \send_buffer~2 (
// Equation(s):
// \send_buffer~2_combout  = (\send_buffer[5].data[0]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[5].data[0]~q ),
	.cin(gnd),
	.combout(\send_buffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~2 .lut_mask = 16'h3F00;
defparam \send_buffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \send_buffer[6].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[6].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[6].data[0] .is_wysiwyg = "true";
defparam \send_buffer[6].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneive_lcell_comb \send_buffer~0 (
// Equation(s):
// \send_buffer~0_combout  = (\send_buffer[6].data[0]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[6].data[0]~q ),
	.cin(gnd),
	.combout(\send_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~0 .lut_mask = 16'h3F00;
defparam \send_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N3
dffeas \send_buffer[7].data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[7].data[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[7].data[0] .is_wysiwyg = "true";
defparam \send_buffer[7].data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \uart_inst|tx_1|Equal3~0 (
// Equation(s):
// \uart_inst|tx_1|Equal3~0_combout  = (!\uart_inst|tx_1|cnt [2] & (\uart_inst|tx_1|cnt [0] & (!\uart_inst|tx_1|cnt [1] & \uart_inst|tx_1|cnt [3])))

	.dataa(\uart_inst|tx_1|cnt [2]),
	.datab(\uart_inst|tx_1|cnt [0]),
	.datac(\uart_inst|tx_1|cnt [1]),
	.datad(\uart_inst|tx_1|cnt [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|Equal3~0 .lut_mask = 16'h0400;
defparam \uart_inst|tx_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N20
cycloneive_lcell_comb \send_buffer~18 (
// Equation(s):
// \send_buffer~18_combout  = (\send_buffer[4].val~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[4].val~q ),
	.cin(gnd),
	.combout(\send_buffer~18_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~18 .lut_mask = 16'h3F00;
defparam \send_buffer~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N21
dffeas \send_buffer[3].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[3].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[3].data[6] .is_wysiwyg = "true";
defparam \send_buffer[3].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N16
cycloneive_lcell_comb \send_buffer~15 (
// Equation(s):
// \send_buffer~15_combout  = (!\send_buffer[3].data[6]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[3].data[6]~q ),
	.cin(gnd),
	.combout(\send_buffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~15 .lut_mask = 16'h003F;
defparam \send_buffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N17
dffeas \send_buffer[4].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[4].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[4].data[1] .is_wysiwyg = "true";
defparam \send_buffer[4].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneive_lcell_comb \send_buffer~11 (
// Equation(s):
// \send_buffer~11_combout  = (!\send_buffer[4].data[1]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[4].data[1]~q ),
	.cin(gnd),
	.combout(\send_buffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~11 .lut_mask = 16'h003F;
defparam \send_buffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N1
dffeas \send_buffer[5].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[5].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[5].data[1] .is_wysiwyg = "true";
defparam \send_buffer[5].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneive_lcell_comb \send_buffer~7 (
// Equation(s):
// \send_buffer~7_combout  = (\send_buffer[5].data[1]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[5].data[1]~q ),
	.cin(gnd),
	.combout(\send_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~7 .lut_mask = 16'h3F00;
defparam \send_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N19
dffeas \send_buffer[6].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[6].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[6].data[1] .is_wysiwyg = "true";
defparam \send_buffer[6].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneive_lcell_comb \send_buffer~4 (
// Equation(s):
// \send_buffer~4_combout  = (\send_buffer[6].data[1]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[6].data[1]~q ),
	.cin(gnd),
	.combout(\send_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~4 .lut_mask = 16'h3F00;
defparam \send_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N13
dffeas \send_buffer[7].data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[7].data[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[7].data[1] .is_wysiwyg = "true";
defparam \send_buffer[7].data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneive_lcell_comb \send_buffer~24 (
// Equation(s):
// \send_buffer~24_combout  = (!\send_buffer[3].val~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[3].val~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~24_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~24 .lut_mask = 16'h0707;
defparam \send_buffer~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N23
dffeas \send_buffer[2].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[2].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[2].data[4] .is_wysiwyg = "true";
defparam \send_buffer[2].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneive_lcell_comb \send_buffer~22 (
// Equation(s):
// \send_buffer~22_combout  = (\send_buffer[2].data[4]~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[2].data[4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~22_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~22 .lut_mask = 16'h7070;
defparam \send_buffer~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N5
dffeas \send_buffer[3].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[3].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[3].data[4] .is_wysiwyg = "true";
defparam \send_buffer[3].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneive_lcell_comb \send_buffer~20 (
// Equation(s):
// \send_buffer~20_combout  = (\send_buffer[3].data[4]~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[3].data[4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~20_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~20 .lut_mask = 16'h7070;
defparam \send_buffer~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \send_buffer[4].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[4].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[4].data[4] .is_wysiwyg = "true";
defparam \send_buffer[4].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneive_lcell_comb \send_buffer~17 (
// Equation(s):
// \send_buffer~17_combout  = (!\send_buffer[4].data[4]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(\send_buffer[4].data[4]~q ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~17_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~17 .lut_mask = 16'h1515;
defparam \send_buffer~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N9
dffeas \send_buffer[5].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[5].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[5].data[4] .is_wysiwyg = "true";
defparam \send_buffer[5].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneive_lcell_comb \send_buffer~14 (
// Equation(s):
// \send_buffer~14_combout  = (\send_buffer[5].data[4]~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\send_buffer[5].data[4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_buffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~14 .lut_mask = 16'h7070;
defparam \send_buffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N15
dffeas \send_buffer[6].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[6].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[6].data[4] .is_wysiwyg = "true";
defparam \send_buffer[6].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneive_lcell_comb \send_buffer~10 (
// Equation(s):
// \send_buffer~10_combout  = (\send_buffer[6].data[4]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[6].data[4]~q ),
	.cin(gnd),
	.combout(\send_buffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~10 .lut_mask = 16'h3F00;
defparam \send_buffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N23
dffeas \send_buffer[7].data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[7].data[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[7].data[4] .is_wysiwyg = "true";
defparam \send_buffer[7].data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneive_lcell_comb \send_buffer~25 (
// Equation(s):
// \send_buffer~25_combout  = (\send_buffer[3].data[6]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[3].data[6]~q ),
	.cin(gnd),
	.combout(\send_buffer~25_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~25 .lut_mask = 16'h3F00;
defparam \send_buffer~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N29
dffeas \send_buffer[4].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~25_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[4].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[4].data[6] .is_wysiwyg = "true";
defparam \send_buffer[4].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneive_lcell_comb \send_buffer~23 (
// Equation(s):
// \send_buffer~23_combout  = (\send_buffer[4].data[6]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[4].data[6]~q ),
	.cin(gnd),
	.combout(\send_buffer~23_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~23 .lut_mask = 16'h3F00;
defparam \send_buffer~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N11
dffeas \send_buffer[5].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~23_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[5].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[5].data[6] .is_wysiwyg = "true";
defparam \send_buffer[5].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneive_lcell_comb \send_buffer~21 (
// Equation(s):
// \send_buffer~21_combout  = (\send_buffer[5].data[6]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[5].data[6]~q ),
	.cin(gnd),
	.combout(\send_buffer~21_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~21 .lut_mask = 16'h3F00;
defparam \send_buffer~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N1
dffeas \send_buffer[6].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~21_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[6].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[6].data[6] .is_wysiwyg = "true";
defparam \send_buffer[6].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N14
cycloneive_lcell_comb \send_buffer~19 (
// Equation(s):
// \send_buffer~19_combout  = (\send_buffer[6].data[6]~q  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\send_buffer[6].data[6]~q ),
	.cin(gnd),
	.combout(\send_buffer~19_combout ),
	.cout());
// synopsys translate_off
defparam \send_buffer~19 .lut_mask = 16'h3F00;
defparam \send_buffer~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N15
dffeas \send_buffer[7].data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\send_buffer~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_buffer[4].data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_buffer[7].data[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \send_buffer[7].data[6] .is_wysiwyg = "true";
defparam \send_buffer[7].data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneive_lcell_comb \uart_inst|tx_1|Selector0~1 (
// Equation(s):
// \uart_inst|tx_1|Selector0~1_combout  = (\uart_inst|tx_1|send_reg [0] & !\uart_inst|tx_1|Equal3~0_combout )

	.dataa(\uart_inst|tx_1|send_reg [0]),
	.datab(gnd),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_inst|tx_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|Selector0~1 .lut_mask = 16'h0A0A;
defparam \uart_inst|tx_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \uart_inst|tx_1|send_reg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[7] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~6 (
// Equation(s):
// \uart_inst|tx_1|send_reg~6_combout  = (\uart_inst|tx_1|Equal3~0_combout  & (!\send_buffer[7].data[6]~q )) # (!\uart_inst|tx_1|Equal3~0_combout  & ((\uart_inst|tx_1|send_reg [7])))

	.dataa(\send_buffer[7].data[6]~q ),
	.datab(\uart_inst|tx_1|send_reg [7]),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~6 .lut_mask = 16'h5C5C;
defparam \uart_inst|tx_1|send_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \uart_inst|tx_1|send_reg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[6] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~5 (
// Equation(s):
// \uart_inst|tx_1|send_reg~5_combout  = (!\uart_inst|tx_1|Equal3~0_combout  & \uart_inst|tx_1|send_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(\uart_inst|tx_1|send_reg [6]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~5 .lut_mask = 16'h0F00;
defparam \uart_inst|tx_1|send_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \uart_inst|tx_1|send_reg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[5] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~4 (
// Equation(s):
// \uart_inst|tx_1|send_reg~4_combout  = (\uart_inst|tx_1|Equal3~0_combout  & (!\send_buffer[7].data[4]~q )) # (!\uart_inst|tx_1|Equal3~0_combout  & ((\uart_inst|tx_1|send_reg [5])))

	.dataa(gnd),
	.datab(\send_buffer[7].data[4]~q ),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(\uart_inst|tx_1|send_reg [5]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~4 .lut_mask = 16'h3F30;
defparam \uart_inst|tx_1|send_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \uart_inst|tx_1|send_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[4] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~3 (
// Equation(s):
// \uart_inst|tx_1|send_reg~3_combout  = (\uart_inst|tx_1|Equal3~0_combout  & ((!\send_buffer[7].data[4]~q ))) # (!\uart_inst|tx_1|Equal3~0_combout  & (\uart_inst|tx_1|send_reg [4]))

	.dataa(gnd),
	.datab(\uart_inst|tx_1|Equal3~0_combout ),
	.datac(\uart_inst|tx_1|send_reg [4]),
	.datad(\send_buffer[7].data[4]~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~3 .lut_mask = 16'h30FC;
defparam \uart_inst|tx_1|send_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \uart_inst|tx_1|send_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[3] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~2 (
// Equation(s):
// \uart_inst|tx_1|send_reg~2_combout  = (\uart_inst|tx_1|send_reg [3] & !\uart_inst|tx_1|Equal3~0_combout )

	.dataa(\uart_inst|tx_1|send_reg [3]),
	.datab(gnd),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~2 .lut_mask = 16'h0A0A;
defparam \uart_inst|tx_1|send_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \uart_inst|tx_1|send_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[2] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~1 (
// Equation(s):
// \uart_inst|tx_1|send_reg~1_combout  = (\uart_inst|tx_1|Equal3~0_combout  & (!\send_buffer[7].data[1]~q )) # (!\uart_inst|tx_1|Equal3~0_combout  & ((\uart_inst|tx_1|send_reg [2])))

	.dataa(\send_buffer[7].data[1]~q ),
	.datab(gnd),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(\uart_inst|tx_1|send_reg [2]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~1 .lut_mask = 16'h5F50;
defparam \uart_inst|tx_1|send_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \uart_inst|tx_1|send_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[1] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \uart_inst|tx_1|send_reg~0 (
// Equation(s):
// \uart_inst|tx_1|send_reg~0_combout  = (\uart_inst|tx_1|Equal3~0_combout  & (\send_buffer[7].data[0]~q )) # (!\uart_inst|tx_1|Equal3~0_combout  & ((\uart_inst|tx_1|send_reg [1])))

	.dataa(\send_buffer[7].data[0]~q ),
	.datab(gnd),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(\uart_inst|tx_1|send_reg [1]),
	.cin(gnd),
	.combout(\uart_inst|tx_1|send_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg~0 .lut_mask = 16'hAFA0;
defparam \uart_inst|tx_1|send_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \uart_inst|tx_1|send_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_inst|tx_1|send_reg~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_1|send_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_1|send_reg[0] .is_wysiwyg = "true";
defparam \uart_inst|tx_1|send_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneive_lcell_comb \uart_inst|tx_1|Selector0~0 (
// Equation(s):
// \uart_inst|tx_1|Selector0~0_combout  = (\uart_inst|tx_1|Equal2~0_combout ) # ((\uart_inst|tx_1|send_reg [0] & !\uart_inst|tx_1|Equal3~0_combout ))

	.dataa(\uart_inst|tx_1|send_reg [0]),
	.datab(gnd),
	.datac(\uart_inst|tx_1|Equal3~0_combout ),
	.datad(\uart_inst|tx_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_1|Selector0~0 .lut_mask = 16'hFF0A;
defparam \uart_inst|tx_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \increment~input (
	.i(increment),
	.ibar(gnd),
	.o(\increment~input_o ));
// synopsys translate_off
defparam \increment~input .bus_hold = "false";
defparam \increment~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
