
FreeRTOSDemoProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dffc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d94  0800e18c  0800e18c  0000f18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef20  0800ef20  000100d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef20  0800ef20  0000ff20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef28  0800ef28  000100d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef28  0800ef28  0000ff28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ef2c  0800ef2c  0000ff2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  0800ef30  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000100d8  2**0
                  CONTENTS
 10 .bss          0001aca8  200000d8  200000d8  000100d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2001ad80  2001ad80  000100d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000100d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020634  00000000  00000000  00010108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b5d  00000000  00000000  0003073c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b88  00000000  00000000  000352a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000154b  00000000  00000000  00036e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000271dc  00000000  00000000  00038373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022b61  00000000  00000000  0005f54f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4221  00000000  00000000  000820b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001662d1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007954  00000000  00000000  00166314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ae  00000000  00000000  0016dc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e174 	.word	0x0800e174

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	0800e174 	.word	0x0800e174

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20019664 	.word	0x20019664

08000264 <strcmp>:
 8000264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800026c:	2a01      	cmp	r2, #1
 800026e:	bf28      	it	cs
 8000270:	429a      	cmpcs	r2, r3
 8000272:	d0f7      	beq.n	8000264 <strcmp>
 8000274:	1ad0      	subs	r0, r2, r3
 8000276:	4770      	bx	lr

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_drsub>:
 8000330:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	e002      	b.n	800033c <__adddf3>
 8000336:	bf00      	nop

08000338 <__aeabi_dsub>:
 8000338:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800033c <__adddf3>:
 800033c:	b530      	push	{r4, r5, lr}
 800033e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000342:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000346:	ea94 0f05 	teq	r4, r5
 800034a:	bf08      	it	eq
 800034c:	ea90 0f02 	teqeq	r0, r2
 8000350:	bf1f      	itttt	ne
 8000352:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000356:	ea55 0c02 	orrsne.w	ip, r5, r2
 800035a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800035e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000362:	f000 80e2 	beq.w	800052a <__adddf3+0x1ee>
 8000366:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800036a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800036e:	bfb8      	it	lt
 8000370:	426d      	neglt	r5, r5
 8000372:	dd0c      	ble.n	800038e <__adddf3+0x52>
 8000374:	442c      	add	r4, r5
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	ea82 0000 	eor.w	r0, r2, r0
 8000382:	ea83 0101 	eor.w	r1, r3, r1
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	2d36      	cmp	r5, #54	@ 0x36
 8000390:	bf88      	it	hi
 8000392:	bd30      	pophi	{r4, r5, pc}
 8000394:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000398:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800039c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003a4:	d002      	beq.n	80003ac <__adddf3+0x70>
 80003a6:	4240      	negs	r0, r0
 80003a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003b8:	d002      	beq.n	80003c0 <__adddf3+0x84>
 80003ba:	4252      	negs	r2, r2
 80003bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003c0:	ea94 0f05 	teq	r4, r5
 80003c4:	f000 80a7 	beq.w	8000516 <__adddf3+0x1da>
 80003c8:	f1a4 0401 	sub.w	r4, r4, #1
 80003cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003d0:	db0d      	blt.n	80003ee <__adddf3+0xb2>
 80003d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003d6:	fa22 f205 	lsr.w	r2, r2, r5
 80003da:	1880      	adds	r0, r0, r2
 80003dc:	f141 0100 	adc.w	r1, r1, #0
 80003e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003e4:	1880      	adds	r0, r0, r2
 80003e6:	fa43 f305 	asr.w	r3, r3, r5
 80003ea:	4159      	adcs	r1, r3
 80003ec:	e00e      	b.n	800040c <__adddf3+0xd0>
 80003ee:	f1a5 0520 	sub.w	r5, r5, #32
 80003f2:	f10e 0e20 	add.w	lr, lr, #32
 80003f6:	2a01      	cmp	r2, #1
 80003f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003fc:	bf28      	it	cs
 80003fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000402:	fa43 f305 	asr.w	r3, r3, r5
 8000406:	18c0      	adds	r0, r0, r3
 8000408:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800040c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000410:	d507      	bpl.n	8000422 <__adddf3+0xe6>
 8000412:	f04f 0e00 	mov.w	lr, #0
 8000416:	f1dc 0c00 	rsbs	ip, ip, #0
 800041a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800041e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000422:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000426:	d31b      	bcc.n	8000460 <__adddf3+0x124>
 8000428:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800042c:	d30c      	bcc.n	8000448 <__adddf3+0x10c>
 800042e:	0849      	lsrs	r1, r1, #1
 8000430:	ea5f 0030 	movs.w	r0, r0, rrx
 8000434:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000438:	f104 0401 	add.w	r4, r4, #1
 800043c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000440:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000444:	f080 809a 	bcs.w	800057c <__adddf3+0x240>
 8000448:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800044c:	bf08      	it	eq
 800044e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000452:	f150 0000 	adcs.w	r0, r0, #0
 8000456:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800045a:	ea41 0105 	orr.w	r1, r1, r5
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000464:	4140      	adcs	r0, r0
 8000466:	eb41 0101 	adc.w	r1, r1, r1
 800046a:	3c01      	subs	r4, #1
 800046c:	bf28      	it	cs
 800046e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000472:	d2e9      	bcs.n	8000448 <__adddf3+0x10c>
 8000474:	f091 0f00 	teq	r1, #0
 8000478:	bf04      	itt	eq
 800047a:	4601      	moveq	r1, r0
 800047c:	2000      	moveq	r0, #0
 800047e:	fab1 f381 	clz	r3, r1
 8000482:	bf08      	it	eq
 8000484:	3320      	addeq	r3, #32
 8000486:	f1a3 030b 	sub.w	r3, r3, #11
 800048a:	f1b3 0220 	subs.w	r2, r3, #32
 800048e:	da0c      	bge.n	80004aa <__adddf3+0x16e>
 8000490:	320c      	adds	r2, #12
 8000492:	dd08      	ble.n	80004a6 <__adddf3+0x16a>
 8000494:	f102 0c14 	add.w	ip, r2, #20
 8000498:	f1c2 020c 	rsb	r2, r2, #12
 800049c:	fa01 f00c 	lsl.w	r0, r1, ip
 80004a0:	fa21 f102 	lsr.w	r1, r1, r2
 80004a4:	e00c      	b.n	80004c0 <__adddf3+0x184>
 80004a6:	f102 0214 	add.w	r2, r2, #20
 80004aa:	bfd8      	it	le
 80004ac:	f1c2 0c20 	rsble	ip, r2, #32
 80004b0:	fa01 f102 	lsl.w	r1, r1, r2
 80004b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004b8:	bfdc      	itt	le
 80004ba:	ea41 010c 	orrle.w	r1, r1, ip
 80004be:	4090      	lslle	r0, r2
 80004c0:	1ae4      	subs	r4, r4, r3
 80004c2:	bfa2      	ittt	ge
 80004c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004c8:	4329      	orrge	r1, r5
 80004ca:	bd30      	popge	{r4, r5, pc}
 80004cc:	ea6f 0404 	mvn.w	r4, r4
 80004d0:	3c1f      	subs	r4, #31
 80004d2:	da1c      	bge.n	800050e <__adddf3+0x1d2>
 80004d4:	340c      	adds	r4, #12
 80004d6:	dc0e      	bgt.n	80004f6 <__adddf3+0x1ba>
 80004d8:	f104 0414 	add.w	r4, r4, #20
 80004dc:	f1c4 0220 	rsb	r2, r4, #32
 80004e0:	fa20 f004 	lsr.w	r0, r0, r4
 80004e4:	fa01 f302 	lsl.w	r3, r1, r2
 80004e8:	ea40 0003 	orr.w	r0, r0, r3
 80004ec:	fa21 f304 	lsr.w	r3, r1, r4
 80004f0:	ea45 0103 	orr.w	r1, r5, r3
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f1c4 040c 	rsb	r4, r4, #12
 80004fa:	f1c4 0220 	rsb	r2, r4, #32
 80004fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000502:	fa01 f304 	lsl.w	r3, r1, r4
 8000506:	ea40 0003 	orr.w	r0, r0, r3
 800050a:	4629      	mov	r1, r5
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	fa21 f004 	lsr.w	r0, r1, r4
 8000512:	4629      	mov	r1, r5
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f094 0f00 	teq	r4, #0
 800051a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800051e:	bf06      	itte	eq
 8000520:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000524:	3401      	addeq	r4, #1
 8000526:	3d01      	subne	r5, #1
 8000528:	e74e      	b.n	80003c8 <__adddf3+0x8c>
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf18      	it	ne
 8000530:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000534:	d029      	beq.n	800058a <__adddf3+0x24e>
 8000536:	ea94 0f05 	teq	r4, r5
 800053a:	bf08      	it	eq
 800053c:	ea90 0f02 	teqeq	r0, r2
 8000540:	d005      	beq.n	800054e <__adddf3+0x212>
 8000542:	ea54 0c00 	orrs.w	ip, r4, r0
 8000546:	bf04      	itt	eq
 8000548:	4619      	moveq	r1, r3
 800054a:	4610      	moveq	r0, r2
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	ea91 0f03 	teq	r1, r3
 8000552:	bf1e      	ittt	ne
 8000554:	2100      	movne	r1, #0
 8000556:	2000      	movne	r0, #0
 8000558:	bd30      	popne	{r4, r5, pc}
 800055a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800055e:	d105      	bne.n	800056c <__adddf3+0x230>
 8000560:	0040      	lsls	r0, r0, #1
 8000562:	4149      	adcs	r1, r1
 8000564:	bf28      	it	cs
 8000566:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800056a:	bd30      	pop	{r4, r5, pc}
 800056c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000570:	bf3c      	itt	cc
 8000572:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000576:	bd30      	popcc	{r4, r5, pc}
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000580:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000584:	f04f 0000 	mov.w	r0, #0
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf1a      	itte	ne
 8000590:	4619      	movne	r1, r3
 8000592:	4610      	movne	r0, r2
 8000594:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000598:	bf1c      	itt	ne
 800059a:	460b      	movne	r3, r1
 800059c:	4602      	movne	r2, r0
 800059e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005a2:	bf06      	itte	eq
 80005a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005a8:	ea91 0f03 	teqeq	r1, r3
 80005ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	bf00      	nop

080005b4 <__aeabi_ui2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f04f 0500 	mov.w	r5, #0
 80005cc:	f04f 0100 	mov.w	r1, #0
 80005d0:	e750      	b.n	8000474 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_i2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ec:	bf48      	it	mi
 80005ee:	4240      	negmi	r0, r0
 80005f0:	f04f 0100 	mov.w	r1, #0
 80005f4:	e73e      	b.n	8000474 <__adddf3+0x138>
 80005f6:	bf00      	nop

080005f8 <__aeabi_f2d>:
 80005f8:	0042      	lsls	r2, r0, #1
 80005fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000602:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000606:	bf1f      	itttt	ne
 8000608:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800060c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000610:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000614:	4770      	bxne	lr
 8000616:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800061a:	bf08      	it	eq
 800061c:	4770      	bxeq	lr
 800061e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000622:	bf04      	itt	eq
 8000624:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000628:	4770      	bxeq	lr
 800062a:	b530      	push	{r4, r5, lr}
 800062c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000630:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	e71c      	b.n	8000474 <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_ul2d>:
 800063c:	ea50 0201 	orrs.w	r2, r0, r1
 8000640:	bf08      	it	eq
 8000642:	4770      	bxeq	lr
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	e00a      	b.n	8000662 <__aeabi_l2d+0x16>

0800064c <__aeabi_l2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800065a:	d502      	bpl.n	8000662 <__aeabi_l2d+0x16>
 800065c:	4240      	negs	r0, r0
 800065e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000662:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000666:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800066e:	f43f aed8 	beq.w	8000422 <__adddf3+0xe6>
 8000672:	f04f 0203 	mov.w	r2, #3
 8000676:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800067a:	bf18      	it	ne
 800067c:	3203      	addne	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800068a:	f1c2 0320 	rsb	r3, r2, #32
 800068e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 fe03 	lsl.w	lr, r1, r3
 800069a:	ea40 000e 	orr.w	r0, r0, lr
 800069e:	fa21 f102 	lsr.w	r1, r1, r2
 80006a2:	4414      	add	r4, r2
 80006a4:	e6bd      	b.n	8000422 <__adddf3+0xe6>
 80006a6:	bf00      	nop

080006a8 <__aeabi_dmul>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006b6:	bf1d      	ittte	ne
 80006b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006bc:	ea94 0f0c 	teqne	r4, ip
 80006c0:	ea95 0f0c 	teqne	r5, ip
 80006c4:	f000 f8de 	bleq	8000884 <__aeabi_dmul+0x1dc>
 80006c8:	442c      	add	r4, r5
 80006ca:	ea81 0603 	eor.w	r6, r1, r3
 80006ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006da:	bf18      	it	ne
 80006dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006e8:	d038      	beq.n	800075c <__aeabi_dmul+0xb4>
 80006ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ee:	f04f 0500 	mov.w	r5, #0
 80006f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006fe:	f04f 0600 	mov.w	r6, #0
 8000702:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000706:	f09c 0f00 	teq	ip, #0
 800070a:	bf18      	it	ne
 800070c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000710:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000714:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000718:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800071c:	d204      	bcs.n	8000728 <__aeabi_dmul+0x80>
 800071e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000722:	416d      	adcs	r5, r5
 8000724:	eb46 0606 	adc.w	r6, r6, r6
 8000728:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800072c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000730:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000734:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000738:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800073c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000740:	bf88      	it	hi
 8000742:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000746:	d81e      	bhi.n	8000786 <__aeabi_dmul+0xde>
 8000748:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800074c:	bf08      	it	eq
 800074e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000752:	f150 0000 	adcs.w	r0, r0, #0
 8000756:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000760:	ea46 0101 	orr.w	r1, r6, r1
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	ea81 0103 	eor.w	r1, r1, r3
 800076c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000770:	bfc2      	ittt	gt
 8000772:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000776:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800077a:	bd70      	popgt	{r4, r5, r6, pc}
 800077c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000780:	f04f 0e00 	mov.w	lr, #0
 8000784:	3c01      	subs	r4, #1
 8000786:	f300 80ab 	bgt.w	80008e0 <__aeabi_dmul+0x238>
 800078a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800078e:	bfde      	ittt	le
 8000790:	2000      	movle	r0, #0
 8000792:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000796:	bd70      	pople	{r4, r5, r6, pc}
 8000798:	f1c4 0400 	rsb	r4, r4, #0
 800079c:	3c20      	subs	r4, #32
 800079e:	da35      	bge.n	800080c <__aeabi_dmul+0x164>
 80007a0:	340c      	adds	r4, #12
 80007a2:	dc1b      	bgt.n	80007dc <__aeabi_dmul+0x134>
 80007a4:	f104 0414 	add.w	r4, r4, #20
 80007a8:	f1c4 0520 	rsb	r5, r4, #32
 80007ac:	fa00 f305 	lsl.w	r3, r0, r5
 80007b0:	fa20 f004 	lsr.w	r0, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea40 0002 	orr.w	r0, r0, r2
 80007bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007c8:	fa21 f604 	lsr.w	r6, r1, r4
 80007cc:	eb42 0106 	adc.w	r1, r2, r6
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f1c4 040c 	rsb	r4, r4, #12
 80007e0:	f1c4 0520 	rsb	r5, r4, #32
 80007e4:	fa00 f304 	lsl.w	r3, r0, r4
 80007e8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ec:	fa01 f204 	lsl.w	r2, r1, r4
 80007f0:	ea40 0002 	orr.w	r0, r0, r2
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007fc:	f141 0100 	adc.w	r1, r1, #0
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 0520 	rsb	r5, r4, #32
 8000810:	fa00 f205 	lsl.w	r2, r0, r5
 8000814:	ea4e 0e02 	orr.w	lr, lr, r2
 8000818:	fa20 f304 	lsr.w	r3, r0, r4
 800081c:	fa01 f205 	lsl.w	r2, r1, r5
 8000820:	ea43 0302 	orr.w	r3, r3, r2
 8000824:	fa21 f004 	lsr.w	r0, r1, r4
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	fa21 f204 	lsr.w	r2, r1, r4
 8000830:	ea20 0002 	bic.w	r0, r0, r2
 8000834:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f094 0f00 	teq	r4, #0
 8000848:	d10f      	bne.n	800086a <__aeabi_dmul+0x1c2>
 800084a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800084e:	0040      	lsls	r0, r0, #1
 8000850:	eb41 0101 	adc.w	r1, r1, r1
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf08      	it	eq
 800085a:	3c01      	subeq	r4, #1
 800085c:	d0f7      	beq.n	800084e <__aeabi_dmul+0x1a6>
 800085e:	ea41 0106 	orr.w	r1, r1, r6
 8000862:	f095 0f00 	teq	r5, #0
 8000866:	bf18      	it	ne
 8000868:	4770      	bxne	lr
 800086a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800086e:	0052      	lsls	r2, r2, #1
 8000870:	eb43 0303 	adc.w	r3, r3, r3
 8000874:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000878:	bf08      	it	eq
 800087a:	3d01      	subeq	r5, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1c6>
 800087e:	ea43 0306 	orr.w	r3, r3, r6
 8000882:	4770      	bx	lr
 8000884:	ea94 0f0c 	teq	r4, ip
 8000888:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088c:	bf18      	it	ne
 800088e:	ea95 0f0c 	teqne	r5, ip
 8000892:	d00c      	beq.n	80008ae <__aeabi_dmul+0x206>
 8000894:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000898:	bf18      	it	ne
 800089a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800089e:	d1d1      	bne.n	8000844 <__aeabi_dmul+0x19c>
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a8:	f04f 0000 	mov.w	r0, #0
 80008ac:	bd70      	pop	{r4, r5, r6, pc}
 80008ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b2:	bf06      	itte	eq
 80008b4:	4610      	moveq	r0, r2
 80008b6:	4619      	moveq	r1, r3
 80008b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008bc:	d019      	beq.n	80008f2 <__aeabi_dmul+0x24a>
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	d102      	bne.n	80008ca <__aeabi_dmul+0x222>
 80008c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008c8:	d113      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	d105      	bne.n	80008dc <__aeabi_dmul+0x234>
 80008d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008d4:	bf1c      	itt	ne
 80008d6:	4610      	movne	r0, r2
 80008d8:	4619      	movne	r1, r3
 80008da:	d10a      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008dc:	ea81 0103 	eor.w	r1, r1, r3
 80008e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008fa:	bd70      	pop	{r4, r5, r6, pc}

080008fc <__aeabi_ddiv>:
 80008fc:	b570      	push	{r4, r5, r6, lr}
 80008fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000902:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000906:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800090a:	bf1d      	ittte	ne
 800090c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000910:	ea94 0f0c 	teqne	r4, ip
 8000914:	ea95 0f0c 	teqne	r5, ip
 8000918:	f000 f8a7 	bleq	8000a6a <__aeabi_ddiv+0x16e>
 800091c:	eba4 0405 	sub.w	r4, r4, r5
 8000920:	ea81 0e03 	eor.w	lr, r1, r3
 8000924:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000928:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800092c:	f000 8088 	beq.w	8000a40 <__aeabi_ddiv+0x144>
 8000930:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000934:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000938:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800093c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000940:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000944:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000948:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800094c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000950:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000954:	429d      	cmp	r5, r3
 8000956:	bf08      	it	eq
 8000958:	4296      	cmpeq	r6, r2
 800095a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800095e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000962:	d202      	bcs.n	800096a <__aeabi_ddiv+0x6e>
 8000964:	085b      	lsrs	r3, r3, #1
 8000966:	ea4f 0232 	mov.w	r2, r2, rrx
 800096a:	1ab6      	subs	r6, r6, r2
 800096c:	eb65 0503 	sbc.w	r5, r5, r3
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800097a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	ebb6 0e02 	subs.w	lr, r6, r2
 800099a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800099e:	bf22      	ittt	cs
 80009a0:	1ab6      	subcs	r6, r6, r2
 80009a2:	4675      	movcs	r5, lr
 80009a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009dc:	d018      	beq.n	8000a10 <__aeabi_ddiv+0x114>
 80009de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009fa:	d1c0      	bne.n	800097e <__aeabi_ddiv+0x82>
 80009fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a00:	d10b      	bne.n	8000a1a <__aeabi_ddiv+0x11e>
 8000a02:	ea41 0100 	orr.w	r1, r1, r0
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a0e:	e7b6      	b.n	800097e <__aeabi_ddiv+0x82>
 8000a10:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a14:	bf04      	itt	eq
 8000a16:	4301      	orreq	r1, r0
 8000a18:	2000      	moveq	r0, #0
 8000a1a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a1e:	bf88      	it	hi
 8000a20:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a24:	f63f aeaf 	bhi.w	8000786 <__aeabi_dmul+0xde>
 8000a28:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a2c:	bf04      	itt	eq
 8000a2e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a36:	f150 0000 	adcs.w	r0, r0, #0
 8000a3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a3e:	bd70      	pop	{r4, r5, r6, pc}
 8000a40:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a44:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a48:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a4c:	bfc2      	ittt	gt
 8000a4e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a56:	bd70      	popgt	{r4, r5, r6, pc}
 8000a58:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a5c:	f04f 0e00 	mov.w	lr, #0
 8000a60:	3c01      	subs	r4, #1
 8000a62:	e690      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a64:	ea45 0e06 	orr.w	lr, r5, r6
 8000a68:	e68d      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a6a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a6e:	ea94 0f0c 	teq	r4, ip
 8000a72:	bf08      	it	eq
 8000a74:	ea95 0f0c 	teqeq	r5, ip
 8000a78:	f43f af3b 	beq.w	80008f2 <__aeabi_dmul+0x24a>
 8000a7c:	ea94 0f0c 	teq	r4, ip
 8000a80:	d10a      	bne.n	8000a98 <__aeabi_ddiv+0x19c>
 8000a82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a86:	f47f af34 	bne.w	80008f2 <__aeabi_dmul+0x24a>
 8000a8a:	ea95 0f0c 	teq	r5, ip
 8000a8e:	f47f af25 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000a92:	4610      	mov	r0, r2
 8000a94:	4619      	mov	r1, r3
 8000a96:	e72c      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000a98:	ea95 0f0c 	teq	r5, ip
 8000a9c:	d106      	bne.n	8000aac <__aeabi_ddiv+0x1b0>
 8000a9e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aa2:	f43f aefd 	beq.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	e722      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000aac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ab6:	f47f aec5 	bne.w	8000844 <__aeabi_dmul+0x19c>
 8000aba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000abe:	f47f af0d 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000ac2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ac6:	f47f aeeb 	bne.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aca:	e712      	b.n	80008f2 <__aeabi_dmul+0x24a>

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b96a 	b.w	8000ea8 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	460c      	mov	r4, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14e      	bne.n	8000c96 <__udivmoddi4+0xaa>
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	458c      	cmp	ip, r1
 8000bfc:	4686      	mov	lr, r0
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	d962      	bls.n	8000cca <__udivmoddi4+0xde>
 8000c04:	b14a      	cbz	r2, 8000c1a <__udivmoddi4+0x2e>
 8000c06:	f1c2 0320 	rsb	r3, r2, #32
 8000c0a:	4091      	lsls	r1, r2
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c14:	4319      	orrs	r1, r3
 8000c16:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1e:	fa1f f68c 	uxth.w	r6, ip
 8000c22:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c26:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c2a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c32:	fb04 f106 	mul.w	r1, r4, r6
 8000c36:	4299      	cmp	r1, r3
 8000c38:	d90a      	bls.n	8000c50 <__udivmoddi4+0x64>
 8000c3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c42:	f080 8112 	bcs.w	8000e6a <__udivmoddi4+0x27e>
 8000c46:	4299      	cmp	r1, r3
 8000c48:	f240 810f 	bls.w	8000e6a <__udivmoddi4+0x27e>
 8000c4c:	3c02      	subs	r4, #2
 8000c4e:	4463      	add	r3, ip
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	fa1f f38e 	uxth.w	r3, lr
 8000c56:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c5a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c62:	fb00 f606 	mul.w	r6, r0, r6
 8000c66:	429e      	cmp	r6, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x94>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c72:	f080 80fc 	bcs.w	8000e6e <__udivmoddi4+0x282>
 8000c76:	429e      	cmp	r6, r3
 8000c78:	f240 80f9 	bls.w	8000e6e <__udivmoddi4+0x282>
 8000c7c:	4463      	add	r3, ip
 8000c7e:	3802      	subs	r0, #2
 8000c80:	1b9b      	subs	r3, r3, r6
 8000c82:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c86:	2100      	movs	r1, #0
 8000c88:	b11d      	cbz	r5, 8000c92 <__udivmoddi4+0xa6>
 8000c8a:	40d3      	lsrs	r3, r2
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d905      	bls.n	8000ca6 <__udivmoddi4+0xba>
 8000c9a:	b10d      	cbz	r5, 8000ca0 <__udivmoddi4+0xb4>
 8000c9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e7f5      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000ca6:	fab3 f183 	clz	r1, r3
 8000caa:	2900      	cmp	r1, #0
 8000cac:	d146      	bne.n	8000d3c <__udivmoddi4+0x150>
 8000cae:	42a3      	cmp	r3, r4
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xcc>
 8000cb2:	4290      	cmp	r0, r2
 8000cb4:	f0c0 80f0 	bcc.w	8000e98 <__udivmoddi4+0x2ac>
 8000cb8:	1a86      	subs	r6, r0, r2
 8000cba:	eb64 0303 	sbc.w	r3, r4, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	2d00      	cmp	r5, #0
 8000cc2:	d0e6      	beq.n	8000c92 <__udivmoddi4+0xa6>
 8000cc4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc8:	e7e3      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	f040 8090 	bne.w	8000df0 <__udivmoddi4+0x204>
 8000cd0:	eba1 040c 	sub.w	r4, r1, ip
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa1f f78c 	uxth.w	r7, ip
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cee:	fb07 f006 	mul.w	r0, r7, r6
 8000cf2:	4298      	cmp	r0, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x11c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x11a>
 8000d00:	4298      	cmp	r0, r3
 8000d02:	f200 80cd 	bhi.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d06:	4626      	mov	r6, r4
 8000d08:	1a1c      	subs	r4, r3, r0
 8000d0a:	fa1f f38e 	uxth.w	r3, lr
 8000d0e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d12:	fb08 4410 	mls	r4, r8, r0, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb00 f707 	mul.w	r7, r0, r7
 8000d1e:	429f      	cmp	r7, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x148>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x146>
 8000d2c:	429f      	cmp	r7, r3
 8000d2e:	f200 80b0 	bhi.w	8000e92 <__udivmoddi4+0x2a6>
 8000d32:	4620      	mov	r0, r4
 8000d34:	1bdb      	subs	r3, r3, r7
 8000d36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0x9c>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa22 f706 	lsr.w	r7, r2, r6
 8000d46:	431f      	orrs	r7, r3
 8000d48:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d4c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d50:	ea43 030c 	orr.w	r3, r3, ip
 8000d54:	40f4      	lsrs	r4, r6
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d60:	fbb4 fef0 	udiv	lr, r4, r0
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	fb00 441e 	mls	r4, r0, lr, r4
 8000d6c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d70:	fb0e f90c 	mul.w	r9, lr, ip
 8000d74:	45a1      	cmp	r9, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	d90a      	bls.n	8000d92 <__udivmoddi4+0x1a6>
 8000d7c:	193c      	adds	r4, r7, r4
 8000d7e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d82:	f080 8084 	bcs.w	8000e8e <__udivmoddi4+0x2a2>
 8000d86:	45a1      	cmp	r9, r4
 8000d88:	f240 8081 	bls.w	8000e8e <__udivmoddi4+0x2a2>
 8000d8c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d90:	443c      	add	r4, r7
 8000d92:	eba4 0409 	sub.w	r4, r4, r9
 8000d96:	fa1f f983 	uxth.w	r9, r3
 8000d9a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9e:	fb00 4413 	mls	r4, r0, r3, r4
 8000da2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	45a4      	cmp	ip, r4
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x1d2>
 8000dae:	193c      	adds	r4, r7, r4
 8000db0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db4:	d267      	bcs.n	8000e86 <__udivmoddi4+0x29a>
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d965      	bls.n	8000e86 <__udivmoddi4+0x29a>
 8000dba:	3b02      	subs	r3, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dc2:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc6:	eba4 040c 	sub.w	r4, r4, ip
 8000dca:	429c      	cmp	r4, r3
 8000dcc:	46ce      	mov	lr, r9
 8000dce:	469c      	mov	ip, r3
 8000dd0:	d351      	bcc.n	8000e76 <__udivmoddi4+0x28a>
 8000dd2:	d04e      	beq.n	8000e72 <__udivmoddi4+0x286>
 8000dd4:	b155      	cbz	r5, 8000dec <__udivmoddi4+0x200>
 8000dd6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dda:	eb64 040c 	sbc.w	r4, r4, ip
 8000dde:	fa04 f606 	lsl.w	r6, r4, r6
 8000de2:	40cb      	lsrs	r3, r1
 8000de4:	431e      	orrs	r6, r3
 8000de6:	40cc      	lsrs	r4, r1
 8000de8:	e9c5 6400 	strd	r6, r4, [r5]
 8000dec:	2100      	movs	r1, #0
 8000dee:	e750      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000df0:	f1c2 0320 	rsb	r3, r2, #32
 8000df4:	fa20 f103 	lsr.w	r1, r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa24 f303 	lsr.w	r3, r4, r3
 8000e00:	4094      	lsls	r4, r2
 8000e02:	430c      	orrs	r4, r1
 8000e04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e08:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e0c:	fa1f f78c 	uxth.w	r7, ip
 8000e10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e14:	fb08 3110 	mls	r1, r8, r0, r3
 8000e18:	0c23      	lsrs	r3, r4, #16
 8000e1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1e:	fb00 f107 	mul.w	r1, r0, r7
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x24c>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e2e:	d22c      	bcs.n	8000e8a <__udivmoddi4+0x29e>
 8000e30:	4299      	cmp	r1, r3
 8000e32:	d92a      	bls.n	8000e8a <__udivmoddi4+0x29e>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1a5b      	subs	r3, r3, r1
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e40:	fb08 3311 	mls	r3, r8, r1, r3
 8000e44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e48:	fb01 f307 	mul.w	r3, r1, r7
 8000e4c:	42a3      	cmp	r3, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x276>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e58:	d213      	bcs.n	8000e82 <__udivmoddi4+0x296>
 8000e5a:	42a3      	cmp	r3, r4
 8000e5c:	d911      	bls.n	8000e82 <__udivmoddi4+0x296>
 8000e5e:	3902      	subs	r1, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	1ae4      	subs	r4, r4, r3
 8000e64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e68:	e739      	b.n	8000cde <__udivmoddi4+0xf2>
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	e6f0      	b.n	8000c50 <__udivmoddi4+0x64>
 8000e6e:	4608      	mov	r0, r1
 8000e70:	e706      	b.n	8000c80 <__udivmoddi4+0x94>
 8000e72:	45c8      	cmp	r8, r9
 8000e74:	d2ae      	bcs.n	8000dd4 <__udivmoddi4+0x1e8>
 8000e76:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e7a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7e:	3801      	subs	r0, #1
 8000e80:	e7a8      	b.n	8000dd4 <__udivmoddi4+0x1e8>
 8000e82:	4631      	mov	r1, r6
 8000e84:	e7ed      	b.n	8000e62 <__udivmoddi4+0x276>
 8000e86:	4603      	mov	r3, r0
 8000e88:	e799      	b.n	8000dbe <__udivmoddi4+0x1d2>
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	e7d4      	b.n	8000e38 <__udivmoddi4+0x24c>
 8000e8e:	46d6      	mov	lr, sl
 8000e90:	e77f      	b.n	8000d92 <__udivmoddi4+0x1a6>
 8000e92:	4463      	add	r3, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e74d      	b.n	8000d34 <__udivmoddi4+0x148>
 8000e98:	4606      	mov	r6, r0
 8000e9a:	4623      	mov	r3, r4
 8000e9c:	4608      	mov	r0, r1
 8000e9e:	e70f      	b.n	8000cc0 <__udivmoddi4+0xd4>
 8000ea0:	3e02      	subs	r6, #2
 8000ea2:	4463      	add	r3, ip
 8000ea4:	e730      	b.n	8000d08 <__udivmoddi4+0x11c>
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <acc_task>:
 * - xQueueSend(): Sends messages to a queue for printing messages to the user.						   *
 * - xEventGroupSetBits(): Sets event group bits for synchronizing with the LED task.				   *
 ******************************************************************************************************/

void acc_task(void* param)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08c      	sub	sp, #48	@ 0x30
 8000eb0:	af02      	add	r7, sp, #8
 8000eb2:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;
	int16_t acc_data[3];		// Array to hold accelerometer values
	char acc_flag[3] = {0};		// Array to hold new data flags
 8000eb4:	4b80      	ldr	r3, [pc, #512]	@ (80010b8 <acc_task+0x20c>)
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	81bb      	strh	r3, [r7, #12]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	73bb      	strb	r3, [r7, #14]

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f009 fb00 	bl	800a4d0 <xTaskGenericNotifyWait>

		// Display Accelerometer menu for the user
		xQueueSend(q_print, &msg_acc_menu, portMAX_DELAY);
 8000ed0:	4b7a      	ldr	r3, [pc, #488]	@ (80010bc <acc_task+0x210>)
 8000ed2:	6818      	ldr	r0, [r3, #0]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000eda:	4979      	ldr	r1, [pc, #484]	@ (80010c0 <acc_task+0x214>)
 8000edc:	f007 fbf4 	bl	80086c8 <xQueueGenericSend>

		// Wait for the user to make a selection
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8000ee0:	f107 0318 	add.w	r3, r7, #24
 8000ee4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ee8:	9200      	str	r2, [sp, #0]
 8000eea:	2200      	movs	r2, #0
 8000eec:	2100      	movs	r1, #0
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f009 faee 	bl	800a4d0 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	61fb      	str	r3, [r7, #28]

		// Set all new data flags to 0
		for(int i=0; i<3; i++) {
 8000ef8:	2300      	movs	r3, #0
 8000efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000efc:	e008      	b.n	8000f10 <acc_task+0x64>
			acc_flag[i] = 0;
 8000efe:	f107 020c 	add.w	r2, r7, #12
 8000f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f04:	4413      	add	r3, r2
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<3; i++) {
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	ddf3      	ble.n	8000efe <acc_task+0x52>
		}

		// Process command
		if(msg->len <= 4) {
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	f200 80b5 	bhi.w	800108a <acc_task+0x1de>
			if(!strcmp((char*)msg->payload, "X")) {
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	4968      	ldr	r1, [pc, #416]	@ (80010c4 <acc_task+0x218>)
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff f99d 	bl	8000264 <strcmp>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d115      	bne.n	8000f5c <acc_task+0xb0>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 8000f30:	f107 0310 	add.w	r3, r7, #16
 8000f34:	4618      	mov	r0, r3
 8000f36:	f000 f901 	bl	800113c <accelerometer_read>
				acc_flag[0] = 1; 									// Set X-axis new data flag
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	733b      	strb	r3, [r7, #12]
				show_acc_data(acc_data, acc_flag);					// Show data
 8000f3e:	f107 020c 	add.w	r2, r7, #12
 8000f42:	f107 0310 	add.w	r3, r7, #16
 8000f46:	4611      	mov	r1, r2
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f000 f93d 	bl	80011c8 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_X_BIT);	// Set X-axis event group bit for LED task synchronization
 8000f4e:	4b5e      	ldr	r3, [pc, #376]	@ (80010c8 <acc_task+0x21c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2101      	movs	r1, #1
 8000f54:	4618      	mov	r0, r3
 8000f56:	f007 f95f 	bl	8008218 <xEventGroupSetBits>
 8000f5a:	e09e      	b.n	800109a <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "Y")) {
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	495b      	ldr	r1, [pc, #364]	@ (80010cc <acc_task+0x220>)
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff f97f 	bl	8000264 <strcmp>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d115      	bne.n	8000f98 <acc_task+0xec>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	4618      	mov	r0, r3
 8000f72:	f000 f8e3 	bl	800113c <accelerometer_read>
				acc_flag[1] = 1; 									// Set Y-axis new data flag
 8000f76:	2301      	movs	r3, #1
 8000f78:	737b      	strb	r3, [r7, #13]
				show_acc_data(acc_data, acc_flag);					// Show data
 8000f7a:	f107 020c 	add.w	r2, r7, #12
 8000f7e:	f107 0310 	add.w	r3, r7, #16
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 f91f 	bl	80011c8 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Y_BIT); 	// Set Y-axis event group bit for LED task synchronization
 8000f8a:	4b4f      	ldr	r3, [pc, #316]	@ (80010c8 <acc_task+0x21c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2102      	movs	r1, #2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f007 f941 	bl	8008218 <xEventGroupSetBits>
 8000f96:	e080      	b.n	800109a <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "Z")) {
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	494d      	ldr	r1, [pc, #308]	@ (80010d0 <acc_task+0x224>)
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff f961 	bl	8000264 <strcmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d115      	bne.n	8000fd4 <acc_task+0x128>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 8000fa8:	f107 0310 	add.w	r3, r7, #16
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 f8c5 	bl	800113c <accelerometer_read>
				acc_flag[2] = 1; 									// Set Z-axis new data flag
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	73bb      	strb	r3, [r7, #14]
				show_acc_data(acc_data, acc_flag);					// Show data
 8000fb6:	f107 020c 	add.w	r2, r7, #12
 8000fba:	f107 0310 	add.w	r3, r7, #16
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 f901 	bl	80011c8 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Z_BIT);	// Set Z-axis event group bit for LED task synchronization
 8000fc6:	4b40      	ldr	r3, [pc, #256]	@ (80010c8 <acc_task+0x21c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2104      	movs	r1, #4
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f007 f923 	bl	8008218 <xEventGroupSetBits>
 8000fd2:	e062      	b.n	800109a <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "All")) {
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	493f      	ldr	r1, [pc, #252]	@ (80010d4 <acc_task+0x228>)
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff f943 	bl	8000264 <strcmp>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d12e      	bne.n	8001042 <acc_task+0x196>
				accelerometer_read(acc_data);						// Read data
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 f8a7 	bl	800113c <accelerometer_read>
				for(int i=0; i<3; i++) acc_flag[i] = 1; 			// Set new data flags for all axes
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
 8000ff2:	e008      	b.n	8001006 <acc_task+0x15a>
 8000ff4:	f107 020c 	add.w	r2, r7, #12
 8000ff8:	6a3b      	ldr	r3, [r7, #32]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	701a      	strb	r2, [r3, #0]
 8001000:	6a3b      	ldr	r3, [r7, #32]
 8001002:	3301      	adds	r3, #1
 8001004:	623b      	str	r3, [r7, #32]
 8001006:	6a3b      	ldr	r3, [r7, #32]
 8001008:	2b02      	cmp	r3, #2
 800100a:	ddf3      	ble.n	8000ff4 <acc_task+0x148>
				show_acc_data(acc_data, acc_flag);					// Show data
 800100c:	f107 020c 	add.w	r2, r7, #12
 8001010:	f107 0310 	add.w	r3, r7, #16
 8001014:	4611      	mov	r1, r2
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f8d6 	bl	80011c8 <show_acc_data>
				// Set all event group bits for LED task synchronization
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_X_BIT);
 800101c:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <acc_task+0x21c>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2101      	movs	r1, #1
 8001022:	4618      	mov	r0, r3
 8001024:	f007 f8f8 	bl	8008218 <xEventGroupSetBits>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Y_BIT);
 8001028:	4b27      	ldr	r3, [pc, #156]	@ (80010c8 <acc_task+0x21c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2102      	movs	r1, #2
 800102e:	4618      	mov	r0, r3
 8001030:	f007 f8f2 	bl	8008218 <xEventGroupSetBits>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Z_BIT);
 8001034:	4b24      	ldr	r3, [pc, #144]	@ (80010c8 <acc_task+0x21c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2104      	movs	r1, #4
 800103a:	4618      	mov	r0, r3
 800103c:	f007 f8ec 	bl	8008218 <xEventGroupSetBits>
 8001040:	e02b      	b.n	800109a <acc_task+0x1ee>
			}
			else if (!strcmp((char*)msg->payload, "Main")) {
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	4924      	ldr	r1, [pc, #144]	@ (80010d8 <acc_task+0x22c>)
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff f90c 	bl	8000264 <strcmp>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d112      	bne.n	8001078 <acc_task+0x1cc>
				// Update the system state
				curr_sys_state = sMainMenu;
 8001052:	4b22      	ldr	r3, [pc, #136]	@ (80010dc <acc_task+0x230>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]

				// Set event group bit to turn off all LEDs upon exiting accelerometer menu
				xEventGroupSetBits(ledEventGroup, TURN_OFF_LEDS_BIT);
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <acc_task+0x21c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2108      	movs	r1, #8
 800105e:	4618      	mov	r0, r3
 8001060:	f007 f8da 	bl	8008218 <xEventGroupSetBits>

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8001064:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <acc_task+0x234>)
 8001066:	6818      	ldr	r0, [r3, #0]
 8001068:	2300      	movs	r3, #0
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2300      	movs	r3, #0
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	f009 fab7 	bl	800a5e4 <xTaskGenericNotify>
 8001076:	e010      	b.n	800109a <acc_task+0x1ee>
			}
			else {
				xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 8001078:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <acc_task+0x210>)
 800107a:	6818      	ldr	r0, [r3, #0]
 800107c:	2300      	movs	r3, #0
 800107e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001082:	4918      	ldr	r1, [pc, #96]	@ (80010e4 <acc_task+0x238>)
 8001084:	f007 fb20 	bl	80086c8 <xQueueGenericSend>
 8001088:	e007      	b.n	800109a <acc_task+0x1ee>
			}
		}
		else {
			// If user input is longer than 4 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 800108a:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <acc_task+0x210>)
 800108c:	6818      	ldr	r0, [r3, #0]
 800108e:	2300      	movs	r3, #0
 8001090:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001094:	4913      	ldr	r1, [pc, #76]	@ (80010e4 <acc_task+0x238>)
 8001096:	f007 fb17 	bl	80086c8 <xQueueGenericSend>
		}

		// Notify self / accelerometer task if not returning to the main menu
		if (sAccMenu == curr_sys_state)
 800109a:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <acc_task+0x230>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b02      	cmp	r3, #2
 80010a0:	f47f af0d 	bne.w	8000ebe <acc_task+0x12>
			xTaskNotify(handle_acc_task, 0, eNoAction);
 80010a4:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <acc_task+0x23c>)
 80010a6:	6818      	ldr	r0, [r3, #0]
 80010a8:	2300      	movs	r3, #0
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2300      	movs	r3, #0
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	f009 fa97 	bl	800a5e4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80010b6:	e702      	b.n	8000ebe <acc_task+0x12>
 80010b8:	0800e2e4 	.word	0x0800e2e4
 80010bc:	200003a0 	.word	0x200003a0
 80010c0:	20000004 	.word	0x20000004
 80010c4:	0800e2cc 	.word	0x0800e2cc
 80010c8:	200003b8 	.word	0x200003b8
 80010cc:	0800e2d0 	.word	0x0800e2d0
 80010d0:	0800e2d4 	.word	0x0800e2d4
 80010d4:	0800e2d8 	.word	0x0800e2d8
 80010d8:	0800e2dc 	.word	0x0800e2dc
 80010dc:	200003c5 	.word	0x200003c5
 80010e0:	20000384 	.word	0x20000384
 80010e4:	20000000 	.word	0x20000000
 80010e8:	20000398 	.word	0x20000398

080010ec <accelerometer_init>:
 * - Sends the configuration data over SPI to set the desired settings.								   *
 * - Pulls the chip select (CS) pin high to de-select the device.									   *
 ******************************************************************************************************/

void accelerometer_init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	// Configure CTRL_REG1_A: 100Hz, normal power mode, all axes enabled
	uint8_t configData = 0x57; // 0b01010111: 100Hz, normal power mode, all axes enabled
 80010f2:	2357      	movs	r3, #87	@ 0x57
 80010f4:	71fb      	strb	r3, [r7, #7]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2108      	movs	r1, #8
 80010fa:	480e      	ldr	r0, [pc, #56]	@ (8001134 <accelerometer_init+0x48>)
 80010fc:	f002 fffa 	bl	80040f4 <HAL_GPIO_WritePin>

	// Send the register address
	uint8_t reg = LSM303DLHC_CTRL_REG1_A;
 8001100:	2320      	movs	r3, #32
 8001102:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 8001104:	1db9      	adds	r1, r7, #6
 8001106:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800110a:	2201      	movs	r2, #1
 800110c:	480a      	ldr	r0, [pc, #40]	@ (8001138 <accelerometer_init+0x4c>)
 800110e:	f004 f97e 	bl	800540e <HAL_SPI_Transmit>

	// Send the configuration data
	HAL_SPI_Transmit(&hspi1, &configData, 1, HAL_MAX_DELAY);
 8001112:	1df9      	adds	r1, r7, #7
 8001114:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001118:	2201      	movs	r2, #1
 800111a:	4807      	ldr	r0, [pc, #28]	@ (8001138 <accelerometer_init+0x4c>)
 800111c:	f004 f977 	bl	800540e <HAL_SPI_Transmit>

	// Pull CS high to deselect the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8001120:	2201      	movs	r2, #1
 8001122:	2108      	movs	r1, #8
 8001124:	4803      	ldr	r0, [pc, #12]	@ (8001134 <accelerometer_init+0x48>)
 8001126:	f002 ffe5 	bl	80040f4 <HAL_GPIO_WritePin>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000
 8001138:	2000020c 	.word	0x2000020c

0800113c <accelerometer_read>:
 * - Converts the received byte data to 16-bit integer values for each axis and stores them in the 	   *
 *   provided array.																				   *
 ******************************************************************************************************/

void accelerometer_read(int16_t *acc_data)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	uint8_t sensor_reading[6];
	uint8_t reg = ACC_X_ADDR;
 8001144:	23a8      	movs	r3, #168	@ 0xa8
 8001146:	73fb      	strb	r3, [r7, #15]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	2108      	movs	r1, #8
 800114c:	481c      	ldr	r0, [pc, #112]	@ (80011c0 <accelerometer_read+0x84>)
 800114e:	f002 ffd1 	bl	80040f4 <HAL_GPIO_WritePin>

	// Send the register address
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 8001152:	f107 010f 	add.w	r1, r7, #15
 8001156:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800115a:	2201      	movs	r2, #1
 800115c:	4819      	ldr	r0, [pc, #100]	@ (80011c4 <accelerometer_read+0x88>)
 800115e:	f004 f956 	bl	800540e <HAL_SPI_Transmit>

	// Receive the data
	HAL_SPI_Receive(&hspi1, sensor_reading, 6, HAL_MAX_DELAY);
 8001162:	f107 0110 	add.w	r1, r7, #16
 8001166:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800116a:	2206      	movs	r2, #6
 800116c:	4815      	ldr	r0, [pc, #84]	@ (80011c4 <accelerometer_read+0x88>)
 800116e:	f004 fa91 	bl	8005694 <HAL_SPI_Receive>

	// Pull CS high to de-select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8001172:	2201      	movs	r2, #1
 8001174:	2108      	movs	r1, #8
 8001176:	4812      	ldr	r0, [pc, #72]	@ (80011c0 <accelerometer_read+0x84>)
 8001178:	f002 ffbc 	bl	80040f4 <HAL_GPIO_WritePin>

	// Convert the sensor reading
	acc_data[0] = (int16_t)(sensor_reading[1] << 8 | sensor_reading[0]); // x
 800117c:	7c7b      	ldrb	r3, [r7, #17]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21a      	sxth	r2, r3
 8001182:	7c3b      	ldrb	r3, [r7, #16]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21a      	sxth	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	801a      	strh	r2, [r3, #0]
	acc_data[1] = (int16_t)(sensor_reading[3] << 8 | sensor_reading[2]); // y
 800118e:	7cfb      	ldrb	r3, [r7, #19]
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b219      	sxth	r1, r3
 8001194:	7cbb      	ldrb	r3, [r7, #18]
 8001196:	b21a      	sxth	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3302      	adds	r3, #2
 800119c:	430a      	orrs	r2, r1
 800119e:	b212      	sxth	r2, r2
 80011a0:	801a      	strh	r2, [r3, #0]
	acc_data[2] = (int16_t)(sensor_reading[5] << 8 | sensor_reading[4]); // z
 80011a2:	7d7b      	ldrb	r3, [r7, #21]
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	b219      	sxth	r1, r3
 80011a8:	7d3b      	ldrb	r3, [r7, #20]
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3304      	adds	r3, #4
 80011b0:	430a      	orrs	r2, r1
 80011b2:	b212      	sxth	r2, r2
 80011b4:	801a      	strh	r2, [r3, #0]
}
 80011b6:	bf00      	nop
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
 80011c4:	2000020c 	.word	0x2000020c

080011c8 <show_acc_data>:
 * - Formats and displays data in g values for the available axes based on flags.					   *
 * - Sends the formatted data to the print queue for display.										   *
 ******************************************************************************************************/

void show_acc_data(int16_t *acc_data, char *acc_flag)
{
 80011c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ca:	b097      	sub	sp, #92	@ 0x5c
 80011cc:	af08      	add	r7, sp, #32
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
	// Set up buffer
	static char showacc[80];
	static char* acc = showacc;

	// Convert from raw sensor value to milli-g's [mg], using +/- 2g sensitivity
	int16_t x_mg = acc_data[0] * 2000 / 32768;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d8:	461a      	mov	r2, r3
 80011da:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011de:	fb02 f303 	mul.w	r3, r2, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	da02      	bge.n	80011ec <show_acc_data+0x24>
 80011e6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80011ea:	337f      	adds	r3, #127	@ 0x7f
 80011ec:	13db      	asrs	r3, r3, #15
 80011ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
	int16_t y_mg = acc_data[1] * 2000 / 32768;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3302      	adds	r3, #2
 80011f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f8:	461a      	mov	r2, r3
 80011fa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011fe:	fb02 f303 	mul.w	r3, r2, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	da02      	bge.n	800120c <show_acc_data+0x44>
 8001206:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800120a:	337f      	adds	r3, #127	@ 0x7f
 800120c:	13db      	asrs	r3, r3, #15
 800120e:	86bb      	strh	r3, [r7, #52]	@ 0x34
	int16_t z_mg = acc_data[2] * 2000 / 32768;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3304      	adds	r3, #4
 8001214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001218:	461a      	mov	r2, r3
 800121a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800121e:	fb02 f303 	mul.w	r3, r2, r3
 8001222:	2b00      	cmp	r3, #0
 8001224:	da02      	bge.n	800122c <show_acc_data+0x64>
 8001226:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800122a:	337f      	adds	r3, #127	@ 0x7f
 800122c:	13db      	asrs	r3, r3, #15
 800122e:	867b      	strh	r3, [r7, #50]	@ 0x32

	// Variables to simulate floating point numbers
	int x_i, x_d, y_i, y_d, z_i, z_d;
	char x_s[2] = {"+"};
 8001230:	232b      	movs	r3, #43	@ 0x2b
 8001232:	82bb      	strh	r3, [r7, #20]
	char y_s[2] = {"+"};
 8001234:	232b      	movs	r3, #43	@ 0x2b
 8001236:	823b      	strh	r3, [r7, #16]
	char z_s[2] = {"+"};
 8001238:	232b      	movs	r3, #43	@ 0x2b
 800123a:	81bb      	strh	r3, [r7, #12]

	// Display the data that's available
	// All axes
	if((acc_flag[0] == 1) && (acc_flag[1] == 1) && (acc_flag[2] == 1)) {
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d141      	bne.n	80012c8 <show_acc_data+0x100>
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	3301      	adds	r3, #1
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d13c      	bne.n	80012c8 <show_acc_data+0x100>
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	3302      	adds	r3, #2
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d137      	bne.n	80012c8 <show_acc_data+0x100>
		split_integer(x_mg, x_s, &x_i, &x_d);
 8001258:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 800125c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001260:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001264:	f107 0114 	add.w	r1, r7, #20
 8001268:	f000 f894 	bl	8001394 <split_integer>
		split_integer(y_mg, y_s, &y_i, &y_d);
 800126c:	f9b7 0034 	ldrsh.w	r0, [r7, #52]	@ 0x34
 8001270:	f107 0320 	add.w	r3, r7, #32
 8001274:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001278:	f107 0110 	add.w	r1, r7, #16
 800127c:	f000 f88a 	bl	8001394 <split_integer>
		split_integer(z_mg, z_s, &z_i, &z_d);
 8001280:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	f107 021c 	add.w	r2, r7, #28
 800128c:	f107 010c 	add.w	r1, r7, #12
 8001290:	f000 f880 	bl	8001394 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: X = %s%d.%d g, Y = %s%d.%d g, Z = %s%d.%d g\r\n", x_s, x_i, x_d, y_s, y_i, y_d, z_s, z_i, z_d);
 8001294:	6afe      	ldr	r6, [r7, #44]	@ 0x2c
 8001296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800129a:	6a39      	ldr	r1, [r7, #32]
 800129c:	69f8      	ldr	r0, [r7, #28]
 800129e:	69bc      	ldr	r4, [r7, #24]
 80012a0:	f107 0514 	add.w	r5, r7, #20
 80012a4:	9406      	str	r4, [sp, #24]
 80012a6:	9005      	str	r0, [sp, #20]
 80012a8:	f107 000c 	add.w	r0, r7, #12
 80012ac:	9004      	str	r0, [sp, #16]
 80012ae:	9103      	str	r1, [sp, #12]
 80012b0:	9202      	str	r2, [sp, #8]
 80012b2:	f107 0210 	add.w	r2, r7, #16
 80012b6:	9201      	str	r2, [sp, #4]
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	4633      	mov	r3, r6
 80012bc:	462a      	mov	r2, r5
 80012be:	492e      	ldr	r1, [pc, #184]	@ (8001378 <show_acc_data+0x1b0>)
 80012c0:	482e      	ldr	r0, [pc, #184]	@ (800137c <show_acc_data+0x1b4>)
 80012c2:	f00c faa7 	bl	800d814 <siprintf>
 80012c6:	e04b      	b.n	8001360 <show_acc_data+0x198>
	}
	// X-axis only
	else if (acc_flag[0] == 1) {
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d114      	bne.n	80012fa <show_acc_data+0x132>
		split_integer(x_mg, x_s, &x_i, &x_d);
 80012d0:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 80012d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80012dc:	f107 0114 	add.w	r1, r7, #20
 80012e0:	f000 f858 	bl	8001394 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: X = %s%d.%d g\r\n", x_s, x_i, x_d);
 80012e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80012e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012e8:	f107 0214 	add.w	r2, r7, #20
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	460b      	mov	r3, r1
 80012f0:	4923      	ldr	r1, [pc, #140]	@ (8001380 <show_acc_data+0x1b8>)
 80012f2:	4822      	ldr	r0, [pc, #136]	@ (800137c <show_acc_data+0x1b4>)
 80012f4:	f00c fa8e 	bl	800d814 <siprintf>
 80012f8:	e032      	b.n	8001360 <show_acc_data+0x198>
	}
	// Y-axis only
	else if (acc_flag[1] == 1) {
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	3301      	adds	r3, #1
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d114      	bne.n	800132e <show_acc_data+0x166>
		split_integer(y_mg, y_s, &y_i, &y_d);
 8001304:	f9b7 0034 	ldrsh.w	r0, [r7, #52]	@ 0x34
 8001308:	f107 0320 	add.w	r3, r7, #32
 800130c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001310:	f107 0110 	add.w	r1, r7, #16
 8001314:	f000 f83e 	bl	8001394 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: Y = %s%d.%d g\r\n", y_s, y_i, y_d);
 8001318:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800131a:	6a3b      	ldr	r3, [r7, #32]
 800131c:	f107 0210 	add.w	r2, r7, #16
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	460b      	mov	r3, r1
 8001324:	4917      	ldr	r1, [pc, #92]	@ (8001384 <show_acc_data+0x1bc>)
 8001326:	4815      	ldr	r0, [pc, #84]	@ (800137c <show_acc_data+0x1b4>)
 8001328:	f00c fa74 	bl	800d814 <siprintf>
 800132c:	e018      	b.n	8001360 <show_acc_data+0x198>
	}
	// Z-axis only
	else if (acc_flag[2] == 1) {
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	3302      	adds	r3, #2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d113      	bne.n	8001360 <show_acc_data+0x198>
		split_integer(z_mg, z_s, &z_i, &z_d);
 8001338:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 800133c:	f107 0318 	add.w	r3, r7, #24
 8001340:	f107 021c 	add.w	r2, r7, #28
 8001344:	f107 010c 	add.w	r1, r7, #12
 8001348:	f000 f824 	bl	8001394 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: Z = %s%d.%d g\r\n", z_s, z_i, z_d);
 800134c:	69f9      	ldr	r1, [r7, #28]
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	f107 020c 	add.w	r2, r7, #12
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	460b      	mov	r3, r1
 8001358:	490b      	ldr	r1, [pc, #44]	@ (8001388 <show_acc_data+0x1c0>)
 800135a:	4808      	ldr	r0, [pc, #32]	@ (800137c <show_acc_data+0x1b4>)
 800135c:	f00c fa5a 	bl	800d814 <siprintf>
	}

	// Populate the print queue
	xQueueSend(q_print, &acc, portMAX_DELAY);
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <show_acc_data+0x1c4>)
 8001362:	6818      	ldr	r0, [r3, #0]
 8001364:	2300      	movs	r3, #0
 8001366:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800136a:	4909      	ldr	r1, [pc, #36]	@ (8001390 <show_acc_data+0x1c8>)
 800136c:	f007 f9ac 	bl	80086c8 <xQueueGenericSend>
}
 8001370:	bf00      	nop
 8001372:	373c      	adds	r7, #60	@ 0x3c
 8001374:	46bd      	mov	sp, r7
 8001376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001378:	0800e2e8 	.word	0x0800e2e8
 800137c:	200000f4 	.word	0x200000f4
 8001380:	0800e330 	.word	0x0800e330
 8001384:	0800e358 	.word	0x0800e358
 8001388:	0800e380 	.word	0x0800e380
 800138c:	200003a0 	.word	0x200003a0
 8001390:	20000008 	.word	0x20000008

08001394 <split_integer>:
 * the hundreds part is always positive. If the hundreds part rounds up to exactly 1000, the 		   *
 * thousands part is incremented and the hundreds part is reset to 0.								   *
 ******************************************************************************************************/

void split_integer(int value, char* sign, int *thousands_part, int *hundreds_part)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
 80013a0:	603b      	str	r3, [r7, #0]
	// Evaluate the sign
	if(value < 0) {
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	da06      	bge.n	80013b6 <split_integer+0x22>
		strcpy(sign, "-");
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	4925      	ldr	r1, [pc, #148]	@ (8001440 <split_integer+0xac>)
 80013ac:	461a      	mov	r2, r3
 80013ae:	460b      	mov	r3, r1
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	8013      	strh	r3, [r2, #0]
 80013b4:	e005      	b.n	80013c2 <split_integer+0x2e>
	}
	else {
		strcpy(sign, "+");
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	4922      	ldr	r1, [pc, #136]	@ (8001444 <split_integer+0xb0>)
 80013ba:	461a      	mov	r2, r3
 80013bc:	460b      	mov	r3, r1
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	8013      	strh	r3, [r2, #0]
	}

	// Calculate how many thousands
    *thousands_part = abs(value / 1000);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4a20      	ldr	r2, [pc, #128]	@ (8001448 <split_integer+0xb4>)
 80013c6:	fb82 1203 	smull	r1, r2, r2, r3
 80013ca:	1192      	asrs	r2, r2, #6
 80013cc:	17db      	asrs	r3, r3, #31
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80013d4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	601a      	str	r2, [r3, #0]

    // Calculate the remaining hundreds
    int remainder = value % 1000;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	4a1a      	ldr	r2, [pc, #104]	@ (8001448 <split_integer+0xb4>)
 80013e0:	fb82 1203 	smull	r1, r2, r2, r3
 80013e4:	1191      	asrs	r1, r2, #6
 80013e6:	17da      	asrs	r2, r3, #31
 80013e8:	1a8a      	subs	r2, r1, r2
 80013ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80013ee:	fb01 f202 	mul.w	r2, r1, r2
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	617b      	str	r3, [r7, #20]

    // Ensure hundreds_part is positive
    *hundreds_part = abs((int)(remainder / 100.0));
 80013f6:	6978      	ldr	r0, [r7, #20]
 80013f8:	f7ff f8ec 	bl	80005d4 <__aeabi_i2d>
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <split_integer+0xb8>)
 8001402:	f7ff fa7b 	bl	80008fc <__aeabi_ddiv>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4610      	mov	r0, r2
 800140c:	4619      	mov	r1, r3
 800140e:	f7ff fb5d 	bl	8000acc <__aeabi_d2iz>
 8001412:	4603      	mov	r3, r0
 8001414:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001418:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	601a      	str	r2, [r3, #0]

    // Adjust thousands_part if rounding up results in exactly 1000
    if (*hundreds_part == 10) {
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b0a      	cmp	r3, #10
 8001426:	d107      	bne.n	8001438 <split_integer+0xa4>
        *thousands_part += 1;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	1c5a      	adds	r2, r3, #1
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	601a      	str	r2, [r3, #0]
        *hundreds_part = 0;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
    }
}
 8001438:	bf00      	nop
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	0800e3a8 	.word	0x0800e3a8
 8001444:	0800e3ac 	.word	0x0800e3ac
 8001448:	10624dd3 	.word	0x10624dd3
 800144c:	40590000 	.word	0x40590000

08001450 <led_task>:
 * @note The task must be notified when a new command is available.									   *
 * @note The function utilizes software timers to control LED effects.								   *
 ******************************************************************************************************/

void led_task(void *param)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08c      	sub	sp, #48	@ 0x30
 8001454:	af02      	add	r7, sp, #8
 8001456:	6078      	str	r0, [r7, #4]
	// Communication variables
	uint32_t msg_addr;
	message_t *msg;

	// LED timer parameters
	int freq = 2; // Frequency in Hz
 8001458:	2302      	movs	r3, #2
 800145a:	613b      	str	r3, [r7, #16]
	int period = 500; // Period in ms
 800145c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24

	// FreeRTOS variables
	const TickType_t xTicksToWait = pdMS_TO_TICKS(EVENT_GROUP_WAIT_TIME); // Wait period for the event group
 8001462:	2364      	movs	r3, #100	@ 0x64
 8001464:	623b      	str	r3, [r7, #32]
	uint32_t notificationValue;
	EventBits_t eventBits;

	while(1) {
		// Wait for task notification or timeout =========================================================================
		if (xTaskNotifyWait(0, 0, &notificationValue, xTicksToWait) == pdPASS) {										//
 8001466:	f107 020c 	add.w	r2, r7, #12
 800146a:	6a3b      	ldr	r3, [r7, #32]
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	4613      	mov	r3, r2
 8001470:	2200      	movs	r2, #0
 8001472:	2100      	movs	r1, #0
 8001474:	2000      	movs	r0, #0
 8001476:	f009 f82b 	bl	800a4d0 <xTaskGenericNotifyWait>
 800147a:	4603      	mov	r3, r0
 800147c:	2b01      	cmp	r3, #1
 800147e:	f040 817a 	bne.w	8001776 <led_task+0x326>
																														//
			// Display LED menu for the user																			//
			xQueueSend(q_print, &msg_led_menu, portMAX_DELAY);															//
 8001482:	4b9a      	ldr	r3, [pc, #616]	@ (80016ec <led_task+0x29c>)
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	2300      	movs	r3, #0
 8001488:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800148c:	4998      	ldr	r1, [pc, #608]	@ (80016f0 <led_task+0x2a0>)
 800148e:	f007 f91b 	bl	80086c8 <xQueueGenericSend>
																														//
			// Wait for the user to select their desired LED effect														//
			xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);															//
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800149a:	9200      	str	r2, [sp, #0]
 800149c:	2200      	movs	r2, #0
 800149e:	2100      	movs	r1, #0
 80014a0:	2000      	movs	r0, #0
 80014a2:	f009 f815 	bl	800a4d0 <xTaskGenericNotifyWait>
			msg = (message_t*)msg_addr;																					//
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	61fb      	str	r3, [r7, #28]
																														//
			// Process command, adjust LED state, and set software timers accordingly									//
			if(msg->len <= 4) {																							//
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	f200 814c 	bhi.w	800174c <led_task+0x2fc>
				if(!strcmp((char*)msg->payload, "None"))			// No effect										//
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	498f      	ldr	r1, [pc, #572]	@ (80016f4 <led_task+0x2a4>)
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7fe fed3 	bl	8000264 <strcmp>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d109      	bne.n	80014d8 <led_task+0x88>
				{																										//
					set_led_timer(effectNone);																			//
 80014c4:	2004      	movs	r0, #4
 80014c6:	f000 fa25 	bl	8001914 <set_led_timer>
					curr_led_state = sNone;																				//
 80014ca:	4b8b      	ldr	r3, [pc, #556]	@ (80016f8 <led_task+0x2a8>)
 80014cc:	2204      	movs	r2, #4
 80014ce:	701a      	strb	r2, [r3, #0]
					control_all_leds(LED_OFF);																			//
 80014d0:	2000      	movs	r0, #0
 80014d2:	f000 fa51 	bl	8001978 <control_all_leds>
 80014d6:	e141      	b.n	800175c <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E1")) {		// E1 effect										//
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	4988      	ldr	r1, [pc, #544]	@ (80016fc <led_task+0x2ac>)
 80014dc:	4618      	mov	r0, r3
 80014de:	f7fe fec1 	bl	8000264 <strcmp>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d106      	bne.n	80014f6 <led_task+0xa6>
					curr_led_state = sEffectE1;																			//
 80014e8:	4b83      	ldr	r3, [pc, #524]	@ (80016f8 <led_task+0x2a8>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE1);																			//
 80014ee:	2000      	movs	r0, #0
 80014f0:	f000 fa10 	bl	8001914 <set_led_timer>
 80014f4:	e132      	b.n	800175c <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E2")) {		// E2 effect										//
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	4981      	ldr	r1, [pc, #516]	@ (8001700 <led_task+0x2b0>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7fe feb2 	bl	8000264 <strcmp>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d106      	bne.n	8001514 <led_task+0xc4>
					curr_led_state = sEffectE2;																			//
 8001506:	4b7c      	ldr	r3, [pc, #496]	@ (80016f8 <led_task+0x2a8>)
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE2);																			//
 800150c:	2001      	movs	r0, #1
 800150e:	f000 fa01 	bl	8001914 <set_led_timer>
 8001512:	e123      	b.n	800175c <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E3")) {		// E3 effect										//
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	497b      	ldr	r1, [pc, #492]	@ (8001704 <led_task+0x2b4>)
 8001518:	4618      	mov	r0, r3
 800151a:	f7fe fea3 	bl	8000264 <strcmp>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d106      	bne.n	8001532 <led_task+0xe2>
					curr_led_state = sEffectE3;																			//
 8001524:	4b74      	ldr	r3, [pc, #464]	@ (80016f8 <led_task+0x2a8>)
 8001526:	2202      	movs	r2, #2
 8001528:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE3);																			//
 800152a:	2002      	movs	r0, #2
 800152c:	f000 f9f2 	bl	8001914 <set_led_timer>
 8001530:	e114      	b.n	800175c <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E4")) {		// E4 effect										//
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	4974      	ldr	r1, [pc, #464]	@ (8001708 <led_task+0x2b8>)
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fe94 	bl	8000264 <strcmp>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d106      	bne.n	8001550 <led_task+0x100>
					curr_led_state = sEffectE4;																			//
 8001542:	4b6d      	ldr	r3, [pc, #436]	@ (80016f8 <led_task+0x2a8>)
 8001544:	2203      	movs	r2, #3
 8001546:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE4);																			//
 8001548:	2003      	movs	r0, #3
 800154a:	f000 f9e3 	bl	8001914 <set_led_timer>
 800154e:	e105      	b.n	800175c <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "Tor")) {		// Toggle orange LED								//
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	496e      	ldr	r1, [pc, #440]	@ (800170c <led_task+0x2bc>)
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe fe85 	bl	8000264 <strcmp>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d10b      	bne.n	8001578 <led_task+0x128>
					set_led_timer(effectNone);																			//
 8001560:	2004      	movs	r0, #4
 8001562:	f000 f9d7 	bl	8001914 <set_led_timer>
					curr_led_state = sNone;																				//
 8001566:	4b64      	ldr	r3, [pc, #400]	@ (80016f8 <led_task+0x2a8>)
 8001568:	2204      	movs	r2, #4
 800156a:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(ORANGE_LED_PORT, ORANGE_LED_PIN);												//
 800156c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001570:	4867      	ldr	r0, [pc, #412]	@ (8001710 <led_task+0x2c0>)
 8001572:	f002 fdd8 	bl	8004126 <HAL_GPIO_TogglePin>
 8001576:	e0f1      	b.n	800175c <led_task+0x30c>
				}																										// N
				else if (!strcmp((char*)msg->payload, "Tgr")) {		// Toggle green LED									// O
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	4966      	ldr	r1, [pc, #408]	@ (8001714 <led_task+0x2c4>)
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe fe71 	bl	8000264 <strcmp>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d10b      	bne.n	80015a0 <led_task+0x150>
					set_led_timer(effectNone);																			// T
 8001588:	2004      	movs	r0, #4
 800158a:	f000 f9c3 	bl	8001914 <set_led_timer>
					curr_led_state = sNone;																				// I
 800158e:	4b5a      	ldr	r3, [pc, #360]	@ (80016f8 <led_task+0x2a8>)
 8001590:	2204      	movs	r2, #4
 8001592:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(GREEN_LED_PORT, GREEN_LED_PIN);													// F
 8001594:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001598:	485d      	ldr	r0, [pc, #372]	@ (8001710 <led_task+0x2c0>)
 800159a:	f002 fdc4 	bl	8004126 <HAL_GPIO_TogglePin>
 800159e:	e0dd      	b.n	800175c <led_task+0x30c>
				}																										// I
				else if (!strcmp((char*)msg->payload, "Tbl")) {		// Toggle blue LED									// C
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	495d      	ldr	r1, [pc, #372]	@ (8001718 <led_task+0x2c8>)
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe fe5d 	bl	8000264 <strcmp>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d10b      	bne.n	80015c8 <led_task+0x178>
					set_led_timer(effectNone);																			// A
 80015b0:	2004      	movs	r0, #4
 80015b2:	f000 f9af 	bl	8001914 <set_led_timer>
					curr_led_state = sNone;																				// T
 80015b6:	4b50      	ldr	r3, [pc, #320]	@ (80016f8 <led_task+0x2a8>)
 80015b8:	2204      	movs	r2, #4
 80015ba:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(BLUE_LED_PORT, BLUE_LED_PIN);													// I
 80015bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015c0:	4853      	ldr	r0, [pc, #332]	@ (8001710 <led_task+0x2c0>)
 80015c2:	f002 fdb0 	bl	8004126 <HAL_GPIO_TogglePin>
 80015c6:	e0c9      	b.n	800175c <led_task+0x30c>
				}																										// O
				else if (!strcmp((char*)msg->payload, "Tre")) {		// Toggle red LED									// N
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	4954      	ldr	r1, [pc, #336]	@ (800171c <led_task+0x2cc>)
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe fe49 	bl	8000264 <strcmp>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d10b      	bne.n	80015f0 <led_task+0x1a0>
					set_led_timer(effectNone);																			//
 80015d8:	2004      	movs	r0, #4
 80015da:	f000 f99b 	bl	8001914 <set_led_timer>
					curr_led_state = sNone;																				//
 80015de:	4b46      	ldr	r3, [pc, #280]	@ (80016f8 <led_task+0x2a8>)
 80015e0:	2204      	movs	r2, #4
 80015e2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(RED_LED_PORT, RED_LED_PIN);														//
 80015e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015e8:	4849      	ldr	r0, [pc, #292]	@ (8001710 <led_task+0x2c0>)
 80015ea:	f002 fd9c 	bl	8004126 <HAL_GPIO_TogglePin>
 80015ee:	e0b5      	b.n	800175c <led_task+0x30c>
				}																										//
				else if (parse_freq_string(msg, &freq)) {			// Frequency adjustment								//
 80015f0:	f107 0310 	add.w	r3, r7, #16
 80015f4:	4619      	mov	r1, r3
 80015f6:	69f8      	ldr	r0, [r7, #28]
 80015f8:	f000 fab2 	bl	8001b60 <parse_freq_string>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d055      	beq.n	80016ae <led_task+0x25e>
					// Check that there is an active effect																//
					if(sNone == curr_led_state) {																		//
 8001602:	4b3d      	ldr	r3, [pc, #244]	@ (80016f8 <led_task+0x2a8>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b04      	cmp	r3, #4
 8001608:	d108      	bne.n	800161c <led_task+0x1cc>
						xQueueSend(q_print, &msg_no_active_effect, portMAX_DELAY);										//
 800160a:	4b38      	ldr	r3, [pc, #224]	@ (80016ec <led_task+0x29c>)
 800160c:	6818      	ldr	r0, [r3, #0]
 800160e:	2300      	movs	r3, #0
 8001610:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001614:	4942      	ldr	r1, [pc, #264]	@ (8001720 <led_task+0x2d0>)
 8001616:	f007 f857 	bl	80086c8 <xQueueGenericSend>
 800161a:	e09f      	b.n	800175c <led_task+0x30c>
					}																									//
					// Check that frequency is between 1 and 10 Hz														//
					else if(freq > 10) {																				//
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	2b0a      	cmp	r3, #10
 8001620:	dd08      	ble.n	8001634 <led_task+0x1e4>
						xQueueSend(q_print, &msg_inv_freq, portMAX_DELAY);												//
 8001622:	4b32      	ldr	r3, [pc, #200]	@ (80016ec <led_task+0x29c>)
 8001624:	6818      	ldr	r0, [r3, #0]
 8001626:	2300      	movs	r3, #0
 8001628:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800162c:	493d      	ldr	r1, [pc, #244]	@ (8001724 <led_task+0x2d4>)
 800162e:	f007 f84b 	bl	80086c8 <xQueueGenericSend>
 8001632:	e093      	b.n	800175c <led_task+0x30c>
					}																									//
					// Change timer frequency																			//
					else {																								//
						period = (1.0 / freq) * 1000;																	//
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4618      	mov	r0, r3
 8001638:	f7fe ffcc 	bl	80005d4 <__aeabi_i2d>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	f04f 0000 	mov.w	r0, #0
 8001644:	4938      	ldr	r1, [pc, #224]	@ (8001728 <led_task+0x2d8>)
 8001646:	f7ff f959 	bl	80008fc <__aeabi_ddiv>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4610      	mov	r0, r2
 8001650:	4619      	mov	r1, r3
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	4b35      	ldr	r3, [pc, #212]	@ (800172c <led_task+0x2dc>)
 8001658:	f7ff f826 	bl	80006a8 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f7ff fa32 	bl	8000acc <__aeabi_d2iz>
 8001668:	4603      	mov	r3, r0
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
						if (xTimerChangePeriod(handle_led_timer[curr_led_state], pdMS_TO_TICKS(period), 0) != pdPASS) {	//
 800166c:	4b22      	ldr	r3, [pc, #136]	@ (80016f8 <led_task+0x2a8>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b2f      	ldr	r3, [pc, #188]	@ (8001730 <led_task+0x2e0>)
 8001674:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800167e:	fb02 f303 	mul.w	r3, r2, r3
 8001682:	4a2c      	ldr	r2, [pc, #176]	@ (8001734 <led_task+0x2e4>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	099a      	lsrs	r2, r3, #6
 800168a:	2300      	movs	r3, #0
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	2300      	movs	r3, #0
 8001690:	2104      	movs	r1, #4
 8001692:	f009 fac1 	bl	800ac18 <xTimerGenericCommand>
 8001696:	4603      	mov	r3, r0
 8001698:	2b01      	cmp	r3, #1
 800169a:	d05f      	beq.n	800175c <led_task+0x30c>
							// If frequency update was not successful, notify the user									//
							xQueueSend(q_print, &msg_err_freq, portMAX_DELAY);											//
 800169c:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <led_task+0x29c>)
 800169e:	6818      	ldr	r0, [r3, #0]
 80016a0:	2300      	movs	r3, #0
 80016a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016a6:	4924      	ldr	r1, [pc, #144]	@ (8001738 <led_task+0x2e8>)
 80016a8:	f007 f80e 	bl	80086c8 <xQueueGenericSend>
 80016ac:	e056      	b.n	800175c <led_task+0x30c>
						}																								//
					}																									//
				}																										//
				else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu								//
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	4922      	ldr	r1, [pc, #136]	@ (800173c <led_task+0x2ec>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe fdd6 	bl	8000264 <strcmp>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10c      	bne.n	80016d8 <led_task+0x288>
					// Update the system state																			//
					curr_sys_state = sMainMenu;																			//
 80016be:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <led_task+0x2f0>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
																														//
					// Notify the main menu task																		//
					xTaskNotify(handle_main_menu_task, 0, eNoAction);													//
 80016c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001744 <led_task+0x2f4>)
 80016c6:	6818      	ldr	r0, [r3, #0]
 80016c8:	2300      	movs	r3, #0
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	2300      	movs	r3, #0
 80016ce:	2200      	movs	r2, #0
 80016d0:	2100      	movs	r1, #0
 80016d2:	f008 ff87 	bl	800a5e4 <xTaskGenericNotify>
 80016d6:	e041      	b.n	800175c <led_task+0x30c>
				}																										//
				else												// Invalid response									//
					xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);													//
 80016d8:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <led_task+0x29c>)
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	2300      	movs	r3, #0
 80016de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016e2:	4919      	ldr	r1, [pc, #100]	@ (8001748 <led_task+0x2f8>)
 80016e4:	f006 fff0 	bl	80086c8 <xQueueGenericSend>
 80016e8:	e038      	b.n	800175c <led_task+0x30c>
 80016ea:	bf00      	nop
 80016ec:	200003a0 	.word	0x200003a0
 80016f0:	2000001c 	.word	0x2000001c
 80016f4:	0800e668 	.word	0x0800e668
 80016f8:	20000020 	.word	0x20000020
 80016fc:	0800e670 	.word	0x0800e670
 8001700:	0800e674 	.word	0x0800e674
 8001704:	0800e678 	.word	0x0800e678
 8001708:	0800e67c 	.word	0x0800e67c
 800170c:	0800e680 	.word	0x0800e680
 8001710:	40020c00 	.word	0x40020c00
 8001714:	0800e684 	.word	0x0800e684
 8001718:	0800e688 	.word	0x0800e688
 800171c:	0800e68c 	.word	0x0800e68c
 8001720:	20000010 	.word	0x20000010
 8001724:	20000018 	.word	0x20000018
 8001728:	3ff00000 	.word	0x3ff00000
 800172c:	408f4000 	.word	0x408f4000
 8001730:	200003a8 	.word	0x200003a8
 8001734:	10624dd3 	.word	0x10624dd3
 8001738:	20000014 	.word	0x20000014
 800173c:	0800e690 	.word	0x0800e690
 8001740:	200003c5 	.word	0x200003c5
 8001744:	20000384 	.word	0x20000384
 8001748:	2000000c 	.word	0x2000000c
			}																											//
			else {																										//
				// If user input is longer than 4 characters, notify user of invalid response							//
				xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);														//
 800174c:	4b5f      	ldr	r3, [pc, #380]	@ (80018cc <led_task+0x47c>)
 800174e:	6818      	ldr	r0, [r3, #0]
 8001750:	2300      	movs	r3, #0
 8001752:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001756:	495e      	ldr	r1, [pc, #376]	@ (80018d0 <led_task+0x480>)
 8001758:	f006 ffb6 	bl	80086c8 <xQueueGenericSend>
			}																											//
																														//
			// Notify self / led task if not returning to the main menu													//
			if (sLedMenu == curr_sys_state)																				//
 800175c:	4b5d      	ldr	r3, [pc, #372]	@ (80018d4 <led_task+0x484>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d108      	bne.n	8001776 <led_task+0x326>
				xTaskNotify(handle_led_task, 0, eNoAction);																//
 8001764:	4b5c      	ldr	r3, [pc, #368]	@ (80018d8 <led_task+0x488>)
 8001766:	6818      	ldr	r0, [r3, #0]
 8001768:	2300      	movs	r3, #0
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2300      	movs	r3, #0
 800176e:	2200      	movs	r2, #0
 8001770:	2100      	movs	r1, #0
 8001772:	f008 ff37 	bl	800a5e4 <xTaskGenericNotify>
		}	// ===========================================================================================================
		// If timeout, check for any LED event group bits set ------------------------------------------------------------
		eventBits =  xEventGroupWaitBits(																				//
 8001776:	4b59      	ldr	r3, [pc, #356]	@ (80018dc <led_task+0x48c>)
 8001778:	6818      	ldr	r0, [r3, #0]
 800177a:	2300      	movs	r3, #0
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	2300      	movs	r3, #0
 8001780:	2201      	movs	r2, #1
 8001782:	210f      	movs	r1, #15
 8001784:	f006 fc76 	bl	8008074 <xEventGroupWaitBits>
 8001788:	61b8      	str	r0, [r7, #24]
		             ACCEL_READ_X_BIT | ACCEL_READ_Y_BIT | ACCEL_READ_Z_BIT | TURN_OFF_LEDS_BIT,						//
		             pdTRUE,  // Clear bits on exit																		//
		             pdFALSE, // Wait for any bit to be set																//
		             0);      // Do not block																			//
																														//
		if ((eventBits & ACCEL_READ_X_BIT) && (eventBits & ACCEL_READ_Y_BIT) && (eventBits & ACCEL_READ_Z_BIT)) {		//
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	d022      	beq.n	80017da <led_task+0x38a>
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d01d      	beq.n	80017da <led_task+0x38a>
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d018      	beq.n	80017da <led_task+0x38a>
			// Light all LED for x-, y-, and z-axis success																//
			set_led_timer(effectNone);																					//
 80017a8:	2004      	movs	r0, #4
 80017aa:	f000 f8b3 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						//
 80017ae:	4b4c      	ldr	r3, [pc, #304]	@ (80018e0 <led_task+0x490>)
 80017b0:	2204      	movs	r2, #4
 80017b2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, SET);													//
 80017b4:	2201      	movs	r2, #1
 80017b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017ba:	484a      	ldr	r0, [pc, #296]	@ (80018e4 <led_task+0x494>)
 80017bc:	f002 fc9a 	bl	80040f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, SET);														//
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017c6:	4847      	ldr	r0, [pc, #284]	@ (80018e4 <led_task+0x494>)
 80017c8:	f002 fc94 	bl	80040f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, SET);														//
 80017cc:	2201      	movs	r2, #1
 80017ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017d2:	4844      	ldr	r0, [pc, #272]	@ (80018e4 <led_task+0x494>)
 80017d4:	f002 fc8e 	bl	80040f4 <HAL_GPIO_WritePin>
 80017d8:	e04c      	b.n	8001874 <led_task+0x424>
		}																												//
		else if (eventBits & TURN_OFF_LEDS_BIT) {																		// E
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	f003 0308 	and.w	r3, r3, #8
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d009      	beq.n	80017f8 <led_task+0x3a8>
			// Turn off all LEDs																						// V
			set_led_timer(effectNone);																					// E
 80017e4:	2004      	movs	r0, #4
 80017e6:	f000 f895 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						// N
 80017ea:	4b3d      	ldr	r3, [pc, #244]	@ (80018e0 <led_task+0x490>)
 80017ec:	2204      	movs	r2, #4
 80017ee:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// T
 80017f0:	2000      	movs	r0, #0
 80017f2:	f000 f8c1 	bl	8001978 <control_all_leds>
 80017f6:	e03d      	b.n	8001874 <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_X_BIT) {																		// G
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00f      	beq.n	8001822 <led_task+0x3d2>
			// Light orange LED for x-axis success																		// R
			set_led_timer(effectNone);																					// O
 8001802:	2004      	movs	r0, #4
 8001804:	f000 f886 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						// U
 8001808:	4b35      	ldr	r3, [pc, #212]	@ (80018e0 <led_task+0x490>)
 800180a:	2204      	movs	r2, #4
 800180c:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// P
 800180e:	2000      	movs	r0, #0
 8001810:	f000 f8b2 	bl	8001978 <control_all_leds>
			HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, SET);													//
 8001814:	2201      	movs	r2, #1
 8001816:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800181a:	4832      	ldr	r0, [pc, #200]	@ (80018e4 <led_task+0x494>)
 800181c:	f002 fc6a 	bl	80040f4 <HAL_GPIO_WritePin>
 8001820:	e028      	b.n	8001874 <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_Y_BIT) {																		//
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d00f      	beq.n	800184c <led_task+0x3fc>
			// Light blue LED for y-axis success																		//
			set_led_timer(effectNone);																					//
 800182c:	2004      	movs	r0, #4
 800182e:	f000 f871 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						//
 8001832:	4b2b      	ldr	r3, [pc, #172]	@ (80018e0 <led_task+0x490>)
 8001834:	2204      	movs	r2, #4
 8001836:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001838:	2000      	movs	r0, #0
 800183a:	f000 f89d 	bl	8001978 <control_all_leds>
			HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, SET);														//
 800183e:	2201      	movs	r2, #1
 8001840:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001844:	4827      	ldr	r0, [pc, #156]	@ (80018e4 <led_task+0x494>)
 8001846:	f002 fc55 	bl	80040f4 <HAL_GPIO_WritePin>
 800184a:	e013      	b.n	8001874 <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_Z_BIT) {																		//
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	f003 0304 	and.w	r3, r3, #4
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00e      	beq.n	8001874 <led_task+0x424>
			// Light green LED for z-axis success																		//
			set_led_timer(effectNone);																					//
 8001856:	2004      	movs	r0, #4
 8001858:	f000 f85c 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						//
 800185c:	4b20      	ldr	r3, [pc, #128]	@ (80018e0 <led_task+0x490>)
 800185e:	2204      	movs	r2, #4
 8001860:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001862:	2000      	movs	r0, #0
 8001864:	f000 f888 	bl	8001978 <control_all_leds>
			HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, SET);														//
 8001868:	2201      	movs	r2, #1
 800186a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800186e:	481d      	ldr	r0, [pc, #116]	@ (80018e4 <led_task+0x494>)
 8001870:	f002 fc40 	bl	80040f4 <HAL_GPIO_WritePin>
		}	// -----------------------------------------------------------------------------------------------------------
		// ===============================================================================================================
		// Check if rtcSemaphore is available																			//
		if (xSemaphoreTake(rtcSemaphore, RTC_SEMAPHORE_WAIT_TIME) == pdTRUE) {											// S
 8001874:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <led_task+0x498>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	210a      	movs	r1, #10
 800187a:	4618      	mov	r0, r3
 800187c:	f007 fa24 	bl	8008cc8 <xQueueSemaphoreTake>
 8001880:	4603      	mov	r3, r0
 8001882:	2b01      	cmp	r3, #1
 8001884:	d10e      	bne.n	80018a4 <led_task+0x454>
			// Light red LED to indicate successful RTC configuration													// E
			set_led_timer(effectNone);																					// M
 8001886:	2004      	movs	r0, #4
 8001888:	f000 f844 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						// A
 800188c:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <led_task+0x490>)
 800188e:	2204      	movs	r2, #4
 8001890:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// P
 8001892:	2000      	movs	r0, #0
 8001894:	f000 f870 	bl	8001978 <control_all_leds>
			HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, SET);															// H
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800189e:	4811      	ldr	r0, [pc, #68]	@ (80018e4 <led_task+0x494>)
 80018a0:	f002 fc28 	bl	80040f4 <HAL_GPIO_WritePin>
		} 																												// O
		if (xSemaphoreTake(ledOffSemaphore, RTC_SEMAPHORE_WAIT_TIME) == pdTRUE) {										// R
 80018a4:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <led_task+0x49c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	210a      	movs	r1, #10
 80018aa:	4618      	mov	r0, r3
 80018ac:	f007 fa0c 	bl	8008cc8 <xQueueSemaphoreTake>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	f47f add7 	bne.w	8001466 <led_task+0x16>
			// Turn off all LEDs																						// E
			set_led_timer(effectNone);																					// S
 80018b8:	2004      	movs	r0, #4
 80018ba:	f000 f82b 	bl	8001914 <set_led_timer>
			curr_led_state = sNone;																						//
 80018be:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <led_task+0x490>)
 80018c0:	2204      	movs	r2, #4
 80018c2:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 80018c4:	2000      	movs	r0, #0
 80018c6:	f000 f857 	bl	8001978 <control_all_leds>
		if (xTaskNotifyWait(0, 0, &notificationValue, xTicksToWait) == pdPASS) {										//
 80018ca:	e5cc      	b.n	8001466 <led_task+0x16>
 80018cc:	200003a0 	.word	0x200003a0
 80018d0:	2000000c 	.word	0x2000000c
 80018d4:	200003c5 	.word	0x200003c5
 80018d8:	20000390 	.word	0x20000390
 80018dc:	200003b8 	.word	0x200003b8
 80018e0:	20000020 	.word	0x20000020
 80018e4:	40020c00 	.word	0x40020c00
 80018e8:	200003bc 	.word	0x200003bc
 80018ec:	200003c0 	.word	0x200003c0

080018f0 <led_callback>:
 * @note The function assumes that the timer IDs correspond directly to the LED effects to be executed *
 *       and relies on proper timer setup and management by the calling code.						   *
 ******************************************************************************************************/

void led_callback(TimerHandle_t xTimer)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	// Get timer ID
	int id = (uint32_t)pvTimerGetTimerID(xTimer);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f009 fc77 	bl	800b1ec <pvTimerGetTimerID>
 80018fe:	4603      	mov	r3, r0
 8001900:	60fb      	str	r3, [r7, #12]

	// LED effects correspond to timer ID's
	int effect = id;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	60bb      	str	r3, [r7, #8]
	execute_led_effect(effect);
 8001906:	68b8      	ldr	r0, [r7, #8]
 8001908:	f000 f8c4 	bl	8001a94 <execute_led_effect>
}
 800190c:	bf00      	nop
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <set_led_timer>:
 * @note This function assumes that `handle_led_timer[]` array is properly initialized and contains    *
 *       valid FreeRTOS software timer handles for each LED effect.									   *
 ******************************************************************************************************/

void set_led_timer(led_effect_t effect)
{
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b087      	sub	sp, #28
 8001918:	af02      	add	r7, sp, #8
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
	// Turn off all timers
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	e00e      	b.n	8001942 <set_led_timer+0x2e>
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 8001924:	4a13      	ldr	r2, [pc, #76]	@ (8001974 <set_led_timer+0x60>)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800192c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2300      	movs	r3, #0
 8001934:	2200      	movs	r2, #0
 8001936:	2103      	movs	r1, #3
 8001938:	f009 f96e 	bl	800ac18 <xTimerGenericCommand>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	3301      	adds	r3, #1
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2b03      	cmp	r3, #3
 8001946:	dded      	ble.n	8001924 <set_led_timer+0x10>
	}

	// Start the selected timer
	if(effectNone != effect) {
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	2b04      	cmp	r3, #4
 800194c:	d00e      	beq.n	800196c <set_led_timer+0x58>
		xTimerStart(handle_led_timer[effect], portMAX_DELAY);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	4a08      	ldr	r2, [pc, #32]	@ (8001974 <set_led_timer+0x60>)
 8001952:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001956:	f007 fff1 	bl	800993c <xTaskGetTickCount>
 800195a:	4602      	mov	r2, r0
 800195c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	2300      	movs	r3, #0
 8001964:	2101      	movs	r1, #1
 8001966:	4620      	mov	r0, r4
 8001968:	f009 f956 	bl	800ac18 <xTimerGenericCommand>
	}
}
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	bd90      	pop	{r4, r7, pc}
 8001974:	200003a8 	.word	0x200003a8

08001978 <control_all_leds>:
 * 																									   *
 * @note This function assumes that the macros for each on-board LED are configured correctly.	       *
 ******************************************************************************************************/

void control_all_leds(int state)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, state);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	461a      	mov	r2, r3
 8001986:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800198a:	480f      	ldr	r0, [pc, #60]	@ (80019c8 <control_all_leds+0x50>)
 800198c:	f002 fbb2 	bl	80040f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, state);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	b2db      	uxtb	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800199a:	480b      	ldr	r0, [pc, #44]	@ (80019c8 <control_all_leds+0x50>)
 800199c:	f002 fbaa 	bl	80040f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, state);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019aa:	4807      	ldr	r0, [pc, #28]	@ (80019c8 <control_all_leds+0x50>)
 80019ac:	f002 fba2 	bl	80040f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, state);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	461a      	mov	r2, r3
 80019b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019ba:	4803      	ldr	r0, [pc, #12]	@ (80019c8 <control_all_leds+0x50>)
 80019bc:	f002 fb9a 	bl	80040f4 <HAL_GPIO_WritePin>
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40020c00 	.word	0x40020c00

080019cc <control_led_group>:
 * @note The provided `led_mode` specifies which LED group should be turned on (ex. LED_EVEN). The	   *
 *       other LED group (ex. LED_ODD) will be turned off.											   *
 ******************************************************************************************************/

void control_led_group(int led_mode)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	// Turn on even LEDs
	if(LED_EVEN == led_mode) {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d118      	bne.n	8001a0c <control_led_group+0x40>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_RESET);
 80019da:	2200      	movs	r2, #0
 80019dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019e0:	4818      	ldr	r0, [pc, #96]	@ (8001a44 <control_led_group+0x78>)
 80019e2:	f002 fb87 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_SET);
 80019e6:	2201      	movs	r2, #1
 80019e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019ec:	4815      	ldr	r0, [pc, #84]	@ (8001a44 <control_led_group+0x78>)
 80019ee:	f002 fb81 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019f8:	4812      	ldr	r0, [pc, #72]	@ (8001a44 <control_led_group+0x78>)
 80019fa:	f002 fb7b 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a04:	480f      	ldr	r0, [pc, #60]	@ (8001a44 <control_led_group+0x78>)
 8001a06:	f002 fb75 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
	}
}
 8001a0a:	e017      	b.n	8001a3c <control_led_group+0x70>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a12:	480c      	ldr	r0, [pc, #48]	@ (8001a44 <control_led_group+0x78>)
 8001a14:	f002 fb6e 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a1e:	4809      	ldr	r0, [pc, #36]	@ (8001a44 <control_led_group+0x78>)
 8001a20:	f002 fb68 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a2a:	4806      	ldr	r0, [pc, #24]	@ (8001a44 <control_led_group+0x78>)
 8001a2c:	f002 fb62 	bl	80040f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8001a30:	2200      	movs	r2, #0
 8001a32:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a36:	4803      	ldr	r0, [pc, #12]	@ (8001a44 <control_led_group+0x78>)
 8001a38:	f002 fb5c 	bl	80040f4 <HAL_GPIO_WritePin>
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40020c00 	.word	0x40020c00

08001a48 <control_single_led>:
 * @note `config` dictates the LED states, ex. 0x05 = 0101 = Green and Red LEDs on, Orange and Blue    *
 *       LEDs off.																					   *
 ******************************************************************************************************/

void control_single_led(int config)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	// Orange		LD3			GPIO_PIN_13		0x2000  //
	// Red			LD5			GPIO_PIN_14		0x4000  //
	// Blue			LD6			GPIO_PIN_15		0x8000  //
	//////////////////////////////////////////////////////

	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	e014      	b.n	8001a80 <control_single_led+0x38>
		HAL_GPIO_WritePin(GREEN_LED_PORT, (GREEN_LED_PIN << i), ((config >> i) & 0x1));
 8001a56:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	b299      	uxth	r1, r3
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	fa42 f303 	asr.w	r3, r2, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	461a      	mov	r2, r3
 8001a74:	4806      	ldr	r0, [pc, #24]	@ (8001a90 <control_single_led+0x48>)
 8001a76:	f002 fb3d 	bl	80040f4 <HAL_GPIO_WritePin>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	dde7      	ble.n	8001a56 <control_single_led+0xe>
	}
}
 8001a86:	bf00      	nop
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40020c00 	.word	0x40020c00

08001a94 <execute_led_effect>:
 * @note This function assumes that functions `control_all_leds()`, `control_led_group()`, and 		   *
 *       `control_single_led()` are implemented to control the LEDs accordingly.			 		   *
 ******************************************************************************************************/

void execute_led_effect(int effect)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	// Flag used for effects E1 and E2
	static int flag = 1;
	// i and used for effects E3 and E4
	static int i = 0;

	switch(effect) {
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d854      	bhi.n	8001b4c <execute_led_effect+0xb8>
 8001aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8001aa8 <execute_led_effect+0x14>)
 8001aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aa8:	08001ab9 	.word	0x08001ab9
 8001aac:	08001add 	.word	0x08001add
 8001ab0:	08001b01 	.word	0x08001b01
 8001ab4:	08001b27 	.word	0x08001b27
		case effectE1:
			// Flash all LEDs in unison
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001ab8:	4b27      	ldr	r3, [pc, #156]	@ (8001b58 <execute_led_effect+0xc4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f083 0301 	eor.w	r3, r3, #1
 8001ac0:	4a25      	ldr	r2, [pc, #148]	@ (8001b58 <execute_led_effect+0xc4>)
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b24      	ldr	r3, [pc, #144]	@ (8001b58 <execute_led_effect+0xc4>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <execute_led_effect+0x40>
 8001acc:	2000      	movs	r0, #0
 8001ace:	f7ff ff53 	bl	8001978 <control_all_leds>
			break;
 8001ad2:	e03c      	b.n	8001b4e <execute_led_effect+0xba>
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f7ff ff4f 	bl	8001978 <control_all_leds>
			break;
 8001ada:	e038      	b.n	8001b4e <execute_led_effect+0xba>
		case effectE2:
			// Flash even and odd LEDs back and forth
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001adc:	4b1e      	ldr	r3, [pc, #120]	@ (8001b58 <execute_led_effect+0xc4>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f083 0301 	eor.w	r3, r3, #1
 8001ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b58 <execute_led_effect+0xc4>)
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b58 <execute_led_effect+0xc4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <execute_led_effect+0x64>
 8001af0:	2000      	movs	r0, #0
 8001af2:	f7ff ff6b 	bl	80019cc <control_led_group>
			break;
 8001af6:	e02a      	b.n	8001b4e <execute_led_effect+0xba>
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001af8:	2001      	movs	r0, #1
 8001afa:	f7ff ff67 	bl	80019cc <control_led_group>
			break;
 8001afe:	e026      	b.n	8001b4e <execute_led_effect+0xba>
		case effectE3:
			// Move the illuminated LED around the circle of on-board LEDs
			control_single_led(0x1 << (i++ % 4));
 8001b00:	4b16      	ldr	r3, [pc, #88]	@ (8001b5c <execute_led_effect+0xc8>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	4915      	ldr	r1, [pc, #84]	@ (8001b5c <execute_led_effect+0xc8>)
 8001b08:	600a      	str	r2, [r1, #0]
 8001b0a:	425a      	negs	r2, r3
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	f002 0203 	and.w	r2, r2, #3
 8001b14:	bf58      	it	pl
 8001b16:	4253      	negpl	r3, r2
 8001b18:	2201      	movs	r2, #1
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff92 	bl	8001a48 <control_single_led>
			break;
 8001b24:	e013      	b.n	8001b4e <execute_led_effect+0xba>
		case effectE4:
			// Move the illuminated LED around the circle of on-board LEDs in opposite direction of effect E3
			control_single_led(0x08 >> (i++ % 4));
 8001b26:	4b0d      	ldr	r3, [pc, #52]	@ (8001b5c <execute_led_effect+0xc8>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	1c5a      	adds	r2, r3, #1
 8001b2c:	490b      	ldr	r1, [pc, #44]	@ (8001b5c <execute_led_effect+0xc8>)
 8001b2e:	600a      	str	r2, [r1, #0]
 8001b30:	425a      	negs	r2, r3
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	f002 0203 	and.w	r2, r2, #3
 8001b3a:	bf58      	it	pl
 8001b3c:	4253      	negpl	r3, r2
 8001b3e:	2208      	movs	r2, #8
 8001b40:	fa42 f303 	asr.w	r3, r2, r3
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff ff7f 	bl	8001a48 <control_single_led>
			break;
 8001b4a:	e000      	b.n	8001b4e <execute_led_effect+0xba>
		default:
			break;
 8001b4c:	bf00      	nop
	}
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000024 	.word	0x20000024
 8001b5c:	20000144 	.word	0x20000144

08001b60 <parse_freq_string>:
 *       validate the value range explicitly. It relies on other components to handle invalid values.  *
 ******************************************************************************************************/


int parse_freq_string(message_t *msg, int *freq_Hz)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
    // Check if the input string is at least 2 characters long (F and one digit)
    int len = strlen((char *)msg->payload);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fb83 	bl	8000278 <strlen>
 8001b72:	4603      	mov	r3, r0
 8001b74:	60bb      	str	r3, [r7, #8]
    if (len < 2 || len > 4) return 0;
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	dd02      	ble.n	8001b82 <parse_freq_string+0x22>
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	dd01      	ble.n	8001b86 <parse_freq_string+0x26>
 8001b82:	2300      	movs	r3, #0
 8001b84:	e025      	b.n	8001bd2 <parse_freq_string+0x72>

    // Check if the first character is 'F'
    if (msg->payload[0] != 'F') return 0;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b46      	cmp	r3, #70	@ 0x46
 8001b8c:	d001      	beq.n	8001b92 <parse_freq_string+0x32>
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e01f      	b.n	8001bd2 <parse_freq_string+0x72>

    // Check if the remaining characters are digits
    for (int i = 1; i < len; i++)
 8001b92:	2301      	movs	r3, #1
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	e010      	b.n	8001bba <parse_freq_string+0x5a>
    {
        if (!isdigit(msg->payload[i])) return 0;
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8001bdc <parse_freq_string+0x7c>)
 8001ba4:	4413      	add	r3, r2
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	f003 0304 	and.w	r3, r3, #4
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <parse_freq_string+0x54>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	e00e      	b.n	8001bd2 <parse_freq_string+0x72>
    for (int i = 1; i < len; i++)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	dbea      	blt.n	8001b98 <parse_freq_string+0x38>
    }

    // Convert the numeric part to an integer
    *freq_Hz = freq_str_to_int(msg, len);
 8001bc2:	68b9      	ldr	r1, [r7, #8]
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f80b 	bl	8001be0 <freq_str_to_int>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	601a      	str	r2, [r3, #0]
    return 1;
 8001bd0:	2301      	movs	r3, #1
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	0800edea 	.word	0x0800edea

08001be0 <freq_str_to_int>:
 *       invalid formats or edge cases (e.g., non-numeric characters). It relies on proper validation  *
 *       by the calling function.																	   *
 ******************************************************************************************************/

int freq_str_to_int(message_t *msg, int len)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
	int ret = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]

	for(int i=1; i<len; i++) {
 8001bee:	2301      	movs	r3, #1
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	e00f      	b.n	8001c14 <freq_str_to_int+0x34>
		ret = ret * 10 + (msg->payload[i] - '0'); // Convert from ASCII to an integer
 8001bf4:	68fa      	ldr	r2, [r7, #12]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4619      	mov	r1, r3
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	4413      	add	r3, r2
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	3b30      	subs	r3, #48	@ 0x30
 8001c0a:	440b      	add	r3, r1
 8001c0c:	60fb      	str	r3, [r7, #12]
	for(int i=1; i<len; i++) {
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	3301      	adds	r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	dbeb      	blt.n	8001bf4 <freq_str_to_int+0x14>
	}

	return ret;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
	...

08001c2c <motor_task>:
 * @note The print queue (`q_print`) and other required queues must be initialized.				 	   *
 * @note The task must be notified when a new command is available.									   *
 ******************************************************************************************************/

void motor_task(void *param)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af02      	add	r7, sp, #8
 8001c32:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2100      	movs	r1, #0
 8001c40:	2000      	movs	r0, #0
 8001c42:	f008 fc45 	bl	800a4d0 <xTaskGenericNotifyWait>

		// Display motor manager menu for the user
		xQueueSend(q_print, &msg_motor_menu, portMAX_DELAY);
 8001c46:	4b42      	ldr	r3, [pc, #264]	@ (8001d50 <motor_task+0x124>)
 8001c48:	6818      	ldr	r0, [r3, #0]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c50:	4940      	ldr	r1, [pc, #256]	@ (8001d54 <motor_task+0x128>)
 8001c52:	f006 fd39 	bl	80086c8 <xQueueGenericSend>

		// Wait for the user to make a selection
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001c56:	f107 0308 	add.w	r3, r7, #8
 8001c5a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c5e:	9200      	str	r2, [sp, #0]
 8001c60:	2200      	movs	r2, #0
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f008 fc33 	bl	800a4d0 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	60fb      	str	r3, [r7, #12]

		// Process command
		if(msg->len <= 5) {
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b05      	cmp	r3, #5
 8001c74:	d854      	bhi.n	8001d20 <motor_task+0xf4>
			if(!strcmp((char*)msg->payload, "Start")) {
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4937      	ldr	r1, [pc, #220]	@ (8001d58 <motor_task+0x12c>)
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe faf2 	bl	8000264 <strcmp>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10c      	bne.n	8001ca0 <motor_task+0x74>
				// Configure the H-bridge for forward rotation
				HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8001c86:	2200      	movs	r2, #0
 8001c88:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c8c:	4833      	ldr	r0, [pc, #204]	@ (8001d5c <motor_task+0x130>)
 8001c8e:	f002 fa31 	bl	80040f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8001c92:	2201      	movs	r2, #1
 8001c94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c98:	4830      	ldr	r0, [pc, #192]	@ (8001d5c <motor_task+0x130>)
 8001c9a:	f002 fa2b 	bl	80040f4 <HAL_GPIO_WritePin>
 8001c9e:	e047      	b.n	8001d30 <motor_task+0x104>
			}
			else if(!strcmp((char*)msg->payload, "Stop")) {
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	492f      	ldr	r1, [pc, #188]	@ (8001d60 <motor_task+0x134>)
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fadd 	bl	8000264 <strcmp>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d106      	bne.n	8001cbe <motor_task+0x92>
				// Pull both IN1 and IN2 low to stop current flow to the motor
				HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001cb6:	4829      	ldr	r0, [pc, #164]	@ (8001d5c <motor_task+0x130>)
 8001cb8:	f002 fa1c 	bl	80040f4 <HAL_GPIO_WritePin>
 8001cbc:	e038      	b.n	8001d30 <motor_task+0x104>
			}
			else if(!strcmp((char*)msg->payload, "Algo")) {
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	4928      	ldr	r1, [pc, #160]	@ (8001d64 <motor_task+0x138>)
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe face 	bl	8000264 <strcmp>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d030      	beq.n	8001d30 <motor_task+0x104>
				// execute "Algo" command
			}
			else if(!strcmp((char*)msg->payload, "Speed")) {
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	4925      	ldr	r1, [pc, #148]	@ (8001d68 <motor_task+0x13c>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fac6 	bl	8000264 <strcmp>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d102      	bne.n	8001ce4 <motor_task+0xb8>
				// Print current motor speed
				print_motor_speed();
 8001cde:	f000 f8ef 	bl	8001ec0 <print_motor_speed>
 8001ce2:	e025      	b.n	8001d30 <motor_task+0x104>
			}
			else if (!strcmp((char*)msg->payload, "Main")) {
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4921      	ldr	r1, [pc, #132]	@ (8001d6c <motor_task+0x140>)
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fabb 	bl	8000264 <strcmp>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d10c      	bne.n	8001d0e <motor_task+0xe2>
				// Update the system state
				curr_sys_state = sMainMenu;
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d70 <motor_task+0x144>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8001cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001d74 <motor_task+0x148>)
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	2200      	movs	r2, #0
 8001d06:	2100      	movs	r1, #0
 8001d08:	f008 fc6c 	bl	800a5e4 <xTaskGenericNotify>
 8001d0c:	e010      	b.n	8001d30 <motor_task+0x104>
			}
			else {
				xQueueSend(q_print, &msg_inv_motor, portMAX_DELAY);
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <motor_task+0x124>)
 8001d10:	6818      	ldr	r0, [r3, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d18:	4917      	ldr	r1, [pc, #92]	@ (8001d78 <motor_task+0x14c>)
 8001d1a:	f006 fcd5 	bl	80086c8 <xQueueGenericSend>
 8001d1e:	e007      	b.n	8001d30 <motor_task+0x104>
			}
		}
		else {
			// If user input is longer than 5 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_motor, portMAX_DELAY);
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <motor_task+0x124>)
 8001d22:	6818      	ldr	r0, [r3, #0]
 8001d24:	2300      	movs	r3, #0
 8001d26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d2a:	4913      	ldr	r1, [pc, #76]	@ (8001d78 <motor_task+0x14c>)
 8001d2c:	f006 fccc 	bl	80086c8 <xQueueGenericSend>
		}

		// Notify self / accelerometer task if not returning to the main menu
		if (sMotorMenu == curr_sys_state)
 8001d30:	4b0f      	ldr	r3, [pc, #60]	@ (8001d70 <motor_task+0x144>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	f47f af7d 	bne.w	8001c34 <motor_task+0x8>
			xTaskNotify(handle_motor_task, 0, eNoAction);
 8001d3a:	4b10      	ldr	r3, [pc, #64]	@ (8001d7c <motor_task+0x150>)
 8001d3c:	6818      	ldr	r0, [r3, #0]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2300      	movs	r3, #0
 8001d44:	2200      	movs	r2, #0
 8001d46:	2100      	movs	r1, #0
 8001d48:	f008 fc4c 	bl	800a5e4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001d4c:	e772      	b.n	8001c34 <motor_task+0x8>
 8001d4e:	bf00      	nop
 8001d50:	200003a0 	.word	0x200003a0
 8001d54:	2000002c 	.word	0x2000002c
 8001d58:	0800e7fc 	.word	0x0800e7fc
 8001d5c:	40020800 	.word	0x40020800
 8001d60:	0800e804 	.word	0x0800e804
 8001d64:	0800e80c 	.word	0x0800e80c
 8001d68:	0800e814 	.word	0x0800e814
 8001d6c:	0800e81c 	.word	0x0800e81c
 8001d70:	200003c5 	.word	0x200003c5
 8001d74:	20000384 	.word	0x20000384
 8001d78:	20000028 	.word	0x20000028
 8001d7c:	2000039c 	.word	0x2000039c

08001d80 <motor_gpio_callback>:
	}
}

void motor_gpio_callback(uint16_t GPIO_Pin)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	80fb      	strh	r3, [r7, #6]
    uint8_t a = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_GPIO_Pin);
 8001d8a:	2110      	movs	r1, #16
 8001d8c:	4822      	ldr	r0, [pc, #136]	@ (8001e18 <motor_gpio_callback+0x98>)
 8001d8e:	f002 f999 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001d92:	4603      	mov	r3, r0
 8001d94:	73fb      	strb	r3, [r7, #15]
    uint8_t b = HAL_GPIO_ReadPin(ENCODER_B_GPIO_Port, ENCODER_B_GPIO_Pin);
 8001d96:	2140      	movs	r1, #64	@ 0x40
 8001d98:	481f      	ldr	r0, [pc, #124]	@ (8001e18 <motor_gpio_callback+0x98>)
 8001d9a:	f002 f993 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	73bb      	strb	r3, [r7, #14]

    if (GPIO_Pin == ENCODER_A_GPIO_Pin) {
 8001da2:	88fb      	ldrh	r3, [r7, #6]
 8001da4:	2b10      	cmp	r3, #16
 8001da6:	d118      	bne.n	8001dda <motor_gpio_callback+0x5a>
        if (a != last_a) {
 8001da8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e1c <motor_gpio_callback+0x9c>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	7bfa      	ldrb	r2, [r7, #15]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d02d      	beq.n	8001e10 <motor_gpio_callback+0x90>
            if (a == b) {
 8001db4:	7bfa      	ldrb	r2, [r7, #15]
 8001db6:	7bbb      	ldrb	r3, [r7, #14]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d105      	bne.n	8001dc8 <motor_gpio_callback+0x48>
                encoder_count++;
 8001dbc:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	4a17      	ldr	r2, [pc, #92]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e004      	b.n	8001dd2 <motor_gpio_callback+0x52>
            } else {
                encoder_count--;
 8001dc8:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	4a14      	ldr	r2, [pc, #80]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001dd0:	6013      	str	r3, [r2, #0]
            }
            last_a = a;
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <motor_gpio_callback+0x9c>)
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	7013      	strb	r3, [r2, #0]
                encoder_count++;
            }
            last_b = b;
        }
    }
}
 8001dd8:	e01a      	b.n	8001e10 <motor_gpio_callback+0x90>
    } else if (GPIO_Pin == ENCODER_B_GPIO_Pin) {
 8001dda:	88fb      	ldrh	r3, [r7, #6]
 8001ddc:	2b40      	cmp	r3, #64	@ 0x40
 8001dde:	d117      	bne.n	8001e10 <motor_gpio_callback+0x90>
        if (b != last_b) {
 8001de0:	4b10      	ldr	r3, [pc, #64]	@ (8001e24 <motor_gpio_callback+0xa4>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	7bba      	ldrb	r2, [r7, #14]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d011      	beq.n	8001e10 <motor_gpio_callback+0x90>
            if (a == b) {
 8001dec:	7bfa      	ldrb	r2, [r7, #15]
 8001dee:	7bbb      	ldrb	r3, [r7, #14]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d105      	bne.n	8001e00 <motor_gpio_callback+0x80>
                encoder_count--;
 8001df4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	4a09      	ldr	r2, [pc, #36]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	e004      	b.n	8001e0a <motor_gpio_callback+0x8a>
                encoder_count++;
 8001e00:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	3301      	adds	r3, #1
 8001e06:	4a06      	ldr	r2, [pc, #24]	@ (8001e20 <motor_gpio_callback+0xa0>)
 8001e08:	6013      	str	r3, [r2, #0]
            last_b = b;
 8001e0a:	4a06      	ldr	r2, [pc, #24]	@ (8001e24 <motor_gpio_callback+0xa4>)
 8001e0c:	7bbb      	ldrb	r3, [r7, #14]
 8001e0e:	7013      	strb	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	20000150 	.word	0x20000150
 8001e20:	20000148 	.word	0x20000148
 8001e24:	20000151 	.word	0x20000151

08001e28 <motor_timer_callback>:

void motor_timer_callback(TIM_HandleTypeDef *htim)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea8 <motor_timer_callback+0x80>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d12d      	bne.n	8001e96 <motor_timer_callback+0x6e>
		static int32_t last_encoder_count = 0;
		int32_t delta_count = encoder_count - last_encoder_count;
 8001e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <motor_timer_callback+0x84>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb0 <motor_timer_callback+0x88>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	60fb      	str	r3, [r7, #12]

		// Calculate motor speed in RPM
		motor_speed = (delta_count / (float)ENCODER_COUNTS_PER_REV) * 6000.0 * (1 / (float)ENCODER_QUADRATURE);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	ee07 3a90 	vmov	s15, r3
 8001e4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e50:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001eb4 <motor_timer_callback+0x8c>
 8001e54:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e58:	ee16 0a90 	vmov	r0, s13
 8001e5c:	f7fe fbcc 	bl	80005f8 <__aeabi_f2d>
 8001e60:	a30f      	add	r3, pc, #60	@ (adr r3, 8001ea0 <motor_timer_callback+0x78>)
 8001e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e66:	f7fe fc1f 	bl	80006a8 <__aeabi_dmul>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	4610      	mov	r0, r2
 8001e70:	4619      	mov	r1, r3
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <motor_timer_callback+0x90>)
 8001e78:	f7fe fc16 	bl	80006a8 <__aeabi_dmul>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	f7fe fe4a 	bl	8000b1c <__aeabi_d2f>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ebc <motor_timer_callback+0x94>)
 8001e8c:	6013      	str	r3, [r2, #0]

		// Update last encoder count for the next period
		last_encoder_count = encoder_count;
 8001e8e:	4b07      	ldr	r3, [pc, #28]	@ (8001eac <motor_timer_callback+0x84>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a07      	ldr	r2, [pc, #28]	@ (8001eb0 <motor_timer_callback+0x88>)
 8001e94:	6013      	str	r3, [r2, #0]
	}
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	00000000 	.word	0x00000000
 8001ea4:	40b77000 	.word	0x40b77000
 8001ea8:	40001400 	.word	0x40001400
 8001eac:	20000148 	.word	0x20000148
 8001eb0:	20000154 	.word	0x20000154
 8001eb4:	44f00000 	.word	0x44f00000
 8001eb8:	3fe00000 	.word	0x3fe00000
 8001ebc:	2000014c 	.word	0x2000014c

08001ec0 <print_motor_speed>:
/****************************************************
 *  Private functions                               *
 ****************************************************/

void print_motor_speed(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	static char showspeed[40];
	static char *speed = showspeed;

	// Display speed in RPM
	sprintf((char*)showspeed, "\nCurrent motor speed: %d RPM\n", (int)motor_speed);
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef0 <print_motor_speed+0x30>)
 8001ec6:	edd3 7a00 	vldr	s15, [r3]
 8001eca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ece:	ee17 2a90 	vmov	r2, s15
 8001ed2:	4908      	ldr	r1, [pc, #32]	@ (8001ef4 <print_motor_speed+0x34>)
 8001ed4:	4808      	ldr	r0, [pc, #32]	@ (8001ef8 <print_motor_speed+0x38>)
 8001ed6:	f00b fc9d 	bl	800d814 <siprintf>
	xQueueSend(q_print, &speed, portMAX_DELAY);
 8001eda:	4b08      	ldr	r3, [pc, #32]	@ (8001efc <print_motor_speed+0x3c>)
 8001edc:	6818      	ldr	r0, [r3, #0]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ee4:	4906      	ldr	r1, [pc, #24]	@ (8001f00 <print_motor_speed+0x40>)
 8001ee6:	f006 fbef 	bl	80086c8 <xQueueGenericSend>
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	2000014c 	.word	0x2000014c
 8001ef4:	0800e824 	.word	0x0800e824
 8001ef8:	20000158 	.word	0x20000158
 8001efc:	200003a0 	.word	0x200003a0
 8001f00:	20000030 	.word	0x20000030

08001f04 <rtc_task>:
 * @note There are multiple state machines handled here: the overall system state machine and the	   *
 *       RTC-specific state machine.																   *
 ******************************************************************************************************/

void rtc_task(void *param)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	6078      	str	r0, [r7, #4]
	message_t *msg;

	while(1) {

		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001f0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2300      	movs	r3, #0
 8001f14:	2200      	movs	r2, #0
 8001f16:	2100      	movs	r1, #0
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f008 fad9 	bl	800a4d0 <xTaskGenericNotifyWait>

		while(curr_sys_state != sMainMenu) {
 8001f1e:	e218      	b.n	8002352 <rtc_task+0x44e>

			switch(curr_sys_state) {
 8001f20:	4bb5      	ldr	r3, [pc, #724]	@ (80021f8 <rtc_task+0x2f4>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b06      	cmp	r3, #6
 8001f26:	f000 8132 	beq.w	800218e <rtc_task+0x28a>
 8001f2a:	2b06      	cmp	r3, #6
 8001f2c:	f300 81fb 	bgt.w	8002326 <rtc_task+0x422>
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d003      	beq.n	8001f3c <rtc_task+0x38>
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	f000 8089 	beq.w	800204c <rtc_task+0x148>
 8001f3a:	e1f4      	b.n	8002326 <rtc_task+0x422>
				/***** RTC main menu state *****/
				case sRtcMenu:
					// Display RTC menu for the user, show current time and date
					xQueueSend(q_print, &msg_rtc_menu_1, portMAX_DELAY);
 8001f3c:	4baf      	ldr	r3, [pc, #700]	@ (80021fc <rtc_task+0x2f8>)
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	2300      	movs	r3, #0
 8001f42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f46:	49ae      	ldr	r1, [pc, #696]	@ (8002200 <rtc_task+0x2fc>)
 8001f48:	f006 fbbe 	bl	80086c8 <xQueueGenericSend>
					show_time_date();
 8001f4c:	f000 faa4 	bl	8002498 <show_time_date>
					xQueueSend(q_print, &msg_rtc_menu_2, portMAX_DELAY);
 8001f50:	4baa      	ldr	r3, [pc, #680]	@ (80021fc <rtc_task+0x2f8>)
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	2300      	movs	r3, #0
 8001f56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f5a:	49aa      	ldr	r1, [pc, #680]	@ (8002204 <rtc_task+0x300>)
 8001f5c:	f006 fbb4 	bl	80086c8 <xQueueGenericSend>

					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001f60:	f107 0308 	add.w	r3, r7, #8
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f68:	9200      	str	r2, [sp, #0]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f008 faae 	bl	800a4d0 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	617b      	str	r3, [r7, #20]

					// Process command, update date / time accordingly
					if(msg->len <= 4) {
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	2b04      	cmp	r3, #4
 8001f7e:	d859      	bhi.n	8002034 <rtc_task+0x130>
						if(!strcmp((char*)msg->payload, "Date")) {			// Configure date
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	49a1      	ldr	r1, [pc, #644]	@ (8002208 <rtc_task+0x304>)
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe f96d 	bl	8000264 <strcmp>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10b      	bne.n	8001fa8 <rtc_task+0xa4>
							// Update the system state
							curr_sys_state = sRtcDateConfig;
 8001f90:	4b99      	ldr	r3, [pc, #612]	@ (80021f8 <rtc_task+0x2f4>)
 8001f92:	2205      	movs	r2, #5
 8001f94:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mo, portMAX_DELAY);
 8001f96:	4b99      	ldr	r3, [pc, #612]	@ (80021fc <rtc_task+0x2f8>)
 8001f98:	6818      	ldr	r0, [r3, #0]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fa0:	499a      	ldr	r1, [pc, #616]	@ (800220c <rtc_task+0x308>)
 8001fa2:	f006 fb91 	bl	80086c8 <xQueueGenericSend>
					else {
						// If user input is longer than 4 characters, notify user of invalid response
						curr_sys_state = sMainMenu;
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
					}
					break;
 8001fa6:	e1d4      	b.n	8002352 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Time")) {	// Configure time
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	4999      	ldr	r1, [pc, #612]	@ (8002210 <rtc_task+0x30c>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe f959 	bl	8000264 <strcmp>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10b      	bne.n	8001fd0 <rtc_task+0xcc>
							curr_sys_state = sRtcTimeConfig;
 8001fb8:	4b8f      	ldr	r3, [pc, #572]	@ (80021f8 <rtc_task+0x2f4>)
 8001fba:	2206      	movs	r2, #6
 8001fbc:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_hh, portMAX_DELAY);
 8001fbe:	4b8f      	ldr	r3, [pc, #572]	@ (80021fc <rtc_task+0x2f8>)
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fc8:	4992      	ldr	r1, [pc, #584]	@ (8002214 <rtc_task+0x310>)
 8001fca:	f006 fb7d 	bl	80086c8 <xQueueGenericSend>
					break;
 8001fce:	e1c0      	b.n	8002352 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Rfsh")) {	// Refresh the date and time
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	4991      	ldr	r1, [pc, #580]	@ (8002218 <rtc_task+0x314>)
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe f945 	bl	8000264 <strcmp>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d103      	bne.n	8001fe8 <rtc_task+0xe4>
							curr_sys_state = sRtcMenu;
 8001fe0:	4b85      	ldr	r3, [pc, #532]	@ (80021f8 <rtc_task+0x2f4>)
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	701a      	strb	r2, [r3, #0]
					break;
 8001fe6:	e1b4      	b.n	8002352 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	498c      	ldr	r1, [pc, #560]	@ (800221c <rtc_task+0x318>)
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7fe f939 	bl	8000264 <strcmp>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10a      	bne.n	800200e <rtc_task+0x10a>
							curr_sys_state = sMainMenu;
 8001ff8:	4b7f      	ldr	r3, [pc, #508]	@ (80021f8 <rtc_task+0x2f4>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
							xSemaphoreGive(ledOffSemaphore);
 8001ffe:	4b88      	ldr	r3, [pc, #544]	@ (8002220 <rtc_task+0x31c>)
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	2300      	movs	r3, #0
 8002004:	2200      	movs	r2, #0
 8002006:	2100      	movs	r1, #0
 8002008:	f006 fb5e 	bl	80086c8 <xQueueGenericSend>
					break;
 800200c:	e1a1      	b.n	8002352 <rtc_task+0x44e>
							curr_sys_state = sMainMenu;
 800200e:	4b7a      	ldr	r3, [pc, #488]	@ (80021f8 <rtc_task+0x2f4>)
 8002010:	2200      	movs	r2, #0
 8002012:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002014:	4b79      	ldr	r3, [pc, #484]	@ (80021fc <rtc_task+0x2f8>)
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	2300      	movs	r3, #0
 800201a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800201e:	4981      	ldr	r1, [pc, #516]	@ (8002224 <rtc_task+0x320>)
 8002020:	f006 fb52 	bl	80086c8 <xQueueGenericSend>
							xSemaphoreGive(ledOffSemaphore);
 8002024:	4b7e      	ldr	r3, [pc, #504]	@ (8002220 <rtc_task+0x31c>)
 8002026:	6818      	ldr	r0, [r3, #0]
 8002028:	2300      	movs	r3, #0
 800202a:	2200      	movs	r2, #0
 800202c:	2100      	movs	r1, #0
 800202e:	f006 fb4b 	bl	80086c8 <xQueueGenericSend>
					break;
 8002032:	e18e      	b.n	8002352 <rtc_task+0x44e>
						curr_sys_state = sMainMenu;
 8002034:	4b70      	ldr	r3, [pc, #448]	@ (80021f8 <rtc_task+0x2f4>)
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 800203a:	4b70      	ldr	r3, [pc, #448]	@ (80021fc <rtc_task+0x2f8>)
 800203c:	6818      	ldr	r0, [r3, #0]
 800203e:	2300      	movs	r3, #0
 8002040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002044:	4977      	ldr	r1, [pc, #476]	@ (8002224 <rtc_task+0x320>)
 8002046:	f006 fb3f 	bl	80086c8 <xQueueGenericSend>
					break;
 800204a:	e182      	b.n	8002352 <rtc_task+0x44e>
				/***** RTC date configuration state *****/
				case sRtcDateConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800204c:	f107 0308 	add.w	r3, r7, #8
 8002050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002054:	9200      	str	r2, [sp, #0]
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	2000      	movs	r0, #0
 800205c:	f008 fa38 	bl	800a4d0 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	617b      	str	r3, [r7, #20]

					// Configure month, date, year, or day of week accordingly
					switch(curr_rtc_state) {
 8002064:	4b70      	ldr	r3, [pc, #448]	@ (8002228 <rtc_task+0x324>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b03      	cmp	r3, #3
 800206a:	f200 816f 	bhi.w	800234c <rtc_task+0x448>
 800206e:	a201      	add	r2, pc, #4	@ (adr r2, 8002074 <rtc_task+0x170>)
 8002070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002074:	08002085 	.word	0x08002085
 8002078:	080020b5 	.word	0x080020b5
 800207c:	080020e5 	.word	0x080020e5
 8002080:	08002115 	.word	0x08002115
						case MONTH_CONFIG:									// Month config
							uint8_t m = getnumber(msg->payload, msg->len);
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	4619      	mov	r1, r3
 800208c:	4610      	mov	r0, r2
 800208e:	f000 f985 	bl	800239c <getnumber>
 8002092:	4603      	mov	r3, r0
 8002094:	733b      	strb	r3, [r7, #12]
							date.Month = m;
 8002096:	4a65      	ldr	r2, [pc, #404]	@ (800222c <rtc_task+0x328>)
 8002098:	7b3b      	ldrb	r3, [r7, #12]
 800209a:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = DATE_CONFIG;
 800209c:	4b62      	ldr	r3, [pc, #392]	@ (8002228 <rtc_task+0x324>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dd, portMAX_DELAY);
 80020a2:	4b56      	ldr	r3, [pc, #344]	@ (80021fc <rtc_task+0x2f8>)
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	2300      	movs	r3, #0
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020ac:	4960      	ldr	r1, [pc, #384]	@ (8002230 <rtc_task+0x32c>)
 80020ae:	f006 fb0b 	bl	80086c8 <xQueueGenericSend>
							break;
 80020b2:	e06b      	b.n	800218c <rtc_task+0x288>
						case DATE_CONFIG:									// Date config
							uint8_t d = getnumber(msg->payload, msg->len);
 80020b4:	697a      	ldr	r2, [r7, #20]
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	4619      	mov	r1, r3
 80020bc:	4610      	mov	r0, r2
 80020be:	f000 f96d 	bl	800239c <getnumber>
 80020c2:	4603      	mov	r3, r0
 80020c4:	737b      	strb	r3, [r7, #13]
							date.Date = d;
 80020c6:	4a59      	ldr	r2, [pc, #356]	@ (800222c <rtc_task+0x328>)
 80020c8:	7b7b      	ldrb	r3, [r7, #13]
 80020ca:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = YEAR_CONFIG;
 80020cc:	4b56      	ldr	r3, [pc, #344]	@ (8002228 <rtc_task+0x324>)
 80020ce:	2202      	movs	r2, #2
 80020d0:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_yr, portMAX_DELAY);
 80020d2:	4b4a      	ldr	r3, [pc, #296]	@ (80021fc <rtc_task+0x2f8>)
 80020d4:	6818      	ldr	r0, [r3, #0]
 80020d6:	2300      	movs	r3, #0
 80020d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020dc:	4955      	ldr	r1, [pc, #340]	@ (8002234 <rtc_task+0x330>)
 80020de:	f006 faf3 	bl	80086c8 <xQueueGenericSend>
							break;
 80020e2:	e053      	b.n	800218c <rtc_task+0x288>
						case YEAR_CONFIG:									// Year config
							uint8_t y = getnumber(msg->payload, msg->len);
 80020e4:	697a      	ldr	r2, [r7, #20]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	4619      	mov	r1, r3
 80020ec:	4610      	mov	r0, r2
 80020ee:	f000 f955 	bl	800239c <getnumber>
 80020f2:	4603      	mov	r3, r0
 80020f4:	73bb      	strb	r3, [r7, #14]
							date.Year = y;
 80020f6:	4a4d      	ldr	r2, [pc, #308]	@ (800222c <rtc_task+0x328>)
 80020f8:	7bbb      	ldrb	r3, [r7, #14]
 80020fa:	70d3      	strb	r3, [r2, #3]
							curr_rtc_state = DAY_CONFIG;
 80020fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <rtc_task+0x324>)
 80020fe:	2203      	movs	r2, #3
 8002100:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dow, portMAX_DELAY);
 8002102:	4b3e      	ldr	r3, [pc, #248]	@ (80021fc <rtc_task+0x2f8>)
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	2300      	movs	r3, #0
 8002108:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800210c:	494a      	ldr	r1, [pc, #296]	@ (8002238 <rtc_task+0x334>)
 800210e:	f006 fadb 	bl	80086c8 <xQueueGenericSend>
							break;
 8002112:	e03b      	b.n	800218c <rtc_task+0x288>
						case DAY_CONFIG:									// Day of week config
							uint8_t day = getnumber(msg->payload, msg->len);
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	4619      	mov	r1, r3
 800211c:	4610      	mov	r0, r2
 800211e:	f000 f93d 	bl	800239c <getnumber>
 8002122:	4603      	mov	r3, r0
 8002124:	73fb      	strb	r3, [r7, #15]
							date.WeekDay = day;
 8002126:	4a41      	ldr	r2, [pc, #260]	@ (800222c <rtc_task+0x328>)
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	7013      	strb	r3, [r2, #0]

							// Check that the user entered a valid date entry, configure date
							if(!validate_rtc_information(NULL, &date)) {
 800212c:	493f      	ldr	r1, [pc, #252]	@ (800222c <rtc_task+0x328>)
 800212e:	2000      	movs	r0, #0
 8002130:	f000 f955 	bl	80023de <validate_rtc_information>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d112      	bne.n	8002160 <rtc_task+0x25c>
								rtc_configure_date(&date); // Configure date
 800213a:	483c      	ldr	r0, [pc, #240]	@ (800222c <rtc_task+0x328>)
 800213c:	f000 f99c 	bl	8002478 <rtc_configure_date>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY); // Send confirmation to print queue
 8002140:	4b2e      	ldr	r3, [pc, #184]	@ (80021fc <rtc_task+0x2f8>)
 8002142:	6818      	ldr	r0, [r3, #0]
 8002144:	2300      	movs	r3, #0
 8002146:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800214a:	493c      	ldr	r1, [pc, #240]	@ (800223c <rtc_task+0x338>)
 800214c:	f006 fabc 	bl	80086c8 <xQueueGenericSend>
								xSemaphoreGive(rtcSemaphore); // Give rtcSemaphore for led_task to light LED
 8002150:	4b3b      	ldr	r3, [pc, #236]	@ (8002240 <rtc_task+0x33c>)
 8002152:	6818      	ldr	r0, [r3, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	2200      	movs	r2, #0
 8002158:	2100      	movs	r1, #0
 800215a:	f006 fab5 	bl	80086c8 <xQueueGenericSend>
 800215e:	e00e      	b.n	800217e <rtc_task+0x27a>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002160:	4b26      	ldr	r3, [pc, #152]	@ (80021fc <rtc_task+0x2f8>)
 8002162:	6818      	ldr	r0, [r3, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800216a:	492e      	ldr	r1, [pc, #184]	@ (8002224 <rtc_task+0x320>)
 800216c:	f006 faac 	bl	80086c8 <xQueueGenericSend>
								// Give semaphore for led_task to turn LEDs off
								xSemaphoreGive(ledOffSemaphore);
 8002170:	4b2b      	ldr	r3, [pc, #172]	@ (8002220 <rtc_task+0x31c>)
 8002172:	6818      	ldr	r0, [r3, #0]
 8002174:	2300      	movs	r3, #0
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	f006 faa5 	bl	80086c8 <xQueueGenericSend>
							}

							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 800217e:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <rtc_task+0x2f4>)
 8002180:	2203      	movs	r2, #3
 8002182:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 8002184:	4b28      	ldr	r3, [pc, #160]	@ (8002228 <rtc_task+0x324>)
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
							break;
 800218a:	bf00      	nop
					}
					break;
 800218c:	e0de      	b.n	800234c <rtc_task+0x448>
				/***** RTC time configuration state *****/
				case sRtcTimeConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800218e:	f107 0308 	add.w	r3, r7, #8
 8002192:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002196:	9200      	str	r2, [sp, #0]
 8002198:	2200      	movs	r2, #0
 800219a:	2100      	movs	r1, #0
 800219c:	2000      	movs	r0, #0
 800219e:	f008 f997 	bl	800a4d0 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	617b      	str	r3, [r7, #20]

					// Configure hours, minutes, or seconds accordingly
					switch(curr_rtc_state) {
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <rtc_task+0x324>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b03      	cmp	r3, #3
 80021ac:	f200 80d0 	bhi.w	8002350 <rtc_task+0x44c>
 80021b0:	a201      	add	r2, pc, #4	@ (adr r2, 80021b8 <rtc_task+0x2b4>)
 80021b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b6:	bf00      	nop
 80021b8:	080021c9 	.word	0x080021c9
 80021bc:	0800224d 	.word	0x0800224d
 80021c0:	0800227d 	.word	0x0800227d
 80021c4:	080022ad 	.word	0x080022ad
						case HH_CONFIG:
							uint8_t hour = getnumber(msg->payload, msg->len);
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	4619      	mov	r1, r3
 80021d0:	4610      	mov	r0, r2
 80021d2:	f000 f8e3 	bl	800239c <getnumber>
 80021d6:	4603      	mov	r3, r0
 80021d8:	743b      	strb	r3, [r7, #16]
							time.Hours = hour;
 80021da:	4a1a      	ldr	r2, [pc, #104]	@ (8002244 <rtc_task+0x340>)
 80021dc:	7c3b      	ldrb	r3, [r7, #16]
 80021de:	7013      	strb	r3, [r2, #0]
							curr_rtc_state = MM_CONFIG;
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <rtc_task+0x324>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mm, portMAX_DELAY);
 80021e6:	4b05      	ldr	r3, [pc, #20]	@ (80021fc <rtc_task+0x2f8>)
 80021e8:	6818      	ldr	r0, [r3, #0]
 80021ea:	2300      	movs	r3, #0
 80021ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021f0:	4915      	ldr	r1, [pc, #84]	@ (8002248 <rtc_task+0x344>)
 80021f2:	f006 fa69 	bl	80086c8 <xQueueGenericSend>
							break;
 80021f6:	e095      	b.n	8002324 <rtc_task+0x420>
 80021f8:	200003c5 	.word	0x200003c5
 80021fc:	200003a0 	.word	0x200003a0
 8002200:	2000005c 	.word	0x2000005c
 8002204:	20000060 	.word	0x20000060
 8002208:	0800ea64 	.word	0x0800ea64
 800220c:	2000004c 	.word	0x2000004c
 8002210:	0800ea6c 	.word	0x0800ea6c
 8002214:	2000003c 	.word	0x2000003c
 8002218:	0800ea74 	.word	0x0800ea74
 800221c:	0800ea7c 	.word	0x0800ea7c
 8002220:	200003c0 	.word	0x200003c0
 8002224:	20000034 	.word	0x20000034
 8002228:	20000180 	.word	0x20000180
 800222c:	20000198 	.word	0x20000198
 8002230:	20000050 	.word	0x20000050
 8002234:	20000054 	.word	0x20000054
 8002238:	20000058 	.word	0x20000058
 800223c:	20000038 	.word	0x20000038
 8002240:	200003bc 	.word	0x200003bc
 8002244:	20000184 	.word	0x20000184
 8002248:	20000040 	.word	0x20000040
						case MM_CONFIG:
							uint8_t min = getnumber(msg->payload, msg->len);
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	4619      	mov	r1, r3
 8002254:	4610      	mov	r0, r2
 8002256:	f000 f8a1 	bl	800239c <getnumber>
 800225a:	4603      	mov	r3, r0
 800225c:	747b      	strb	r3, [r7, #17]
							time.Minutes = min;
 800225e:	4a44      	ldr	r2, [pc, #272]	@ (8002370 <rtc_task+0x46c>)
 8002260:	7c7b      	ldrb	r3, [r7, #17]
 8002262:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = SS_CONFIG;
 8002264:	4b43      	ldr	r3, [pc, #268]	@ (8002374 <rtc_task+0x470>)
 8002266:	2202      	movs	r2, #2
 8002268:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ss, portMAX_DELAY);
 800226a:	4b43      	ldr	r3, [pc, #268]	@ (8002378 <rtc_task+0x474>)
 800226c:	6818      	ldr	r0, [r3, #0]
 800226e:	2300      	movs	r3, #0
 8002270:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002274:	4941      	ldr	r1, [pc, #260]	@ (800237c <rtc_task+0x478>)
 8002276:	f006 fa27 	bl	80086c8 <xQueueGenericSend>
							break;
 800227a:	e053      	b.n	8002324 <rtc_task+0x420>
						case SS_CONFIG:
							uint8_t sec = getnumber(msg->payload, msg->len);
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	4619      	mov	r1, r3
 8002284:	4610      	mov	r0, r2
 8002286:	f000 f889 	bl	800239c <getnumber>
 800228a:	4603      	mov	r3, r0
 800228c:	74bb      	strb	r3, [r7, #18]
							time.Seconds = sec;
 800228e:	4a38      	ldr	r2, [pc, #224]	@ (8002370 <rtc_task+0x46c>)
 8002290:	7cbb      	ldrb	r3, [r7, #18]
 8002292:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = AMPM_CONFIG;
 8002294:	4b37      	ldr	r3, [pc, #220]	@ (8002374 <rtc_task+0x470>)
 8002296:	2203      	movs	r2, #3
 8002298:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ampm, portMAX_DELAY);
 800229a:	4b37      	ldr	r3, [pc, #220]	@ (8002378 <rtc_task+0x474>)
 800229c:	6818      	ldr	r0, [r3, #0]
 800229e:	2300      	movs	r3, #0
 80022a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022a4:	4936      	ldr	r1, [pc, #216]	@ (8002380 <rtc_task+0x47c>)
 80022a6:	f006 fa0f 	bl	80086c8 <xQueueGenericSend>
							break;
 80022aa:	e03b      	b.n	8002324 <rtc_task+0x420>
						case AMPM_CONFIG:
							uint8_t opt = getnumber(msg->payload, msg->len);
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	4619      	mov	r1, r3
 80022b4:	4610      	mov	r0, r2
 80022b6:	f000 f871 	bl	800239c <getnumber>
 80022ba:	4603      	mov	r3, r0
 80022bc:	74fb      	strb	r3, [r7, #19]
							time.TimeFormat = opt; // Note: 0 = RTC_HOURFORMAT12_AM, 1 = RTC_HOURFORMAT12_PM
 80022be:	4a2c      	ldr	r2, [pc, #176]	@ (8002370 <rtc_task+0x46c>)
 80022c0:	7cfb      	ldrb	r3, [r7, #19]
 80022c2:	70d3      	strb	r3, [r2, #3]
							
							// Check that the user entered a valid date entry, configure time
							if(!validate_rtc_information(&time, NULL)) {
 80022c4:	2100      	movs	r1, #0
 80022c6:	482a      	ldr	r0, [pc, #168]	@ (8002370 <rtc_task+0x46c>)
 80022c8:	f000 f889 	bl	80023de <validate_rtc_information>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d112      	bne.n	80022f8 <rtc_task+0x3f4>
								rtc_configure_time(&time); // Configure time
 80022d2:	4827      	ldr	r0, [pc, #156]	@ (8002370 <rtc_task+0x46c>)
 80022d4:	f000 f8ba 	bl	800244c <rtc_configure_time>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY); // Send confirmation to print queue
 80022d8:	4b27      	ldr	r3, [pc, #156]	@ (8002378 <rtc_task+0x474>)
 80022da:	6818      	ldr	r0, [r3, #0]
 80022dc:	2300      	movs	r3, #0
 80022de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022e2:	4928      	ldr	r1, [pc, #160]	@ (8002384 <rtc_task+0x480>)
 80022e4:	f006 f9f0 	bl	80086c8 <xQueueGenericSend>
								xSemaphoreGive(rtcSemaphore); // Give rtcSemaphore for led_task to light LED
 80022e8:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <rtc_task+0x484>)
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	2300      	movs	r3, #0
 80022ee:	2200      	movs	r2, #0
 80022f0:	2100      	movs	r1, #0
 80022f2:	f006 f9e9 	bl	80086c8 <xQueueGenericSend>
 80022f6:	e00e      	b.n	8002316 <rtc_task+0x412>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 80022f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002378 <rtc_task+0x474>)
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	2300      	movs	r3, #0
 80022fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002302:	4922      	ldr	r1, [pc, #136]	@ (800238c <rtc_task+0x488>)
 8002304:	f006 f9e0 	bl	80086c8 <xQueueGenericSend>
								// Give semaphore for led_task to turn LEDs off
								xSemaphoreGive(ledOffSemaphore);
 8002308:	4b21      	ldr	r3, [pc, #132]	@ (8002390 <rtc_task+0x48c>)
 800230a:	6818      	ldr	r0, [r3, #0]
 800230c:	2300      	movs	r3, #0
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	f006 f9d9 	bl	80086c8 <xQueueGenericSend>
							}
							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 8002316:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <rtc_task+0x490>)
 8002318:	2203      	movs	r2, #3
 800231a:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 800231c:	4b15      	ldr	r3, [pc, #84]	@ (8002374 <rtc_task+0x470>)
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
							break;
 8002322:	bf00      	nop
					}
					break;
 8002324:	e014      	b.n	8002350 <rtc_task+0x44c>
				default:
					// Return control to the main menu task
					curr_sys_state = sMainMenu;
 8002326:	4b1b      	ldr	r3, [pc, #108]	@ (8002394 <rtc_task+0x490>)
 8002328:	2200      	movs	r2, #0
 800232a:	701a      	strb	r2, [r3, #0]
					xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 800232c:	4b12      	ldr	r3, [pc, #72]	@ (8002378 <rtc_task+0x474>)
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	2300      	movs	r3, #0
 8002332:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002336:	4915      	ldr	r1, [pc, #84]	@ (800238c <rtc_task+0x488>)
 8002338:	f006 f9c6 	bl	80086c8 <xQueueGenericSend>
					// Give semaphore for led_task to turn LEDs off
					xSemaphoreGive(ledOffSemaphore);
 800233c:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <rtc_task+0x48c>)
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	2300      	movs	r3, #0
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	f006 f9bf 	bl	80086c8 <xQueueGenericSend>
					break;
 800234a:	e002      	b.n	8002352 <rtc_task+0x44e>
					break;
 800234c:	bf00      	nop
 800234e:	e000      	b.n	8002352 <rtc_task+0x44e>
					break;
 8002350:	bf00      	nop
		while(curr_sys_state != sMainMenu) {
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <rtc_task+0x490>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	f47f ade2 	bne.w	8001f20 <rtc_task+0x1c>
			}

		} // while end

		// Notify the main menu task
		xTaskNotify(handle_main_menu_task, 0, eNoAction);
 800235c:	4b0e      	ldr	r3, [pc, #56]	@ (8002398 <rtc_task+0x494>)
 800235e:	6818      	ldr	r0, [r3, #0]
 8002360:	2300      	movs	r3, #0
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	2300      	movs	r3, #0
 8002366:	2200      	movs	r2, #0
 8002368:	2100      	movs	r1, #0
 800236a:	f008 f93b 	bl	800a5e4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800236e:	e5cd      	b.n	8001f0c <rtc_task+0x8>
 8002370:	20000184 	.word	0x20000184
 8002374:	20000180 	.word	0x20000180
 8002378:	200003a0 	.word	0x200003a0
 800237c:	20000044 	.word	0x20000044
 8002380:	20000048 	.word	0x20000048
 8002384:	20000038 	.word	0x20000038
 8002388:	200003bc 	.word	0x200003bc
 800238c:	20000034 	.word	0x20000034
 8002390:	200003c0 	.word	0x200003c0
 8002394:	200003c5 	.word	0x200003c5
 8002398:	20000384 	.word	0x20000384

0800239c <getnumber>:
 * @note This function assumes only one or two digits in the ASCII number. If there are more than	   *
 *       two digits, it will only convert the first two to a number.								   *
  ******************************************************************************************************/

uint8_t getnumber(uint8_t *p, int len)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
	return (len > 1) ? ( ((p[0]-48) * 10) + (p[1]-48) ) : (p[0]-48);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	dd0e      	ble.n	80023ca <getnumber+0x2e>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	0092      	lsls	r2, r2, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3301      	adds	r3, #1
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	4413      	add	r3, r2
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	3b10      	subs	r3, #16
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	e003      	b.n	80023d2 <getnumber+0x36>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	3b30      	subs	r3, #48	@ 0x30
 80023d0:	b2db      	uxtb	r3, r3
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <validate_rtc_information>:
 *       - Year should be in the range 0-99 (assumption is 21st century).							   *
 *       - Month should be in the range 1-12.														   *
  ******************************************************************************************************/

int validate_rtc_information(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	6039      	str	r1, [r7, #0]
	if(time) {
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d011      	beq.n	8002412 <validate_rtc_information+0x34>
		if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59) || (time->TimeFormat > 1) )
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b0c      	cmp	r3, #12
 80023f4:	d80b      	bhi.n	800240e <validate_rtc_information+0x30>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	785b      	ldrb	r3, [r3, #1]
 80023fa:	2b3b      	cmp	r3, #59	@ 0x3b
 80023fc:	d807      	bhi.n	800240e <validate_rtc_information+0x30>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	789b      	ldrb	r3, [r3, #2]
 8002402:	2b3b      	cmp	r3, #59	@ 0x3b
 8002404:	d803      	bhi.n	800240e <validate_rtc_information+0x30>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	78db      	ldrb	r3, [r3, #3]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d901      	bls.n	8002412 <validate_rtc_information+0x34>
			return 1;
 800240e:	2301      	movs	r3, #1
 8002410:	e015      	b.n	800243e <validate_rtc_information+0x60>
	}
	if(date) {
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d011      	beq.n	800243c <validate_rtc_information+0x5e>
		if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12) )
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	789b      	ldrb	r3, [r3, #2]
 800241c:	2b1f      	cmp	r3, #31
 800241e:	d80b      	bhi.n	8002438 <validate_rtc_information+0x5a>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b07      	cmp	r3, #7
 8002426:	d807      	bhi.n	8002438 <validate_rtc_information+0x5a>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	78db      	ldrb	r3, [r3, #3]
 800242c:	2b63      	cmp	r3, #99	@ 0x63
 800242e:	d803      	bhi.n	8002438 <validate_rtc_information+0x5a>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	785b      	ldrb	r3, [r3, #1]
 8002434:	2b0c      	cmp	r3, #12
 8002436:	d901      	bls.n	800243c <validate_rtc_information+0x5e>
			return 1;
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <validate_rtc_information+0x60>
	}

	return 0;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
	...

0800244c <rtc_configure_time>:
 * @note The DayLightSaving defaults to RTC_DAYLIGHTSAVING_NONE (disable daylight saving).			   *
 * @note The StoreOperation defaults to RTC_STOREOPERATION_RESET.									   *														   *
  ******************************************************************************************************/

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 8002460:	2200      	movs	r2, #0
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4803      	ldr	r0, [pc, #12]	@ (8002474 <rtc_configure_time+0x28>)
 8002466:	f002 fcc0 	bl	8004dea <HAL_RTC_SetTime>
}
 800246a:	bf00      	nop
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	200001ec 	.word	0x200001ec

08002478 <rtc_configure_date>:
 * 																									   *
 * @note This function uses the HAL library to set the RTC date in binary format (RTC_FORMAT_BIN). 	   *
  ******************************************************************************************************/

void rtc_configure_date(RTC_DateTypeDef *date)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8002480:	2200      	movs	r2, #0
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	4803      	ldr	r0, [pc, #12]	@ (8002494 <rtc_configure_date+0x1c>)
 8002486:	f002 fda8 	bl	8004fda <HAL_RTC_SetDate>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200001ec 	.word	0x200001ec

08002498 <show_time_date>:
 * 		 format "day, month-date-year". 															   *
 * @note The function assumes the presence of a queue `q_print` to send the formatted strings.		   *
  ******************************************************************************************************/

void show_time_date(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08c      	sub	sp, #48	@ 0x30
 800249c:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date, 0, sizeof(rtc_date));
 800249e:	f107 0314 	add.w	r3, r7, #20
 80024a2:	2204      	movs	r2, #4
 80024a4:	2100      	movs	r1, #0
 80024a6:	4618      	mov	r0, r3
 80024a8:	f00b f9e4 	bl	800d874 <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 80024ac:	463b      	mov	r3, r7
 80024ae:	2214      	movs	r2, #20
 80024b0:	2100      	movs	r1, #0
 80024b2:	4618      	mov	r0, r3
 80024b4:	f00b f9de 	bl	800d874 <memset>

	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 80024b8:	463b      	mov	r3, r7
 80024ba:	2200      	movs	r2, #0
 80024bc:	4619      	mov	r1, r3
 80024be:	4837      	ldr	r0, [pc, #220]	@ (800259c <show_time_date+0x104>)
 80024c0:	f002 fd2d 	bl	8004f1e <HAL_RTC_GetTime>

	// Get the RTC current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	2200      	movs	r2, #0
 80024ca:	4619      	mov	r1, r3
 80024cc:	4833      	ldr	r0, [pc, #204]	@ (800259c <show_time_date+0x104>)
 80024ce:	f002 fe08 	bl	80050e2 <HAL_RTC_GetDate>

	// Get AM / PM
	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 80024d2:	78fb      	ldrb	r3, [r7, #3]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <show_time_date+0x44>
 80024d8:	4b31      	ldr	r3, [pc, #196]	@ (80025a0 <show_time_date+0x108>)
 80024da:	e000      	b.n	80024de <show_time_date+0x46>
 80024dc:	4b31      	ldr	r3, [pc, #196]	@ (80025a4 <show_time_date+0x10c>)
 80024de:	61bb      	str	r3, [r7, #24]

	// Display time format: hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s:\t%02d:%02d:%02d [%s]", "\nCurrent Time & Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 80024e0:	783b      	ldrb	r3, [r7, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	787b      	ldrb	r3, [r7, #1]
 80024e6:	461a      	mov	r2, r3
 80024e8:	78bb      	ldrb	r3, [r7, #2]
 80024ea:	4619      	mov	r1, r3
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	9302      	str	r3, [sp, #8]
 80024f0:	9101      	str	r1, [sp, #4]
 80024f2:	9200      	str	r2, [sp, #0]
 80024f4:	4603      	mov	r3, r0
 80024f6:	4a2c      	ldr	r2, [pc, #176]	@ (80025a8 <show_time_date+0x110>)
 80024f8:	492c      	ldr	r1, [pc, #176]	@ (80025ac <show_time_date+0x114>)
 80024fa:	482d      	ldr	r0, [pc, #180]	@ (80025b0 <show_time_date+0x118>)
 80024fc:	f00b f98a 	bl	800d814 <siprintf>
	xQueueSend(q_print, &time, portMAX_DELAY);
 8002500:	4b2c      	ldr	r3, [pc, #176]	@ (80025b4 <show_time_date+0x11c>)
 8002502:	6818      	ldr	r0, [r3, #0]
 8002504:	2300      	movs	r3, #0
 8002506:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800250a:	492b      	ldr	r1, [pc, #172]	@ (80025b8 <show_time_date+0x120>)
 800250c:	f006 f8dc 	bl	80086c8 <xQueueGenericSend>

	// Convert the user input day of the week from a number to a string
	switch(rtc_date.WeekDay) {
 8002510:	7d3b      	ldrb	r3, [r7, #20]
 8002512:	3b01      	subs	r3, #1
 8002514:	2b06      	cmp	r3, #6
 8002516:	d826      	bhi.n	8002566 <show_time_date+0xce>
 8002518:	a201      	add	r2, pc, #4	@ (adr r2, 8002520 <show_time_date+0x88>)
 800251a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251e:	bf00      	nop
 8002520:	0800253d 	.word	0x0800253d
 8002524:	08002543 	.word	0x08002543
 8002528:	08002549 	.word	0x08002549
 800252c:	0800254f 	.word	0x0800254f
 8002530:	08002555 	.word	0x08002555
 8002534:	0800255b 	.word	0x0800255b
 8002538:	08002561 	.word	0x08002561
		case 1:
			weekday = "Sunday";
 800253c:	4b1f      	ldr	r3, [pc, #124]	@ (80025bc <show_time_date+0x124>)
 800253e:	61fb      	str	r3, [r7, #28]
			break;
 8002540:	e011      	b.n	8002566 <show_time_date+0xce>
		case 2:
			weekday = "Monday";
 8002542:	4b1f      	ldr	r3, [pc, #124]	@ (80025c0 <show_time_date+0x128>)
 8002544:	61fb      	str	r3, [r7, #28]
			break;
 8002546:	e00e      	b.n	8002566 <show_time_date+0xce>
		case 3:
			weekday = "Tuesday";
 8002548:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <show_time_date+0x12c>)
 800254a:	61fb      	str	r3, [r7, #28]
			break;
 800254c:	e00b      	b.n	8002566 <show_time_date+0xce>
		case 4:
			weekday = "Wednesday";
 800254e:	4b1e      	ldr	r3, [pc, #120]	@ (80025c8 <show_time_date+0x130>)
 8002550:	61fb      	str	r3, [r7, #28]
			break;
 8002552:	e008      	b.n	8002566 <show_time_date+0xce>
		case 5:
			weekday = "Thursday";
 8002554:	4b1d      	ldr	r3, [pc, #116]	@ (80025cc <show_time_date+0x134>)
 8002556:	61fb      	str	r3, [r7, #28]
			break;
 8002558:	e005      	b.n	8002566 <show_time_date+0xce>
		case 6:
			weekday = "Friday";
 800255a:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <show_time_date+0x138>)
 800255c:	61fb      	str	r3, [r7, #28]
			break;
 800255e:	e002      	b.n	8002566 <show_time_date+0xce>
		case 7:
			weekday = "Saturday";
 8002560:	4b1c      	ldr	r3, [pc, #112]	@ (80025d4 <show_time_date+0x13c>)
 8002562:	61fb      	str	r3, [r7, #28]
			break;
 8002564:	bf00      	nop
	}
	
	// Display date format: day, month-date-year
	sprintf((char*)showdate, "\t%s, %02d-%02d-%02d\n", weekday, rtc_date.Month, rtc_date.Date, rtc_date.Year + 2000);
 8002566:	7d7b      	ldrb	r3, [r7, #21]
 8002568:	4619      	mov	r1, r3
 800256a:	7dbb      	ldrb	r3, [r7, #22]
 800256c:	461a      	mov	r2, r3
 800256e:	7dfb      	ldrb	r3, [r7, #23]
 8002570:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	9200      	str	r2, [sp, #0]
 8002578:	460b      	mov	r3, r1
 800257a:	69fa      	ldr	r2, [r7, #28]
 800257c:	4916      	ldr	r1, [pc, #88]	@ (80025d8 <show_time_date+0x140>)
 800257e:	4817      	ldr	r0, [pc, #92]	@ (80025dc <show_time_date+0x144>)
 8002580:	f00b f948 	bl	800d814 <siprintf>
	xQueueSend(q_print, &date, portMAX_DELAY);
 8002584:	4b0b      	ldr	r3, [pc, #44]	@ (80025b4 <show_time_date+0x11c>)
 8002586:	6818      	ldr	r0, [r3, #0]
 8002588:	2300      	movs	r3, #0
 800258a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800258e:	4914      	ldr	r1, [pc, #80]	@ (80025e0 <show_time_date+0x148>)
 8002590:	f006 f89a 	bl	80086c8 <xQueueGenericSend>
}
 8002594:	bf00      	nop
 8002596:	3720      	adds	r7, #32
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	200001ec 	.word	0x200001ec
 80025a0:	0800ea84 	.word	0x0800ea84
 80025a4:	0800ea88 	.word	0x0800ea88
 80025a8:	0800ea8c 	.word	0x0800ea8c
 80025ac:	0800eaa4 	.word	0x0800eaa4
 80025b0:	2000019c 	.word	0x2000019c
 80025b4:	200003a0 	.word	0x200003a0
 80025b8:	20000064 	.word	0x20000064
 80025bc:	0800eabc 	.word	0x0800eabc
 80025c0:	0800eac4 	.word	0x0800eac4
 80025c4:	0800eacc 	.word	0x0800eacc
 80025c8:	0800ead4 	.word	0x0800ead4
 80025cc:	0800eae0 	.word	0x0800eae0
 80025d0:	0800eaec 	.word	0x0800eaec
 80025d4:	0800eaf4 	.word	0x0800eaf4
 80025d8:	0800eb00 	.word	0x0800eb00
 80025dc:	200001c4 	.word	0x200001c4
 80025e0:	20000068 	.word	0x20000068

080025e4 <main_menu_task>:
 *       command is available.                                                                         *
 * @note The main menu is displayed, and the user input is processed. Invalid inputs are handled and   *
 * an error message is sent to the print queue.                                                        *
 ******************************************************************************************************/
void main_menu_task(void *param)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	6078      	str	r0, [r7, #4]
	int option;

	while(1) {

		// Present the main menu to the user
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 80025ec:	4b3c      	ldr	r3, [pc, #240]	@ (80026e0 <main_menu_task+0xfc>)
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	2300      	movs	r3, #0
 80025f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025f6:	493b      	ldr	r1, [pc, #236]	@ (80026e4 <main_menu_task+0x100>)
 80025f8:	f006 f866 	bl	80086c8 <xQueueGenericSend>

		// Wait for user to select a menu option
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80025fc:	f107 030c 	add.w	r3, r7, #12
 8002600:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002604:	9200      	str	r2, [sp, #0]
 8002606:	2200      	movs	r2, #0
 8002608:	2100      	movs	r1, #0
 800260a:	2000      	movs	r0, #0
 800260c:	f007 ff60 	bl	800a4d0 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	617b      	str	r3, [r7, #20]

		if(msg->len == 1) {
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d14e      	bne.n	80026ba <main_menu_task+0xd6>
			// Get user option, convert from ASCII to number
			option = msg->payload[0] - 48;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	3b30      	subs	r3, #48	@ 0x30
 8002622:	613b      	str	r3, [r7, #16]
			switch(option) {
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	2b03      	cmp	r3, #3
 8002628:	d83e      	bhi.n	80026a8 <main_menu_task+0xc4>
 800262a:	a201      	add	r2, pc, #4	@ (adr r2, 8002630 <main_menu_task+0x4c>)
 800262c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002630:	08002641 	.word	0x08002641
 8002634:	0800265b 	.word	0x0800265b
 8002638:	08002675 	.word	0x08002675
 800263c:	0800268f 	.word	0x0800268f
				case 0:
					// User selection: LED menu
					curr_sys_state = sLedMenu;
 8002640:	4b29      	ldr	r3, [pc, #164]	@ (80026e8 <main_menu_task+0x104>)
 8002642:	2201      	movs	r2, #1
 8002644:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_led_task, 0, eNoAction);
 8002646:	4b29      	ldr	r3, [pc, #164]	@ (80026ec <main_menu_task+0x108>)
 8002648:	6818      	ldr	r0, [r3, #0]
 800264a:	2300      	movs	r3, #0
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	2300      	movs	r3, #0
 8002650:	2200      	movs	r2, #0
 8002652:	2100      	movs	r1, #0
 8002654:	f007 ffc6 	bl	800a5e4 <xTaskGenericNotify>
					break;
 8002658:	e038      	b.n	80026cc <main_menu_task+0xe8>
				case 1:
					curr_sys_state = sRtcMenu;
 800265a:	4b23      	ldr	r3, [pc, #140]	@ (80026e8 <main_menu_task+0x104>)
 800265c:	2203      	movs	r2, #3
 800265e:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_rtc_task, 0, eNoAction);
 8002660:	4b23      	ldr	r3, [pc, #140]	@ (80026f0 <main_menu_task+0x10c>)
 8002662:	6818      	ldr	r0, [r3, #0]
 8002664:	2300      	movs	r3, #0
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	2300      	movs	r3, #0
 800266a:	2200      	movs	r2, #0
 800266c:	2100      	movs	r1, #0
 800266e:	f007 ffb9 	bl	800a5e4 <xTaskGenericNotify>
					break;
 8002672:	e02b      	b.n	80026cc <main_menu_task+0xe8>
				case 2:
					curr_sys_state = sAccMenu;
 8002674:	4b1c      	ldr	r3, [pc, #112]	@ (80026e8 <main_menu_task+0x104>)
 8002676:	2202      	movs	r2, #2
 8002678:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_acc_task, 0, eNoAction);
 800267a:	4b1e      	ldr	r3, [pc, #120]	@ (80026f4 <main_menu_task+0x110>)
 800267c:	6818      	ldr	r0, [r3, #0]
 800267e:	2300      	movs	r3, #0
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	2300      	movs	r3, #0
 8002684:	2200      	movs	r2, #0
 8002686:	2100      	movs	r1, #0
 8002688:	f007 ffac 	bl	800a5e4 <xTaskGenericNotify>
					break;
 800268c:	e01e      	b.n	80026cc <main_menu_task+0xe8>
				case 3:
					curr_sys_state = sMotorMenu;
 800268e:	4b16      	ldr	r3, [pc, #88]	@ (80026e8 <main_menu_task+0x104>)
 8002690:	2204      	movs	r2, #4
 8002692:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_motor_task, 0, eNoAction);
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <main_menu_task+0x114>)
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	2300      	movs	r3, #0
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	2300      	movs	r3, #0
 800269e:	2200      	movs	r2, #0
 80026a0:	2100      	movs	r1, #0
 80026a2:	f007 ff9f 	bl	800a5e4 <xTaskGenericNotify>
					break;
 80026a6:	e011      	b.n	80026cc <main_menu_task+0xe8>
				default:
					xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 80026a8:	4b0d      	ldr	r3, [pc, #52]	@ (80026e0 <main_menu_task+0xfc>)
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	2300      	movs	r3, #0
 80026ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026b2:	4912      	ldr	r1, [pc, #72]	@ (80026fc <main_menu_task+0x118>)
 80026b4:	f006 f808 	bl	80086c8 <xQueueGenericSend>
					continue;
 80026b8:	e011      	b.n	80026de <main_menu_task+0xfa>
			}
		}
		// Handle invalid entry
		else {
			xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 80026ba:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <main_menu_task+0xfc>)
 80026bc:	6818      	ldr	r0, [r3, #0]
 80026be:	2300      	movs	r3, #0
 80026c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026c4:	490d      	ldr	r1, [pc, #52]	@ (80026fc <main_menu_task+0x118>)
 80026c6:	f005 ffff 	bl	80086c8 <xQueueGenericSend>
			continue;
 80026ca:	e008      	b.n	80026de <main_menu_task+0xfa>
		}

		// Wait for notification from another task before running again
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80026cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	2300      	movs	r3, #0
 80026d4:	2200      	movs	r2, #0
 80026d6:	2100      	movs	r1, #0
 80026d8:	2000      	movs	r0, #0
 80026da:	f007 fef9 	bl	800a4d0 <xTaskGenericNotifyWait>
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 80026de:	e785      	b.n	80025ec <main_menu_task+0x8>
 80026e0:	200003a0 	.word	0x200003a0
 80026e4:	20000070 	.word	0x20000070
 80026e8:	200003c5 	.word	0x200003c5
 80026ec:	20000390 	.word	0x20000390
 80026f0:	20000394 	.word	0x20000394
 80026f4:	20000398 	.word	0x20000398
 80026f8:	2000039c 	.word	0x2000039c
 80026fc:	2000006c 	.word	0x2000006c

08002700 <message_handler_task>:
 * @note The data queue (`q_data`) and print queue (`q_print`) must be initialized. The task must be   *
 *       notified when a new message is available.                                                     *
 * @note The processed message is sent to the print queue (`q_print`).                                 *
 ******************************************************************************************************/
void message_handler_task(void *param)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08a      	sub	sp, #40	@ 0x28
 8002704:	af02      	add	r7, sp, #8
 8002706:	6078      	str	r0, [r7, #4]
	message_t msg;

	while(1) {

		// Wait until task is notified
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002708:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	2300      	movs	r3, #0
 8002710:	2200      	movs	r2, #0
 8002712:	2100      	movs	r1, #0
 8002714:	2000      	movs	r0, #0
 8002716:	f007 fedb 	bl	800a4d0 <xTaskGenericNotifyWait>
 800271a:	61f8      	str	r0, [r7, #28]

		if(pdTRUE == ret) {
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d1f2      	bne.n	8002708 <message_handler_task+0x8>
			// Process the message stored in the input data queue
			process_message(&msg);
 8002722:	f107 030c 	add.w	r3, r7, #12
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f822 	bl	8002770 <process_message>
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800272c:	e7ec      	b.n	8002708 <message_handler_task+0x8>
	...

08002730 <print_task>:
 * @note This function is intended to run as a FreeRTOS task.                                          *
 * @note The print queue (`q_print`) must be initialized and contain messages to print.                *
 * @note The received message is transmitted via UART.                                                 *
 ******************************************************************************************************/
void print_task(void *param)
{
 8002730:	b590      	push	{r4, r7, lr}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
	uint32_t *msg;

	// Wait for data in the print queue, then send over UART when available
	while(1){
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <print_task+0x38>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f107 010c 	add.w	r1, r7, #12
 8002740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002744:	4618      	mov	r0, r3
 8002746:	f006 f9ab 	bl	8008aa0 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),HAL_MAX_DELAY);
 800274a:	68fc      	ldr	r4, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4618      	mov	r0, r3
 8002750:	f7fd fd92 	bl	8000278 <strlen>
 8002754:	4603      	mov	r3, r0
 8002756:	b29a      	uxth	r2, r3
 8002758:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800275c:	4621      	mov	r1, r4
 800275e:	4803      	ldr	r0, [pc, #12]	@ (800276c <print_task+0x3c>)
 8002760:	f004 fc6a 	bl	8007038 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8002764:	bf00      	nop
 8002766:	e7e7      	b.n	8002738 <print_task+0x8>
 8002768:	200003a0 	.word	0x200003a0
 800276c:	2000033c 	.word	0x2000033c

08002770 <process_message>:
 * @return void                                                                                        *
 *                                                                                                     *
 * @note This function is called by the `message_handler_task` when a notification is received.        *
 * @note The data queue (`q_data`) must be initialized and contain a message to process.               *
 ******************************************************************************************************/
void process_message(message_t *msg) {
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af02      	add	r7, sp, #8
 8002776:	6078      	str	r0, [r7, #4]

	extract_command(msg);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f859 	bl	8002830 <extract_command>

	switch(curr_sys_state) {
 800277e:	4b26      	ldr	r3, [pc, #152]	@ (8002818 <process_message+0xa8>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b06      	cmp	r3, #6
 8002784:	d842      	bhi.n	800280c <process_message+0x9c>
 8002786:	a201      	add	r2, pc, #4	@ (adr r2, 800278c <process_message+0x1c>)
 8002788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278c:	080027a9 	.word	0x080027a9
 8002790:	080027bd 	.word	0x080027bd
 8002794:	080027d1 	.word	0x080027d1
 8002798:	080027f9 	.word	0x080027f9
 800279c:	080027e5 	.word	0x080027e5
 80027a0:	080027f9 	.word	0x080027f9
 80027a4:	080027f9 	.word	0x080027f9
		case sMainMenu:
			// Notify the main menu task and pass the message
			xTaskNotify(handle_main_menu_task, (uint32_t)msg, eSetValueWithOverwrite);
 80027a8:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <process_message+0xac>)
 80027aa:	6818      	ldr	r0, [r3, #0]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	2300      	movs	r3, #0
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2303      	movs	r3, #3
 80027b4:	2100      	movs	r1, #0
 80027b6:	f007 ff15 	bl	800a5e4 <xTaskGenericNotify>
			break;
 80027ba:	e028      	b.n	800280e <process_message+0x9e>
		case sLedMenu:
			// Notify the led task and pass the message
			xTaskNotify(handle_led_task, (uint32_t)msg, eSetValueWithOverwrite);
 80027bc:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <process_message+0xb0>)
 80027be:	6818      	ldr	r0, [r3, #0]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	2300      	movs	r3, #0
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	2303      	movs	r3, #3
 80027c8:	2100      	movs	r1, #0
 80027ca:	f007 ff0b 	bl	800a5e4 <xTaskGenericNotify>
			break;
 80027ce:	e01e      	b.n	800280e <process_message+0x9e>
		case sAccMenu:
			// Notify the ACC task and pass the message
			xTaskNotify(handle_acc_task, (uint32_t)msg, eSetValueWithOverwrite);
 80027d0:	4b14      	ldr	r3, [pc, #80]	@ (8002824 <process_message+0xb4>)
 80027d2:	6818      	ldr	r0, [r3, #0]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	2300      	movs	r3, #0
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	2303      	movs	r3, #3
 80027dc:	2100      	movs	r1, #0
 80027de:	f007 ff01 	bl	800a5e4 <xTaskGenericNotify>
			break;
 80027e2:	e014      	b.n	800280e <process_message+0x9e>
		case sMotorMenu:
			// Notify the motor task and pass the message
			xTaskNotify(handle_motor_task, (uint32_t)msg, eSetValueWithOverwrite);
 80027e4:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <process_message+0xb8>)
 80027e6:	6818      	ldr	r0, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	2300      	movs	r3, #0
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	2303      	movs	r3, #3
 80027f0:	2100      	movs	r1, #0
 80027f2:	f007 fef7 	bl	800a5e4 <xTaskGenericNotify>
			break;
 80027f6:	e00a      	b.n	800280e <process_message+0x9e>
		case sRtcMenu:
		case sRtcTimeConfig:
		case sRtcDateConfig:
			// Notify the RTC task and pass the message
			xTaskNotify(handle_rtc_task, (uint32_t)msg, eSetValueWithOverwrite);
 80027f8:	4b0c      	ldr	r3, [pc, #48]	@ (800282c <process_message+0xbc>)
 80027fa:	6818      	ldr	r0, [r3, #0]
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	2300      	movs	r3, #0
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	2303      	movs	r3, #3
 8002804:	2100      	movs	r1, #0
 8002806:	f007 feed 	bl	800a5e4 <xTaskGenericNotify>
			break;
 800280a:	e000      	b.n	800280e <process_message+0x9e>
		default:
			break;
 800280c:	bf00      	nop
	}
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	200003c5 	.word	0x200003c5
 800281c:	20000384 	.word	0x20000384
 8002820:	20000390 	.word	0x20000390
 8002824:	20000398 	.word	0x20000398
 8002828:	2000039c 	.word	0x2000039c
 800282c:	20000394 	.word	0x20000394

08002830 <extract_command>:
 * @note This function is called by `process_message` to parse the incoming command message.           *
 * @note The data queue (`q_data`) must be initialized and contain a message to extract.               *
 * @note The extracted command is stored in the `msg` structure, with its payload and length fields    *
 *       populated.                                                                                    *
 ******************************************************************************************************/
int extract_command(message_t *msg) {
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	// Check if there is data in the data queue
	status = uxQueueMessagesWaiting(q_data);
 8002838:	4b19      	ldr	r3, [pc, #100]	@ (80028a0 <extract_command+0x70>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f006 fc33 	bl	80090a8 <uxQueueMessagesWaiting>
 8002842:	4603      	mov	r3, r0
 8002844:	613b      	str	r3, [r7, #16]
	if(!status) {
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <extract_command+0x22>
		return -1;
 800284c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002850:	e022      	b.n	8002898 <extract_command+0x68>
	}

	// If data is available in the data queue, load it to the msg payload
	uint8_t i=0;
 8002852:	2300      	movs	r3, #0
 8002854:	75fb      	strb	r3, [r7, #23]
	do {
		status = xQueueReceive(q_data, &item, 0);
 8002856:	4b12      	ldr	r3, [pc, #72]	@ (80028a0 <extract_command+0x70>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f107 010f 	add.w	r1, r7, #15
 800285e:	2200      	movs	r2, #0
 8002860:	4618      	mov	r0, r3
 8002862:	f006 f91d 	bl	8008aa0 <xQueueReceive>
 8002866:	6138      	str	r0, [r7, #16]
		if(pdTRUE == status) {
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d106      	bne.n	800287c <extract_command+0x4c>
			msg->payload[i++] = item;
 800286e:	7dfb      	ldrb	r3, [r7, #23]
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	75fa      	strb	r2, [r7, #23]
 8002874:	461a      	mov	r2, r3
 8002876:	7bf9      	ldrb	r1, [r7, #15]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	5499      	strb	r1, [r3, r2]
		}
	} while (item != '\n');
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	2b0a      	cmp	r3, #10
 8002880:	d1e9      	bne.n	8002856 <extract_command+0x26>

	// Set final character in message payload to null character
	msg->payload[i-1] = '\0';
 8002882:	7dfb      	ldrb	r3, [r7, #23]
 8002884:	3b01      	subs	r3, #1
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	2100      	movs	r1, #0
 800288a:	54d1      	strb	r1, [r2, r3]
	// Save length of message without null character
	msg->len = i-1;
 800288c:	7dfb      	ldrb	r3, [r7, #23]
 800288e:	3b01      	subs	r3, #1
 8002890:	461a      	mov	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	60da      	str	r2, [r3, #12]

	return 0;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	200003a4 	.word	0x200003a4

080028a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b090      	sub	sp, #64	@ 0x40
 80028a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028aa:	f001 f8b9 	bl	8003a20 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028ae:	f000 f9b1 	bl	8002c14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028b2:	f000 fbd3 	bl	800305c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80028b6:	f000 fba7 	bl	8003008 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80028ba:	f000 fa17 	bl	8002cec <MX_RTC_Init>
  MX_SPI1_Init();
 80028be:	f000 fa3b 	bl	8002d38 <MX_SPI1_Init>
  MX_TIM3_Init();
 80028c2:	f000 faf3 	bl	8002eac <MX_TIM3_Init>
  MX_TIM1_Init();
 80028c6:	f000 fa6d 	bl	8002da4 <MX_TIM1_Init>
  MX_TIM7_Init();
 80028ca:	f000 fb67 	bl	8002f9c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // Enable the CYCCNT counter
  DWT_CTRL |= (1 << 0);
 80028ce:	4b9d      	ldr	r3, [pc, #628]	@ (8002b44 <main+0x2a0>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a9c      	ldr	r2, [pc, #624]	@ (8002b44 <main+0x2a0>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	6013      	str	r3, [r2, #0]

  // Start SEGGER recording
  SEGGER_SYSVIEW_Conf();
 80028da:	f009 f9a1 	bl	800bc20 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 80028de:	f00a f9c3 	bl	800cc68 <SEGGER_SYSVIEW_Start>

  // Initialize the accelerometer
  accelerometer_init();
 80028e2:	f7fe fc03 	bl	80010ec <accelerometer_init>

  // Create main menu task and check that it was created successfully
  status = xTaskCreate(main_menu_task, "main_menu_task", 250, NULL, 2, &handle_main_menu_task);
 80028e6:	4b98      	ldr	r3, [pc, #608]	@ (8002b48 <main+0x2a4>)
 80028e8:	9301      	str	r3, [sp, #4]
 80028ea:	2302      	movs	r3, #2
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2300      	movs	r3, #0
 80028f0:	22fa      	movs	r2, #250	@ 0xfa
 80028f2:	4996      	ldr	r1, [pc, #600]	@ (8002b4c <main+0x2a8>)
 80028f4:	4896      	ldr	r0, [pc, #600]	@ (8002b50 <main+0x2ac>)
 80028f6:	f006 fdab 	bl	8009450 <xTaskCreate>
 80028fa:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80028fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d00b      	beq.n	800291a <main+0x76>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8002902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002906:	f383 8811 	msr	BASEPRI, r3
 800290a:	f3bf 8f6f 	isb	sy
 800290e:	f3bf 8f4f 	dsb	sy
 8002912:	62fb      	str	r3, [r7, #44]	@ 0x2c
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8002914:	bf00      	nop
 8002916:	bf00      	nop
 8002918:	e7fd      	b.n	8002916 <main+0x72>

  // Create message handler task and check that it was created successfully
  status = xTaskCreate(message_handler_task, "msg_task", 250, NULL, 2, &handle_message_handler_task);
 800291a:	4b8e      	ldr	r3, [pc, #568]	@ (8002b54 <main+0x2b0>)
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	2302      	movs	r3, #2
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	2300      	movs	r3, #0
 8002924:	22fa      	movs	r2, #250	@ 0xfa
 8002926:	498c      	ldr	r1, [pc, #560]	@ (8002b58 <main+0x2b4>)
 8002928:	488c      	ldr	r0, [pc, #560]	@ (8002b5c <main+0x2b8>)
 800292a:	f006 fd91 	bl	8009450 <xTaskCreate>
 800292e:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8002930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002932:	2b01      	cmp	r3, #1
 8002934:	d00b      	beq.n	800294e <main+0xaa>
        __asm volatile
 8002936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800293a:	f383 8811 	msr	BASEPRI, r3
 800293e:	f3bf 8f6f 	isb	sy
 8002942:	f3bf 8f4f 	dsb	sy
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	e7fd      	b.n	800294a <main+0xa6>

  // Create print task and check that it was created successfully
  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 800294e:	4b84      	ldr	r3, [pc, #528]	@ (8002b60 <main+0x2bc>)
 8002950:	9301      	str	r3, [sp, #4]
 8002952:	2302      	movs	r3, #2
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	2300      	movs	r3, #0
 8002958:	22fa      	movs	r2, #250	@ 0xfa
 800295a:	4982      	ldr	r1, [pc, #520]	@ (8002b64 <main+0x2c0>)
 800295c:	4882      	ldr	r0, [pc, #520]	@ (8002b68 <main+0x2c4>)
 800295e:	f006 fd77 	bl	8009450 <xTaskCreate>
 8002962:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8002964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002966:	2b01      	cmp	r3, #1
 8002968:	d00b      	beq.n	8002982 <main+0xde>
        __asm volatile
 800296a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800296e:	f383 8811 	msr	BASEPRI, r3
 8002972:	f3bf 8f6f 	isb	sy
 8002976:	f3bf 8f4f 	dsb	sy
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800297c:	bf00      	nop
 800297e:	bf00      	nop
 8002980:	e7fd      	b.n	800297e <main+0xda>

  // Create LED task and check that it was created successfully
  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 8002982:	4b7a      	ldr	r3, [pc, #488]	@ (8002b6c <main+0x2c8>)
 8002984:	9301      	str	r3, [sp, #4]
 8002986:	2302      	movs	r3, #2
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	2300      	movs	r3, #0
 800298c:	22fa      	movs	r2, #250	@ 0xfa
 800298e:	4978      	ldr	r1, [pc, #480]	@ (8002b70 <main+0x2cc>)
 8002990:	4878      	ldr	r0, [pc, #480]	@ (8002b74 <main+0x2d0>)
 8002992:	f006 fd5d 	bl	8009450 <xTaskCreate>
 8002996:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8002998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800299a:	2b01      	cmp	r3, #1
 800299c:	d00b      	beq.n	80029b6 <main+0x112>
        __asm volatile
 800299e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a2:	f383 8811 	msr	BASEPRI, r3
 80029a6:	f3bf 8f6f 	isb	sy
 80029aa:	f3bf 8f4f 	dsb	sy
 80029ae:	623b      	str	r3, [r7, #32]
    }
 80029b0:	bf00      	nop
 80029b2:	bf00      	nop
 80029b4:	e7fd      	b.n	80029b2 <main+0x10e>

  // Create RTC task and check that it was created successfully
  status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);
 80029b6:	4b70      	ldr	r3, [pc, #448]	@ (8002b78 <main+0x2d4>)
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	2302      	movs	r3, #2
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2300      	movs	r3, #0
 80029c0:	22fa      	movs	r2, #250	@ 0xfa
 80029c2:	496e      	ldr	r1, [pc, #440]	@ (8002b7c <main+0x2d8>)
 80029c4:	486e      	ldr	r0, [pc, #440]	@ (8002b80 <main+0x2dc>)
 80029c6:	f006 fd43 	bl	8009450 <xTaskCreate>
 80029ca:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80029cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d00b      	beq.n	80029ea <main+0x146>
        __asm volatile
 80029d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029d6:	f383 8811 	msr	BASEPRI, r3
 80029da:	f3bf 8f6f 	isb	sy
 80029de:	f3bf 8f4f 	dsb	sy
 80029e2:	61fb      	str	r3, [r7, #28]
    }
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	e7fd      	b.n	80029e6 <main+0x142>

  // Create accelerometer task and check that it was created successfully
  status = xTaskCreate(acc_task, "accelerometer_task", 250, NULL, 2, &handle_acc_task);
 80029ea:	4b66      	ldr	r3, [pc, #408]	@ (8002b84 <main+0x2e0>)
 80029ec:	9301      	str	r3, [sp, #4]
 80029ee:	2302      	movs	r3, #2
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	2300      	movs	r3, #0
 80029f4:	22fa      	movs	r2, #250	@ 0xfa
 80029f6:	4964      	ldr	r1, [pc, #400]	@ (8002b88 <main+0x2e4>)
 80029f8:	4864      	ldr	r0, [pc, #400]	@ (8002b8c <main+0x2e8>)
 80029fa:	f006 fd29 	bl	8009450 <xTaskCreate>
 80029fe:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8002a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d00b      	beq.n	8002a1e <main+0x17a>
        __asm volatile
 8002a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a0a:	f383 8811 	msr	BASEPRI, r3
 8002a0e:	f3bf 8f6f 	isb	sy
 8002a12:	f3bf 8f4f 	dsb	sy
 8002a16:	61bb      	str	r3, [r7, #24]
    }
 8002a18:	bf00      	nop
 8002a1a:	bf00      	nop
 8002a1c:	e7fd      	b.n	8002a1a <main+0x176>

  // Create motor task and check that it was created successfully
  status = xTaskCreate(motor_task, "motor_task", 250, NULL, 2, &handle_motor_task);
 8002a1e:	4b5c      	ldr	r3, [pc, #368]	@ (8002b90 <main+0x2ec>)
 8002a20:	9301      	str	r3, [sp, #4]
 8002a22:	2302      	movs	r3, #2
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	2300      	movs	r3, #0
 8002a28:	22fa      	movs	r2, #250	@ 0xfa
 8002a2a:	495a      	ldr	r1, [pc, #360]	@ (8002b94 <main+0x2f0>)
 8002a2c:	485a      	ldr	r0, [pc, #360]	@ (8002b98 <main+0x2f4>)
 8002a2e:	f006 fd0f 	bl	8009450 <xTaskCreate>
 8002a32:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8002a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d00b      	beq.n	8002a52 <main+0x1ae>
        __asm volatile
 8002a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a3e:	f383 8811 	msr	BASEPRI, r3
 8002a42:	f3bf 8f6f 	isb	sy
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	617b      	str	r3, [r7, #20]
    }
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	e7fd      	b.n	8002a4e <main+0x1aa>

  // Create data queue and check that it was created successfully
  q_data = xQueueCreate(10, sizeof(char));
 8002a52:	2200      	movs	r2, #0
 8002a54:	2101      	movs	r1, #1
 8002a56:	200a      	movs	r0, #10
 8002a58:	f005 fdaa 	bl	80085b0 <xQueueGenericCreate>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	4a4f      	ldr	r2, [pc, #316]	@ (8002b9c <main+0x2f8>)
 8002a60:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_data);
 8002a62:	4b4e      	ldr	r3, [pc, #312]	@ (8002b9c <main+0x2f8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10b      	bne.n	8002a82 <main+0x1de>
        __asm volatile
 8002a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a6e:	f383 8811 	msr	BASEPRI, r3
 8002a72:	f3bf 8f6f 	isb	sy
 8002a76:	f3bf 8f4f 	dsb	sy
 8002a7a:	613b      	str	r3, [r7, #16]
    }
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	e7fd      	b.n	8002a7e <main+0x1da>

  // Create print queue and check that it was created successfully
  q_print = xQueueCreate(10, sizeof(size_t));
 8002a82:	2200      	movs	r2, #0
 8002a84:	2104      	movs	r1, #4
 8002a86:	200a      	movs	r0, #10
 8002a88:	f005 fd92 	bl	80085b0 <xQueueGenericCreate>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	4a44      	ldr	r2, [pc, #272]	@ (8002ba0 <main+0x2fc>)
 8002a90:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_print);
 8002a92:	4b43      	ldr	r3, [pc, #268]	@ (8002ba0 <main+0x2fc>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10b      	bne.n	8002ab2 <main+0x20e>
        __asm volatile
 8002a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a9e:	f383 8811 	msr	BASEPRI, r3
 8002aa2:	f3bf 8f6f 	isb	sy
 8002aa6:	f3bf 8f4f 	dsb	sy
 8002aaa:	60fb      	str	r3, [r7, #12]
    }
 8002aac:	bf00      	nop
 8002aae:	bf00      	nop
 8002ab0:	e7fd      	b.n	8002aae <main+0x20a>

  // Create an event group to synchronize accelerometer readings and LED triggers
  ledEventGroup = xEventGroupCreate();
 8002ab2:	f005 fac7 	bl	8008044 <xEventGroupCreate>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	4a3a      	ldr	r2, [pc, #232]	@ (8002ba4 <main+0x300>)
 8002aba:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != ledEventGroup);
 8002abc:	4b39      	ldr	r3, [pc, #228]	@ (8002ba4 <main+0x300>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10b      	bne.n	8002adc <main+0x238>
        __asm volatile
 8002ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac8:	f383 8811 	msr	BASEPRI, r3
 8002acc:	f3bf 8f6f 	isb	sy
 8002ad0:	f3bf 8f4f 	dsb	sy
 8002ad4:	60bb      	str	r3, [r7, #8]
    }
 8002ad6:	bf00      	nop
 8002ad8:	bf00      	nop
 8002ada:	e7fd      	b.n	8002ad8 <main+0x234>

  // Create a binary semaphore to synchronize RTC configuration and LED triggers
  rtcSemaphore = xSemaphoreCreateBinary();
 8002adc:	2203      	movs	r2, #3
 8002ade:	2100      	movs	r1, #0
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f005 fd65 	bl	80085b0 <xQueueGenericCreate>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	4a2f      	ldr	r2, [pc, #188]	@ (8002ba8 <main+0x304>)
 8002aea:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != rtcSemaphore);
 8002aec:	4b2e      	ldr	r3, [pc, #184]	@ (8002ba8 <main+0x304>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10b      	bne.n	8002b0c <main+0x268>
        __asm volatile
 8002af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002af8:	f383 8811 	msr	BASEPRI, r3
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	f3bf 8f4f 	dsb	sy
 8002b04:	607b      	str	r3, [r7, #4]
    }
 8002b06:	bf00      	nop
 8002b08:	bf00      	nop
 8002b0a:	e7fd      	b.n	8002b08 <main+0x264>

  // Create a binary semaphore to synchronize LEDs off after exiting RTC menu
  ledOffSemaphore = xSemaphoreCreateBinary();
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	2100      	movs	r1, #0
 8002b10:	2001      	movs	r0, #1
 8002b12:	f005 fd4d 	bl	80085b0 <xQueueGenericCreate>
 8002b16:	4603      	mov	r3, r0
 8002b18:	4a24      	ldr	r2, [pc, #144]	@ (8002bac <main+0x308>)
 8002b1a:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != ledOffSemaphore);
 8002b1c:	4b23      	ldr	r3, [pc, #140]	@ (8002bac <main+0x308>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10b      	bne.n	8002b3c <main+0x298>
        __asm volatile
 8002b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b28:	f383 8811 	msr	BASEPRI, r3
 8002b2c:	f3bf 8f6f 	isb	sy
 8002b30:	f3bf 8f4f 	dsb	sy
 8002b34:	603b      	str	r3, [r7, #0]
    }
 8002b36:	bf00      	nop
 8002b38:	bf00      	nop
 8002b3a:	e7fd      	b.n	8002b38 <main+0x294>

  // Create software timers for LED effects
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b40:	e047      	b.n	8002bd2 <main+0x32e>
 8002b42:	bf00      	nop
 8002b44:	e0001000 	.word	0xe0001000
 8002b48:	20000384 	.word	0x20000384
 8002b4c:	0800ec64 	.word	0x0800ec64
 8002b50:	080025e5 	.word	0x080025e5
 8002b54:	20000388 	.word	0x20000388
 8002b58:	0800ec74 	.word	0x0800ec74
 8002b5c:	08002701 	.word	0x08002701
 8002b60:	2000038c 	.word	0x2000038c
 8002b64:	0800ec80 	.word	0x0800ec80
 8002b68:	08002731 	.word	0x08002731
 8002b6c:	20000390 	.word	0x20000390
 8002b70:	0800ec8c 	.word	0x0800ec8c
 8002b74:	08001451 	.word	0x08001451
 8002b78:	20000394 	.word	0x20000394
 8002b7c:	0800ec98 	.word	0x0800ec98
 8002b80:	08001f05 	.word	0x08001f05
 8002b84:	20000398 	.word	0x20000398
 8002b88:	0800eca4 	.word	0x0800eca4
 8002b8c:	08000ead 	.word	0x08000ead
 8002b90:	2000039c 	.word	0x2000039c
 8002b94:	0800ecb8 	.word	0x0800ecb8
 8002b98:	08001c2d 	.word	0x08001c2d
 8002b9c:	200003a4 	.word	0x200003a4
 8002ba0:	200003a0 	.word	0x200003a0
 8002ba4:	200003b8 	.word	0x200003b8
 8002ba8:	200003bc 	.word	0x200003bc
 8002bac:	200003c0 	.word	0x200003c0
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)i, led_callback);
 8002bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bb2:	4a11      	ldr	r2, [pc, #68]	@ (8002bf8 <main+0x354>)
 8002bb4:	9200      	str	r2, [sp, #0]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002bbc:	480f      	ldr	r0, [pc, #60]	@ (8002bfc <main+0x358>)
 8002bbe:	f007 ffcd 	bl	800ab5c <xTimerCreate>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	490e      	ldr	r1, [pc, #56]	@ (8002c00 <main+0x35c>)
 8002bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8002bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bce:	3301      	adds	r3, #1
 8002bd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	ddeb      	ble.n	8002bb0 <main+0x30c>
  }

  // Start the timer interrupt for motor velocity calculation timer
  HAL_TIM_Base_Start_IT(&htim7);
 8002bd8:	480a      	ldr	r0, [pc, #40]	@ (8002c04 <main+0x360>)
 8002bda:	f003 f9b5 	bl	8005f48 <HAL_TIM_Base_Start_IT>

  // Prepare UART to receive a message
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8002bde:	2201      	movs	r2, #1
 8002be0:	4909      	ldr	r1, [pc, #36]	@ (8002c08 <main+0x364>)
 8002be2:	480a      	ldr	r0, [pc, #40]	@ (8002c0c <main+0x368>)
 8002be4:	f004 fab3 	bl	800714e <HAL_UART_Receive_IT>

  // Start PWM generation
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002be8:	2100      	movs	r1, #0
 8002bea:	4809      	ldr	r0, [pc, #36]	@ (8002c10 <main+0x36c>)
 8002bec:	f003 fa6c 	bl	80060c8 <HAL_TIM_PWM_Start>

  // Start the kernel
  vTaskStartScheduler();
 8002bf0:	f006 fd92 	bl	8009718 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002bf4:	bf00      	nop
 8002bf6:	e7fd      	b.n	8002bf4 <main+0x350>
 8002bf8:	080018f1 	.word	0x080018f1
 8002bfc:	0800ecc4 	.word	0x0800ecc4
 8002c00:	200003a8 	.word	0x200003a8
 8002c04:	200002f4 	.word	0x200002f4
 8002c08:	200003c4 	.word	0x200003c4
 8002c0c:	2000033c 	.word	0x2000033c
 8002c10:	200002ac 	.word	0x200002ac

08002c14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b094      	sub	sp, #80	@ 0x50
 8002c18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c1a:	f107 0320 	add.w	r3, r7, #32
 8002c1e:	2230      	movs	r2, #48	@ 0x30
 8002c20:	2100      	movs	r1, #0
 8002c22:	4618      	mov	r0, r3
 8002c24:	f00a fe26 	bl	800d874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c28:	f107 030c 	add.w	r3, r7, #12
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	609a      	str	r2, [r3, #8]
 8002c34:	60da      	str	r2, [r3, #12]
 8002c36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60bb      	str	r3, [r7, #8]
 8002c3c:	4b29      	ldr	r3, [pc, #164]	@ (8002ce4 <SystemClock_Config+0xd0>)
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c40:	4a28      	ldr	r2, [pc, #160]	@ (8002ce4 <SystemClock_Config+0xd0>)
 8002c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c46:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c48:	4b26      	ldr	r3, [pc, #152]	@ (8002ce4 <SystemClock_Config+0xd0>)
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c54:	2300      	movs	r3, #0
 8002c56:	607b      	str	r3, [r7, #4]
 8002c58:	4b23      	ldr	r3, [pc, #140]	@ (8002ce8 <SystemClock_Config+0xd4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a22      	ldr	r2, [pc, #136]	@ (8002ce8 <SystemClock_Config+0xd4>)
 8002c5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c62:	6013      	str	r3, [r2, #0]
 8002c64:	4b20      	ldr	r3, [pc, #128]	@ (8002ce8 <SystemClock_Config+0xd4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c6c:	607b      	str	r3, [r7, #4]
 8002c6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002c70:	230a      	movs	r3, #10
 8002c72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c74:	2301      	movs	r3, #1
 8002c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c78:	2310      	movs	r3, #16
 8002c7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c80:	2302      	movs	r3, #2
 8002c82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c84:	2300      	movs	r3, #0
 8002c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002c88:	2308      	movs	r3, #8
 8002c8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8002c8c:	2332      	movs	r3, #50	@ 0x32
 8002c8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002c90:	2304      	movs	r3, #4
 8002c92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002c94:	2307      	movs	r3, #7
 8002c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c98:	f107 0320 	add.w	r3, r7, #32
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f001 fa75 	bl	800418c <HAL_RCC_OscConfig>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002ca8:	f000 fbd2 	bl	8003450 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cac:	230f      	movs	r3, #15
 8002cae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cb8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002cbc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002cbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cc2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002cc4:	f107 030c 	add.w	r3, r7, #12
 8002cc8:	2100      	movs	r1, #0
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f001 fcd6 	bl	800467c <HAL_RCC_ClockConfig>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002cd6:	f000 fbbb 	bl	8003450 <Error_Handler>
  }
}
 8002cda:	bf00      	nop
 8002cdc:	3750      	adds	r7, #80	@ 0x50
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40007000 	.word	0x40007000

08002cec <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002cf2:	4a10      	ldr	r2, [pc, #64]	@ (8002d34 <MX_RTC_Init+0x48>)
 8002cf4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8002cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002cf8:	2240      	movs	r2, #64	@ 0x40
 8002cfa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002cfe:	227f      	movs	r2, #127	@ 0x7f
 8002d00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002d02:	4b0b      	ldr	r3, [pc, #44]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002d04:	22ff      	movs	r2, #255	@ 0xff
 8002d06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002d08:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002d0e:	4b08      	ldr	r3, [pc, #32]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002d14:	4b06      	ldr	r3, [pc, #24]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002d1a:	4805      	ldr	r0, [pc, #20]	@ (8002d30 <MX_RTC_Init+0x44>)
 8002d1c:	f001 ffe2 	bl	8004ce4 <HAL_RTC_Init>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002d26:	f000 fb93 	bl	8003450 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002d2a:	bf00      	nop
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	200001ec 	.word	0x200001ec
 8002d34:	40002800 	.word	0x40002800

08002d38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d3c:	4b17      	ldr	r3, [pc, #92]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d3e:	4a18      	ldr	r2, [pc, #96]	@ (8002da0 <MX_SPI1_Init+0x68>)
 8002d40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d42:	4b16      	ldr	r3, [pc, #88]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d4a:	4b14      	ldr	r3, [pc, #80]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d50:	4b12      	ldr	r3, [pc, #72]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d56:	4b11      	ldr	r3, [pc, #68]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d62:	4b0e      	ldr	r3, [pc, #56]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d70:	4b0a      	ldr	r3, [pc, #40]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d76:	4b09      	ldr	r3, [pc, #36]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d7c:	4b07      	ldr	r3, [pc, #28]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d82:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d84:	220a      	movs	r2, #10
 8002d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d88:	4804      	ldr	r0, [pc, #16]	@ (8002d9c <MX_SPI1_Init+0x64>)
 8002d8a:	f002 fab7 	bl	80052fc <HAL_SPI_Init>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d94:	f000 fb5c 	bl	8003450 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	2000020c 	.word	0x2000020c
 8002da0:	40013000 	.word	0x40013000

08002da4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b092      	sub	sp, #72	@ 0x48
 8002da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002daa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002db4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	611a      	str	r2, [r3, #16]
 8002dc4:	615a      	str	r2, [r3, #20]
 8002dc6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002dc8:	1d3b      	adds	r3, r7, #4
 8002dca:	2220      	movs	r2, #32
 8002dcc:	2100      	movs	r1, #0
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f00a fd50 	bl	800d874 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002dd4:	4b33      	ldr	r3, [pc, #204]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002dd6:	4a34      	ldr	r2, [pc, #208]	@ (8002ea8 <MX_TIM1_Init+0x104>)
 8002dd8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002dda:	4b32      	ldr	r3, [pc, #200]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002de0:	4b30      	ldr	r3, [pc, #192]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002de6:	4b2f      	ldr	r3, [pc, #188]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002de8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002dec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dee:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002df4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002e00:	4828      	ldr	r0, [pc, #160]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002e02:	f003 f911 	bl	8006028 <HAL_TIM_PWM_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002e0c:	f000 fb20 	bl	8003450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e10:	2300      	movs	r3, #0
 8002e12:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e14:	2300      	movs	r3, #0
 8002e16:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e18:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4821      	ldr	r0, [pc, #132]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002e20:	f003 ffd8 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002e2a:	f000 fb11 	bl	8003450 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e2e:	2360      	movs	r3, #96	@ 0x60
 8002e30:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e36:	2300      	movs	r3, #0
 8002e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e42:	2300      	movs	r3, #0
 8002e44:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e46:	2300      	movs	r3, #0
 8002e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e4e:	2200      	movs	r2, #0
 8002e50:	4619      	mov	r1, r3
 8002e52:	4814      	ldr	r0, [pc, #80]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002e54:	f003 faf0 	bl	8006438 <HAL_TIM_PWM_ConfigChannel>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002e5e:	f000 faf7 	bl	8003450 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e62:	2300      	movs	r3, #0
 8002e64:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e7a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	4619      	mov	r1, r3
 8002e84:	4807      	ldr	r0, [pc, #28]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002e86:	f004 f821 	bl	8006ecc <HAL_TIMEx_ConfigBreakDeadTime>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002e90:	f000 fade 	bl	8003450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002e94:	4803      	ldr	r0, [pc, #12]	@ (8002ea4 <MX_TIM1_Init+0x100>)
 8002e96:	f000 fbdb 	bl	8003650 <HAL_TIM_MspPostInit>

}
 8002e9a:	bf00      	nop
 8002e9c:	3748      	adds	r7, #72	@ 0x48
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000264 	.word	0x20000264
 8002ea8:	40010000 	.word	0x40010000

08002eac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08e      	sub	sp, #56	@ 0x38
 8002eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ec0:	f107 0320 	add.w	r3, r7, #32
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eca:	1d3b      	adds	r3, r7, #4
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
 8002ed8:	615a      	str	r2, [r3, #20]
 8002eda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002edc:	4b2d      	ldr	r3, [pc, #180]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002ede:	4a2e      	ldr	r2, [pc, #184]	@ (8002f98 <MX_TIM3_Init+0xec>)
 8002ee0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24;
 8002ee2:	4b2c      	ldr	r3, [pc, #176]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002ee4:	2218      	movs	r2, #24
 8002ee6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002eee:	4b29      	ldr	r3, [pc, #164]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002ef0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ef4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ef6:	4b27      	ldr	r3, [pc, #156]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002efc:	4b25      	ldr	r3, [pc, #148]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002efe:	2280      	movs	r2, #128	@ 0x80
 8002f00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f02:	4824      	ldr	r0, [pc, #144]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002f04:	f002 ffd0 	bl	8005ea8 <HAL_TIM_Base_Init>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002f0e:	f000 fa9f 	bl	8003450 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f16:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f18:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	481d      	ldr	r0, [pc, #116]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002f20:	f003 fb4c 	bl	80065bc <HAL_TIM_ConfigClockSource>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002f2a:	f000 fa91 	bl	8003450 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f2e:	4819      	ldr	r0, [pc, #100]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002f30:	f003 f87a 	bl	8006028 <HAL_TIM_PWM_Init>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002f3a:	f000 fa89 	bl	8003450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f42:	2300      	movs	r3, #0
 8002f44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f46:	f107 0320 	add.w	r3, r7, #32
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4811      	ldr	r0, [pc, #68]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002f4e:	f003 ff41 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002f58:	f000 fa7a 	bl	8003450 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f5c:	2360      	movs	r3, #96	@ 0x60
 8002f5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 8002f60:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8002f64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f6e:	1d3b      	adds	r3, r7, #4
 8002f70:	2200      	movs	r2, #0
 8002f72:	4619      	mov	r1, r3
 8002f74:	4807      	ldr	r0, [pc, #28]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002f76:	f003 fa5f 	bl	8006438 <HAL_TIM_PWM_ConfigChannel>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002f80:	f000 fa66 	bl	8003450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f84:	4803      	ldr	r0, [pc, #12]	@ (8002f94 <MX_TIM3_Init+0xe8>)
 8002f86:	f000 fb63 	bl	8003650 <HAL_TIM_MspPostInit>

}
 8002f8a:	bf00      	nop
 8002f8c:	3738      	adds	r7, #56	@ 0x38
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	200002ac 	.word	0x200002ac
 8002f98:	40000400 	.word	0x40000400

08002f9c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fa2:	463b      	mov	r3, r7
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002faa:	4b15      	ldr	r3, [pc, #84]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fac:	4a15      	ldr	r2, [pc, #84]	@ (8003004 <MX_TIM7_Init+0x68>)
 8002fae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2499;
 8002fb0:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fb2:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8002fb6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fc0:	2263      	movs	r2, #99	@ 0x63
 8002fc2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002fca:	480d      	ldr	r0, [pc, #52]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fcc:	f002 ff6c 	bl	8005ea8 <HAL_TIM_Base_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002fd6:	f000 fa3b 	bl	8003450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002fe2:	463b      	mov	r3, r7
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4806      	ldr	r0, [pc, #24]	@ (8003000 <MX_TIM7_Init+0x64>)
 8002fe8:	f003 fef4 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002ff2:	f000 fa2d 	bl	8003450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	200002f4 	.word	0x200002f4
 8003004:	40001400 	.word	0x40001400

08003008 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800300c:	4b11      	ldr	r3, [pc, #68]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 800300e:	4a12      	ldr	r2, [pc, #72]	@ (8003058 <MX_USART2_UART_Init+0x50>)
 8003010:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003012:	4b10      	ldr	r3, [pc, #64]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 8003014:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003018:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800301a:	4b0e      	ldr	r3, [pc, #56]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 800301c:	2200      	movs	r2, #0
 800301e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003020:	4b0c      	ldr	r3, [pc, #48]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 8003022:	2200      	movs	r2, #0
 8003024:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003026:	4b0b      	ldr	r3, [pc, #44]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800302c:	4b09      	ldr	r3, [pc, #36]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 800302e:	220c      	movs	r2, #12
 8003030:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003032:	4b08      	ldr	r3, [pc, #32]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 8003034:	2200      	movs	r2, #0
 8003036:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003038:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 800303a:	2200      	movs	r2, #0
 800303c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800303e:	4805      	ldr	r0, [pc, #20]	@ (8003054 <MX_USART2_UART_Init+0x4c>)
 8003040:	f003 ffaa 	bl	8006f98 <HAL_UART_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800304a:	f000 fa01 	bl	8003450 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	2000033c 	.word	0x2000033c
 8003058:	40004400 	.word	0x40004400

0800305c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08c      	sub	sp, #48	@ 0x30
 8003060:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003062:	f107 031c 	add.w	r3, r7, #28
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	605a      	str	r2, [r3, #4]
 800306c:	609a      	str	r2, [r3, #8]
 800306e:	60da      	str	r2, [r3, #12]
 8003070:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	61bb      	str	r3, [r7, #24]
 8003076:	4bac      	ldr	r3, [pc, #688]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307a:	4aab      	ldr	r2, [pc, #684]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 800307c:	f043 0310 	orr.w	r3, r3, #16
 8003080:	6313      	str	r3, [r2, #48]	@ 0x30
 8003082:	4ba9      	ldr	r3, [pc, #676]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003086:	f003 0310 	and.w	r3, r3, #16
 800308a:	61bb      	str	r3, [r7, #24]
 800308c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	617b      	str	r3, [r7, #20]
 8003092:	4ba5      	ldr	r3, [pc, #660]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003096:	4aa4      	ldr	r2, [pc, #656]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	6313      	str	r3, [r2, #48]	@ 0x30
 800309e:	4ba2      	ldr	r3, [pc, #648]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	4b9e      	ldr	r3, [pc, #632]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	4a9d      	ldr	r2, [pc, #628]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ba:	4b9b      	ldr	r3, [pc, #620]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c2:	613b      	str	r3, [r7, #16]
 80030c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c6:	2300      	movs	r3, #0
 80030c8:	60fb      	str	r3, [r7, #12]
 80030ca:	4b97      	ldr	r3, [pc, #604]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	4a96      	ldr	r2, [pc, #600]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030d0:	f043 0301 	orr.w	r3, r3, #1
 80030d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d6:	4b94      	ldr	r3, [pc, #592]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e2:	2300      	movs	r3, #0
 80030e4:	60bb      	str	r3, [r7, #8]
 80030e6:	4b90      	ldr	r3, [pc, #576]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ea:	4a8f      	ldr	r2, [pc, #572]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030ec:	f043 0302 	orr.w	r3, r3, #2
 80030f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	607b      	str	r3, [r7, #4]
 8003102:	4b89      	ldr	r3, [pc, #548]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	4a88      	ldr	r2, [pc, #544]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003108:	f043 0308 	orr.w	r3, r3, #8
 800310c:	6313      	str	r3, [r2, #48]	@ 0x30
 800310e:	4b86      	ldr	r3, [pc, #536]	@ (8003328 <MX_GPIO_Init+0x2cc>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	607b      	str	r3, [r7, #4]
 8003118:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800311a:	2200      	movs	r2, #0
 800311c:	2108      	movs	r1, #8
 800311e:	4883      	ldr	r0, [pc, #524]	@ (800332c <MX_GPIO_Init+0x2d0>)
 8003120:	f000 ffe8 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003124:	2201      	movs	r2, #1
 8003126:	2101      	movs	r1, #1
 8003128:	4881      	ldr	r0, [pc, #516]	@ (8003330 <MX_GPIO_Init+0x2d4>)
 800312a:	f000 ffe3 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800312e:	2200      	movs	r2, #0
 8003130:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8003134:	487f      	ldr	r0, [pc, #508]	@ (8003334 <MX_GPIO_Init+0x2d8>)
 8003136:	f000 ffdd 	bl	80040f4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_RESET);
 800313a:	2200      	movs	r2, #0
 800313c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003140:	487b      	ldr	r0, [pc, #492]	@ (8003330 <MX_GPIO_Init+0x2d4>)
 8003142:	f000 ffd7 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8003146:	2308      	movs	r3, #8
 8003148:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800314a:	2301      	movs	r3, #1
 800314c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003152:	2300      	movs	r3, #0
 8003154:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8003156:	f107 031c 	add.w	r3, r7, #28
 800315a:	4619      	mov	r1, r3
 800315c:	4873      	ldr	r0, [pc, #460]	@ (800332c <MX_GPIO_Init+0x2d0>)
 800315e:	f000 fe15 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_A_Pin ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8003162:	2350      	movs	r3, #80	@ 0x50
 8003164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003166:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800316a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	2300      	movs	r3, #0
 800316e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003170:	f107 031c 	add.w	r3, r7, #28
 8003174:	4619      	mov	r1, r3
 8003176:	486d      	ldr	r0, [pc, #436]	@ (800332c <MX_GPIO_Init+0x2d0>)
 8003178:	f000 fe08 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin MOTOR_IN1_Pin MOTOR_IN2_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 800317c:	f240 3301 	movw	r3, #769	@ 0x301
 8003180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003182:	2301      	movs	r3, #1
 8003184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318a:	2300      	movs	r3, #0
 800318c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800318e:	f107 031c 	add.w	r3, r7, #28
 8003192:	4619      	mov	r1, r3
 8003194:	4866      	ldr	r0, [pc, #408]	@ (8003330 <MX_GPIO_Init+0x2d4>)
 8003196:	f000 fdf9 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800319a:	2308      	movs	r3, #8
 800319c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319e:	2302      	movs	r3, #2
 80031a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a6:	2300      	movs	r3, #0
 80031a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80031aa:	2305      	movs	r3, #5
 80031ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80031ae:	f107 031c 	add.w	r3, r7, #28
 80031b2:	4619      	mov	r1, r3
 80031b4:	485e      	ldr	r0, [pc, #376]	@ (8003330 <MX_GPIO_Init+0x2d4>)
 80031b6:	f000 fde9 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80031ba:	2301      	movs	r3, #1
 80031bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80031c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80031c8:	f107 031c 	add.w	r3, r7, #28
 80031cc:	4619      	mov	r1, r3
 80031ce:	485a      	ldr	r0, [pc, #360]	@ (8003338 <MX_GPIO_Init+0x2dc>)
 80031d0:	f000 fddc 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80031d4:	2310      	movs	r3, #16
 80031d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d8:	2302      	movs	r3, #2
 80031da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031e0:	2300      	movs	r3, #0
 80031e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80031e4:	2306      	movs	r3, #6
 80031e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80031e8:	f107 031c 	add.w	r3, r7, #28
 80031ec:	4619      	mov	r1, r3
 80031ee:	4852      	ldr	r0, [pc, #328]	@ (8003338 <MX_GPIO_Init+0x2dc>)
 80031f0:	f000 fdcc 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80031f4:	2304      	movs	r3, #4
 80031f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031f8:	2300      	movs	r3, #0
 80031fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fc:	2300      	movs	r3, #0
 80031fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003200:	f107 031c 	add.w	r3, r7, #28
 8003204:	4619      	mov	r1, r3
 8003206:	484d      	ldr	r0, [pc, #308]	@ (800333c <MX_GPIO_Init+0x2e0>)
 8003208:	f000 fdc0 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800320c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003212:	2302      	movs	r3, #2
 8003214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003216:	2300      	movs	r3, #0
 8003218:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321a:	2300      	movs	r3, #0
 800321c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800321e:	2305      	movs	r3, #5
 8003220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003222:	f107 031c 	add.w	r3, r7, #28
 8003226:	4619      	mov	r1, r3
 8003228:	4844      	ldr	r0, [pc, #272]	@ (800333c <MX_GPIO_Init+0x2e0>)
 800322a:	f000 fdaf 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800322e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8003232:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003234:	2301      	movs	r3, #1
 8003236:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323c:	2300      	movs	r3, #0
 800323e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003240:	f107 031c 	add.w	r3, r7, #28
 8003244:	4619      	mov	r1, r3
 8003246:	483b      	ldr	r0, [pc, #236]	@ (8003334 <MX_GPIO_Init+0x2d8>)
 8003248:	f000 fda0 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800324c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8003250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003252:	2302      	movs	r3, #2
 8003254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800325a:	2300      	movs	r3, #0
 800325c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800325e:	2306      	movs	r3, #6
 8003260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003262:	f107 031c 	add.w	r3, r7, #28
 8003266:	4619      	mov	r1, r3
 8003268:	4831      	ldr	r0, [pc, #196]	@ (8003330 <MX_GPIO_Init+0x2d4>)
 800326a:	f000 fd8f 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800326e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003274:	2300      	movs	r3, #0
 8003276:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003278:	2300      	movs	r3, #0
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800327c:	f107 031c 	add.w	r3, r7, #28
 8003280:	4619      	mov	r1, r3
 8003282:	482d      	ldr	r0, [pc, #180]	@ (8003338 <MX_GPIO_Init+0x2dc>)
 8003284:	f000 fd82 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8003288:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800328c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328e:	2302      	movs	r3, #2
 8003290:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003292:	2300      	movs	r3, #0
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003296:	2300      	movs	r3, #0
 8003298:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800329a:	230a      	movs	r3, #10
 800329c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	f107 031c 	add.w	r3, r7, #28
 80032a2:	4619      	mov	r1, r3
 80032a4:	4824      	ldr	r0, [pc, #144]	@ (8003338 <MX_GPIO_Init+0x2dc>)
 80032a6:	f000 fd71 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80032aa:	2320      	movs	r3, #32
 80032ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032ae:	2300      	movs	r3, #0
 80032b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80032b6:	f107 031c 	add.w	r3, r7, #28
 80032ba:	4619      	mov	r1, r3
 80032bc:	481d      	ldr	r0, [pc, #116]	@ (8003334 <MX_GPIO_Init+0x2d8>)
 80032be:	f000 fd65 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80032c2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80032c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032c8:	2312      	movs	r3, #18
 80032ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032cc:	2301      	movs	r3, #1
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032d0:	2302      	movs	r3, #2
 80032d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032d4:	2304      	movs	r3, #4
 80032d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032d8:	f107 031c 	add.w	r3, r7, #28
 80032dc:	4619      	mov	r1, r3
 80032de:	4817      	ldr	r0, [pc, #92]	@ (800333c <MX_GPIO_Init+0x2e0>)
 80032e0:	f000 fd54 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80032e4:	2302      	movs	r3, #2
 80032e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80032e8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80032ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ee:	2300      	movs	r3, #0
 80032f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80032f2:	f107 031c 	add.w	r3, r7, #28
 80032f6:	4619      	mov	r1, r3
 80032f8:	480c      	ldr	r0, [pc, #48]	@ (800332c <MX_GPIO_Init+0x2d0>)
 80032fa:	f000 fd47 	bl	8003d8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80032fe:	2200      	movs	r2, #0
 8003300:	2100      	movs	r1, #0
 8003302:	200a      	movs	r0, #10
 8003304:	f000 fc86 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003308:	200a      	movs	r0, #10
 800330a:	f000 fc9f 	bl	8003c4c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800330e:	2200      	movs	r2, #0
 8003310:	2100      	movs	r1, #0
 8003312:	2017      	movs	r0, #23
 8003314:	f000 fc7e 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003318:	2017      	movs	r0, #23
 800331a:	f000 fc97 	bl	8003c4c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800331e:	bf00      	nop
 8003320:	3730      	adds	r7, #48	@ 0x30
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	40023800 	.word	0x40023800
 800332c:	40021000 	.word	0x40021000
 8003330:	40020800 	.word	0x40020800
 8003334:	40020c00 	.word	0x40020c00
 8003338:	40020000 	.word	0x40020000
 800333c:	40020400 	.word	0x40020400

08003340 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// This function is called from the UART interrupt handler, so it executes in the interrupt context
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af02      	add	r7, sp, #8
 8003346:	6078      	str	r0, [r7, #4]
	// Dummy variable used to replace final character in data queue
	uint8_t dummy;

	// Add a small delay to allow timing for message transmission
	for(uint32_t i=0; i<4000; i++);
 8003348:	2300      	movs	r3, #0
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	e002      	b.n	8003354 <HAL_UART_RxCpltCallback+0x14>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	3301      	adds	r3, #1
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800335a:	d3f8      	bcc.n	800334e <HAL_UART_RxCpltCallback+0xe>

	// Check if data is available via UART
	if(!xQueueIsQueueFullFromISR(q_data)) {
 800335c:	4b1e      	ldr	r3, [pc, #120]	@ (80033d8 <HAL_UART_RxCpltCallback+0x98>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f005 ffe8 	bl	8009336 <xQueueIsQueueFullFromISR>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_UART_RxCpltCallback+0x3c>
		// Enqueue data byte
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 800336c:	4b1a      	ldr	r3, [pc, #104]	@ (80033d8 <HAL_UART_RxCpltCallback+0x98>)
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	2300      	movs	r3, #0
 8003372:	2200      	movs	r2, #0
 8003374:	4919      	ldr	r1, [pc, #100]	@ (80033dc <HAL_UART_RxCpltCallback+0x9c>)
 8003376:	f005 fad1 	bl	800891c <xQueueGenericSendFromISR>
 800337a:	e013      	b.n	80033a4 <HAL_UART_RxCpltCallback+0x64>
	}
	// If no data available, check if last entered character is newline character
	else {
		if(user_data == '\n') {
 800337c:	4b17      	ldr	r3, [pc, #92]	@ (80033dc <HAL_UART_RxCpltCallback+0x9c>)
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b0a      	cmp	r3, #10
 8003384:	d10e      	bne.n	80033a4 <HAL_UART_RxCpltCallback+0x64>
			// Replace last byte of data queue with '\n'
			xQueueReceiveFromISR(q_data, (void*)&dummy, NULL);
 8003386:	4b14      	ldr	r3, [pc, #80]	@ (80033d8 <HAL_UART_RxCpltCallback+0x98>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f107 010b 	add.w	r1, r7, #11
 800338e:	2200      	movs	r2, #0
 8003390:	4618      	mov	r0, r3
 8003392:	f005 fdd9 	bl	8008f48 <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8003396:	4b10      	ldr	r3, [pc, #64]	@ (80033d8 <HAL_UART_RxCpltCallback+0x98>)
 8003398:	6818      	ldr	r0, [r3, #0]
 800339a:	2300      	movs	r3, #0
 800339c:	2200      	movs	r2, #0
 800339e:	490f      	ldr	r1, [pc, #60]	@ (80033dc <HAL_UART_RxCpltCallback+0x9c>)
 80033a0:	f005 fabc 	bl	800891c <xQueueGenericSendFromISR>
		}
	}

	// Send notification to message handler task if user_data == '\n'
	if(user_data == '\n') {
 80033a4:	4b0d      	ldr	r3, [pc, #52]	@ (80033dc <HAL_UART_RxCpltCallback+0x9c>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b0a      	cmp	r3, #10
 80033ac:	d10a      	bne.n	80033c4 <HAL_UART_RxCpltCallback+0x84>
		xTaskNotifyFromISR(handle_message_handler_task, 0, eNoAction, NULL);
 80033ae:	4b0c      	ldr	r3, [pc, #48]	@ (80033e0 <HAL_UART_RxCpltCallback+0xa0>)
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	2300      	movs	r3, #0
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	2300      	movs	r3, #0
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2300      	movs	r3, #0
 80033bc:	2200      	movs	r2, #0
 80033be:	2100      	movs	r1, #0
 80033c0:	f007 fa06 	bl	800a7d0 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in interrupt mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 80033c4:	2201      	movs	r2, #1
 80033c6:	4905      	ldr	r1, [pc, #20]	@ (80033dc <HAL_UART_RxCpltCallback+0x9c>)
 80033c8:	4806      	ldr	r0, [pc, #24]	@ (80033e4 <HAL_UART_RxCpltCallback+0xa4>)
 80033ca:	f003 fec0 	bl	800714e <HAL_UART_Receive_IT>

}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	200003a4 	.word	0x200003a4
 80033dc:	200003c4 	.word	0x200003c4
 80033e0:	20000388 	.word	0x20000388
 80033e4:	2000033c 	.word	0x2000033c

080033e8 <HAL_GPIO_EXTI_Callback>:

// This function is called from the GPIO interrupt handler, so it executes in the interrupt context
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENCODER_A_GPIO_Pin) {
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	2b10      	cmp	r3, #16
 80033f6:	d103      	bne.n	8003400 <HAL_GPIO_EXTI_Callback+0x18>
		motor_gpio_callback(GPIO_Pin);
 80033f8:	88fb      	ldrh	r3, [r7, #6]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe fcc0 	bl	8001d80 <motor_gpio_callback>
	}
	if (GPIO_Pin == ENCODER_B_GPIO_Pin) {
 8003400:	88fb      	ldrh	r3, [r7, #6]
 8003402:	2b40      	cmp	r3, #64	@ 0x40
 8003404:	d103      	bne.n	800340e <HAL_GPIO_EXTI_Callback+0x26>
		motor_gpio_callback(GPIO_Pin);
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe fcb9 	bl	8001d80 <motor_gpio_callback>
	}
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a08      	ldr	r2, [pc, #32]	@ (8003448 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800342a:	f000 fb1b 	bl	8003a64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7) {
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a06      	ldr	r2, [pc, #24]	@ (800344c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d102      	bne.n	800343e <HAL_TIM_PeriodElapsedCallback+0x26>
	motor_timer_callback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7fe fcf5 	bl	8001e28 <motor_timer_callback>
  }
  /* USER CODE END Callback 1 */
}
 800343e:	bf00      	nop
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40001000 	.word	0x40001000
 800344c:	40001400 	.word	0x40001400

08003450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003454:	b672      	cpsid	i
}
 8003456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003458:	bf00      	nop
 800345a:	e7fd      	b.n	8003458 <Error_Handler+0x8>

0800345c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003462:	2300      	movs	r3, #0
 8003464:	607b      	str	r3, [r7, #4]
 8003466:	4b10      	ldr	r3, [pc, #64]	@ (80034a8 <HAL_MspInit+0x4c>)
 8003468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346a:	4a0f      	ldr	r2, [pc, #60]	@ (80034a8 <HAL_MspInit+0x4c>)
 800346c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003470:	6453      	str	r3, [r2, #68]	@ 0x44
 8003472:	4b0d      	ldr	r3, [pc, #52]	@ (80034a8 <HAL_MspInit+0x4c>)
 8003474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003476:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	603b      	str	r3, [r7, #0]
 8003482:	4b09      	ldr	r3, [pc, #36]	@ (80034a8 <HAL_MspInit+0x4c>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	4a08      	ldr	r2, [pc, #32]	@ (80034a8 <HAL_MspInit+0x4c>)
 8003488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800348c:	6413      	str	r3, [r2, #64]	@ 0x40
 800348e:	4b06      	ldr	r3, [pc, #24]	@ (80034a8 <HAL_MspInit+0x4c>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 800349a:	f007 ffff 	bl	800b49c <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40023800 	.word	0x40023800

080034ac <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034b4:	f107 0308 	add.w	r3, r7, #8
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a0c      	ldr	r2, [pc, #48]	@ (80034f8 <HAL_RTC_MspInit+0x4c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d111      	bne.n	80034f0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80034cc:	2302      	movs	r3, #2
 80034ce:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80034d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80034d4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034d6:	f107 0308 	add.w	r3, r7, #8
 80034da:	4618      	mov	r0, r3
 80034dc:	f001 fb20 	bl	8004b20 <HAL_RCCEx_PeriphCLKConfig>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80034e6:	f7ff ffb3 	bl	8003450 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80034ea:	4b04      	ldr	r3, [pc, #16]	@ (80034fc <HAL_RTC_MspInit+0x50>)
 80034ec:	2201      	movs	r2, #1
 80034ee:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80034f0:	bf00      	nop
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	40002800 	.word	0x40002800
 80034fc:	42470e3c 	.word	0x42470e3c

08003500 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08a      	sub	sp, #40	@ 0x28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003508:	f107 0314 	add.w	r3, r7, #20
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	605a      	str	r2, [r3, #4]
 8003512:	609a      	str	r2, [r3, #8]
 8003514:	60da      	str	r2, [r3, #12]
 8003516:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a19      	ldr	r2, [pc, #100]	@ (8003584 <HAL_SPI_MspInit+0x84>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d12b      	bne.n	800357a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	613b      	str	r3, [r7, #16]
 8003526:	4b18      	ldr	r3, [pc, #96]	@ (8003588 <HAL_SPI_MspInit+0x88>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	4a17      	ldr	r2, [pc, #92]	@ (8003588 <HAL_SPI_MspInit+0x88>)
 800352c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003530:	6453      	str	r3, [r2, #68]	@ 0x44
 8003532:	4b15      	ldr	r3, [pc, #84]	@ (8003588 <HAL_SPI_MspInit+0x88>)
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800353a:	613b      	str	r3, [r7, #16]
 800353c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	4b11      	ldr	r3, [pc, #68]	@ (8003588 <HAL_SPI_MspInit+0x88>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	4a10      	ldr	r2, [pc, #64]	@ (8003588 <HAL_SPI_MspInit+0x88>)
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	6313      	str	r3, [r2, #48]	@ 0x30
 800354e:	4b0e      	ldr	r3, [pc, #56]	@ (8003588 <HAL_SPI_MspInit+0x88>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800355a:	23e0      	movs	r3, #224	@ 0xe0
 800355c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355e:	2302      	movs	r3, #2
 8003560:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003562:	2300      	movs	r3, #0
 8003564:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003566:	2303      	movs	r3, #3
 8003568:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800356a:	2305      	movs	r3, #5
 800356c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800356e:	f107 0314 	add.w	r3, r7, #20
 8003572:	4619      	mov	r1, r3
 8003574:	4805      	ldr	r0, [pc, #20]	@ (800358c <HAL_SPI_MspInit+0x8c>)
 8003576:	f000 fc09 	bl	8003d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800357a:	bf00      	nop
 800357c:	3728      	adds	r7, #40	@ 0x28
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40013000 	.word	0x40013000
 8003588:	40023800 	.word	0x40023800
 800358c:	40020000 	.word	0x40020000

08003590 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a0b      	ldr	r2, [pc, #44]	@ (80035cc <HAL_TIM_PWM_MspInit+0x3c>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d10d      	bne.n	80035be <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	4b0a      	ldr	r3, [pc, #40]	@ (80035d0 <HAL_TIM_PWM_MspInit+0x40>)
 80035a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035aa:	4a09      	ldr	r2, [pc, #36]	@ (80035d0 <HAL_TIM_PWM_MspInit+0x40>)
 80035ac:	f043 0301 	orr.w	r3, r3, #1
 80035b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035b2:	4b07      	ldr	r3, [pc, #28]	@ (80035d0 <HAL_TIM_PWM_MspInit+0x40>)
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80035be:	bf00      	nop
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	40010000 	.word	0x40010000
 80035d0:	40023800 	.word	0x40023800

080035d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a18      	ldr	r2, [pc, #96]	@ (8003644 <HAL_TIM_Base_MspInit+0x70>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d10e      	bne.n	8003604 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	4b17      	ldr	r3, [pc, #92]	@ (8003648 <HAL_TIM_Base_MspInit+0x74>)
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	4a16      	ldr	r2, [pc, #88]	@ (8003648 <HAL_TIM_Base_MspInit+0x74>)
 80035f0:	f043 0302 	orr.w	r3, r3, #2
 80035f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035f6:	4b14      	ldr	r3, [pc, #80]	@ (8003648 <HAL_TIM_Base_MspInit+0x74>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003602:	e01a      	b.n	800363a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a10      	ldr	r2, [pc, #64]	@ (800364c <HAL_TIM_Base_MspInit+0x78>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d115      	bne.n	800363a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]
 8003612:	4b0d      	ldr	r3, [pc, #52]	@ (8003648 <HAL_TIM_Base_MspInit+0x74>)
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	4a0c      	ldr	r2, [pc, #48]	@ (8003648 <HAL_TIM_Base_MspInit+0x74>)
 8003618:	f043 0320 	orr.w	r3, r3, #32
 800361c:	6413      	str	r3, [r2, #64]	@ 0x40
 800361e:	4b0a      	ldr	r3, [pc, #40]	@ (8003648 <HAL_TIM_Base_MspInit+0x74>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	f003 0320 	and.w	r3, r3, #32
 8003626:	60bb      	str	r3, [r7, #8]
 8003628:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800362a:	2200      	movs	r2, #0
 800362c:	2100      	movs	r1, #0
 800362e:	2037      	movs	r0, #55	@ 0x37
 8003630:	f000 faf0 	bl	8003c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003634:	2037      	movs	r0, #55	@ 0x37
 8003636:	f000 fb09 	bl	8003c4c <HAL_NVIC_EnableIRQ>
}
 800363a:	bf00      	nop
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40000400 	.word	0x40000400
 8003648:	40023800 	.word	0x40023800
 800364c:	40001400 	.word	0x40001400

08003650 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08a      	sub	sp, #40	@ 0x28
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003658:	f107 0314 	add.w	r3, r7, #20
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a24      	ldr	r2, [pc, #144]	@ (8003700 <HAL_TIM_MspPostInit+0xb0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d11f      	bne.n	80036b2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	4b23      	ldr	r3, [pc, #140]	@ (8003704 <HAL_TIM_MspPostInit+0xb4>)
 8003678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367a:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <HAL_TIM_MspPostInit+0xb4>)
 800367c:	f043 0310 	orr.w	r3, r3, #16
 8003680:	6313      	str	r3, [r2, #48]	@ 0x30
 8003682:	4b20      	ldr	r3, [pc, #128]	@ (8003704 <HAL_TIM_MspPostInit+0xb4>)
 8003684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	613b      	str	r3, [r7, #16]
 800368c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800368e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003694:	2302      	movs	r3, #2
 8003696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003698:	2300      	movs	r3, #0
 800369a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369c:	2300      	movs	r3, #0
 800369e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036a0:	2301      	movs	r3, #1
 80036a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036a4:	f107 0314 	add.w	r3, r7, #20
 80036a8:	4619      	mov	r1, r3
 80036aa:	4817      	ldr	r0, [pc, #92]	@ (8003708 <HAL_TIM_MspPostInit+0xb8>)
 80036ac:	f000 fb6e 	bl	8003d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80036b0:	e022      	b.n	80036f8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a15      	ldr	r2, [pc, #84]	@ (800370c <HAL_TIM_MspPostInit+0xbc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d11d      	bne.n	80036f8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036bc:	2300      	movs	r3, #0
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	4b10      	ldr	r3, [pc, #64]	@ (8003704 <HAL_TIM_MspPostInit+0xb4>)
 80036c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c4:	4a0f      	ldr	r2, [pc, #60]	@ (8003704 <HAL_TIM_MspPostInit+0xb4>)
 80036c6:	f043 0304 	orr.w	r3, r3, #4
 80036ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80036cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003704 <HAL_TIM_MspPostInit+0xb4>)
 80036ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	60fb      	str	r3, [r7, #12]
 80036d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80036d8:	2340      	movs	r3, #64	@ 0x40
 80036da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036dc:	2302      	movs	r3, #2
 80036de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e0:	2300      	movs	r3, #0
 80036e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e4:	2300      	movs	r3, #0
 80036e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036e8:	2302      	movs	r3, #2
 80036ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036ec:	f107 0314 	add.w	r3, r7, #20
 80036f0:	4619      	mov	r1, r3
 80036f2:	4807      	ldr	r0, [pc, #28]	@ (8003710 <HAL_TIM_MspPostInit+0xc0>)
 80036f4:	f000 fb4a 	bl	8003d8c <HAL_GPIO_Init>
}
 80036f8:	bf00      	nop
 80036fa:	3728      	adds	r7, #40	@ 0x28
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	40010000 	.word	0x40010000
 8003704:	40023800 	.word	0x40023800
 8003708:	40021000 	.word	0x40021000
 800370c:	40000400 	.word	0x40000400
 8003710:	40020800 	.word	0x40020800

08003714 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b08a      	sub	sp, #40	@ 0x28
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800371c:	f107 0314 	add.w	r3, r7, #20
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	609a      	str	r2, [r3, #8]
 8003728:	60da      	str	r2, [r3, #12]
 800372a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1d      	ldr	r2, [pc, #116]	@ (80037a8 <HAL_UART_MspInit+0x94>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d133      	bne.n	800379e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003736:	2300      	movs	r3, #0
 8003738:	613b      	str	r3, [r7, #16]
 800373a:	4b1c      	ldr	r3, [pc, #112]	@ (80037ac <HAL_UART_MspInit+0x98>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	4a1b      	ldr	r2, [pc, #108]	@ (80037ac <HAL_UART_MspInit+0x98>)
 8003740:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003744:	6413      	str	r3, [r2, #64]	@ 0x40
 8003746:	4b19      	ldr	r3, [pc, #100]	@ (80037ac <HAL_UART_MspInit+0x98>)
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003752:	2300      	movs	r3, #0
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	4b15      	ldr	r3, [pc, #84]	@ (80037ac <HAL_UART_MspInit+0x98>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	4a14      	ldr	r2, [pc, #80]	@ (80037ac <HAL_UART_MspInit+0x98>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	6313      	str	r3, [r2, #48]	@ 0x30
 8003762:	4b12      	ldr	r3, [pc, #72]	@ (80037ac <HAL_UART_MspInit+0x98>)
 8003764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800376e:	230c      	movs	r3, #12
 8003770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003772:	2302      	movs	r3, #2
 8003774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003776:	2300      	movs	r3, #0
 8003778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800377a:	2303      	movs	r3, #3
 800377c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800377e:	2307      	movs	r3, #7
 8003780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003782:	f107 0314 	add.w	r3, r7, #20
 8003786:	4619      	mov	r1, r3
 8003788:	4809      	ldr	r0, [pc, #36]	@ (80037b0 <HAL_UART_MspInit+0x9c>)
 800378a:	f000 faff 	bl	8003d8c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800378e:	2200      	movs	r2, #0
 8003790:	2106      	movs	r1, #6
 8003792:	2026      	movs	r0, #38	@ 0x26
 8003794:	f000 fa3e 	bl	8003c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003798:	2026      	movs	r0, #38	@ 0x26
 800379a:	f000 fa57 	bl	8003c4c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800379e:	bf00      	nop
 80037a0:	3728      	adds	r7, #40	@ 0x28
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40004400 	.word	0x40004400
 80037ac:	40023800 	.word	0x40023800
 80037b0:	40020000 	.word	0x40020000

080037b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b08e      	sub	sp, #56	@ 0x38
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80037c4:	2300      	movs	r3, #0
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	4b33      	ldr	r3, [pc, #204]	@ (8003898 <HAL_InitTick+0xe4>)
 80037ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037cc:	4a32      	ldr	r2, [pc, #200]	@ (8003898 <HAL_InitTick+0xe4>)
 80037ce:	f043 0310 	orr.w	r3, r3, #16
 80037d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80037d4:	4b30      	ldr	r3, [pc, #192]	@ (8003898 <HAL_InitTick+0xe4>)
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	f003 0310 	and.w	r3, r3, #16
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80037e0:	f107 0210 	add.w	r2, r7, #16
 80037e4:	f107 0314 	add.w	r3, r7, #20
 80037e8:	4611      	mov	r1, r2
 80037ea:	4618      	mov	r0, r3
 80037ec:	f001 f966 	bl	8004abc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80037f0:	6a3b      	ldr	r3, [r7, #32]
 80037f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80037f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d103      	bne.n	8003802 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80037fa:	f001 f937 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 80037fe:	6378      	str	r0, [r7, #52]	@ 0x34
 8003800:	e004      	b.n	800380c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003802:	f001 f933 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 8003806:	4603      	mov	r3, r0
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800380c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380e:	4a23      	ldr	r2, [pc, #140]	@ (800389c <HAL_InitTick+0xe8>)
 8003810:	fba2 2303 	umull	r2, r3, r2, r3
 8003814:	0c9b      	lsrs	r3, r3, #18
 8003816:	3b01      	subs	r3, #1
 8003818:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800381a:	4b21      	ldr	r3, [pc, #132]	@ (80038a0 <HAL_InitTick+0xec>)
 800381c:	4a21      	ldr	r2, [pc, #132]	@ (80038a4 <HAL_InitTick+0xf0>)
 800381e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003820:	4b1f      	ldr	r3, [pc, #124]	@ (80038a0 <HAL_InitTick+0xec>)
 8003822:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003826:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003828:	4a1d      	ldr	r2, [pc, #116]	@ (80038a0 <HAL_InitTick+0xec>)
 800382a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800382e:	4b1c      	ldr	r3, [pc, #112]	@ (80038a0 <HAL_InitTick+0xec>)
 8003830:	2200      	movs	r2, #0
 8003832:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003834:	4b1a      	ldr	r3, [pc, #104]	@ (80038a0 <HAL_InitTick+0xec>)
 8003836:	2200      	movs	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800383a:	4b19      	ldr	r3, [pc, #100]	@ (80038a0 <HAL_InitTick+0xec>)
 800383c:	2200      	movs	r2, #0
 800383e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003840:	4817      	ldr	r0, [pc, #92]	@ (80038a0 <HAL_InitTick+0xec>)
 8003842:	f002 fb31 	bl	8005ea8 <HAL_TIM_Base_Init>
 8003846:	4603      	mov	r3, r0
 8003848:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800384c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003850:	2b00      	cmp	r3, #0
 8003852:	d11b      	bne.n	800388c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003854:	4812      	ldr	r0, [pc, #72]	@ (80038a0 <HAL_InitTick+0xec>)
 8003856:	f002 fb77 	bl	8005f48 <HAL_TIM_Base_Start_IT>
 800385a:	4603      	mov	r3, r0
 800385c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003860:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003864:	2b00      	cmp	r3, #0
 8003866:	d111      	bne.n	800388c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003868:	2036      	movs	r0, #54	@ 0x36
 800386a:	f000 f9ef 	bl	8003c4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b0f      	cmp	r3, #15
 8003872:	d808      	bhi.n	8003886 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003874:	2200      	movs	r2, #0
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	2036      	movs	r0, #54	@ 0x36
 800387a:	f000 f9cb 	bl	8003c14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800387e:	4a0a      	ldr	r2, [pc, #40]	@ (80038a8 <HAL_InitTick+0xf4>)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6013      	str	r3, [r2, #0]
 8003884:	e002      	b.n	800388c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800388c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003890:	4618      	mov	r0, r3
 8003892:	3738      	adds	r7, #56	@ 0x38
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40023800 	.word	0x40023800
 800389c:	431bde83 	.word	0x431bde83
 80038a0:	200003c8 	.word	0x200003c8
 80038a4:	40001000 	.word	0x40001000
 80038a8:	20000078 	.word	0x20000078

080038ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038b0:	bf00      	nop
 80038b2:	e7fd      	b.n	80038b0 <NMI_Handler+0x4>

080038b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038b8:	bf00      	nop
 80038ba:	e7fd      	b.n	80038b8 <HardFault_Handler+0x4>

080038bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <MemManage_Handler+0x4>

080038c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038c8:	bf00      	nop
 80038ca:	e7fd      	b.n	80038c8 <BusFault_Handler+0x4>

080038cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038d0:	bf00      	nop
 80038d2:	e7fd      	b.n	80038d0 <UsageFault_Handler+0x4>

080038d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038d8:	bf00      	nop
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_A_Pin);
 80038e6:	2010      	movs	r0, #16
 80038e8:	f000 fc38 	bl	800415c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80038ec:	bf00      	nop
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_Pin);
 80038f4:	2040      	movs	r0, #64	@ 0x40
 80038f6:	f000 fc31 	bl	800415c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80038fa:	bf00      	nop
 80038fc:	bd80      	pop	{r7, pc}
	...

08003900 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003904:	4802      	ldr	r0, [pc, #8]	@ (8003910 <USART2_IRQHandler+0x10>)
 8003906:	f003 fc47 	bl	8007198 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800390a:	bf00      	nop
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	2000033c 	.word	0x2000033c

08003914 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003918:	4802      	ldr	r0, [pc, #8]	@ (8003924 <TIM6_DAC_IRQHandler+0x10>)
 800391a:	f002 fc9d 	bl	8006258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	200003c8 	.word	0x200003c8

08003928 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800392c:	4802      	ldr	r0, [pc, #8]	@ (8003938 <TIM7_IRQHandler+0x10>)
 800392e:	f002 fc93 	bl	8006258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003932:	bf00      	nop
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	200002f4 	.word	0x200002f4

0800393c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003944:	4a14      	ldr	r2, [pc, #80]	@ (8003998 <_sbrk+0x5c>)
 8003946:	4b15      	ldr	r3, [pc, #84]	@ (800399c <_sbrk+0x60>)
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003950:	4b13      	ldr	r3, [pc, #76]	@ (80039a0 <_sbrk+0x64>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d102      	bne.n	800395e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003958:	4b11      	ldr	r3, [pc, #68]	@ (80039a0 <_sbrk+0x64>)
 800395a:	4a12      	ldr	r2, [pc, #72]	@ (80039a4 <_sbrk+0x68>)
 800395c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800395e:	4b10      	ldr	r3, [pc, #64]	@ (80039a0 <_sbrk+0x64>)
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4413      	add	r3, r2
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	429a      	cmp	r2, r3
 800396a:	d207      	bcs.n	800397c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800396c:	f009 ff8a 	bl	800d884 <__errno>
 8003970:	4603      	mov	r3, r0
 8003972:	220c      	movs	r2, #12
 8003974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003976:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800397a:	e009      	b.n	8003990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800397c:	4b08      	ldr	r3, [pc, #32]	@ (80039a0 <_sbrk+0x64>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003982:	4b07      	ldr	r3, [pc, #28]	@ (80039a0 <_sbrk+0x64>)
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4413      	add	r3, r2
 800398a:	4a05      	ldr	r2, [pc, #20]	@ (80039a0 <_sbrk+0x64>)
 800398c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800398e:	68fb      	ldr	r3, [r7, #12]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	20020000 	.word	0x20020000
 800399c:	00000400 	.word	0x00000400
 80039a0:	20000410 	.word	0x20000410
 80039a4:	2001ad80 	.word	0x2001ad80

080039a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039ac:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <SystemInit+0x20>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b2:	4a05      	ldr	r2, [pc, #20]	@ (80039c8 <SystemInit+0x20>)
 80039b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80039b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039bc:	bf00      	nop
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	e000ed00 	.word	0xe000ed00

080039cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80039cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80039d0:	f7ff ffea 	bl	80039a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80039d4:	480c      	ldr	r0, [pc, #48]	@ (8003a08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80039d6:	490d      	ldr	r1, [pc, #52]	@ (8003a0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80039d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003a10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80039da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039dc:	e002      	b.n	80039e4 <LoopCopyDataInit>

080039de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039e2:	3304      	adds	r3, #4

080039e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039e8:	d3f9      	bcc.n	80039de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003a14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80039ec:	4c0a      	ldr	r4, [pc, #40]	@ (8003a18 <LoopFillZerobss+0x22>)
  movs r3, #0
 80039ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039f0:	e001      	b.n	80039f6 <LoopFillZerobss>

080039f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039f4:	3204      	adds	r2, #4

080039f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039f8:	d3fb      	bcc.n	80039f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80039fa:	f009 ff49 	bl	800d890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80039fe:	f7fe ff51 	bl	80028a4 <main>
  bx  lr    
 8003a02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003a04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a0c:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8003a10:	0800ef30 	.word	0x0800ef30
  ldr r2, =_sbss
 8003a14:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8003a18:	2001ad80 	.word	0x2001ad80

08003a1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a1c:	e7fe      	b.n	8003a1c <ADC_IRQHandler>
	...

08003a20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a24:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <HAL_Init+0x40>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a0d      	ldr	r2, [pc, #52]	@ (8003a60 <HAL_Init+0x40>)
 8003a2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a30:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <HAL_Init+0x40>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a0a      	ldr	r2, [pc, #40]	@ (8003a60 <HAL_Init+0x40>)
 8003a36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a3c:	4b08      	ldr	r3, [pc, #32]	@ (8003a60 <HAL_Init+0x40>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a07      	ldr	r2, [pc, #28]	@ (8003a60 <HAL_Init+0x40>)
 8003a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a48:	2003      	movs	r0, #3
 8003a4a:	f000 f8d8 	bl	8003bfe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a4e:	200f      	movs	r0, #15
 8003a50:	f7ff feb0 	bl	80037b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a54:	f7ff fd02 	bl	800345c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40023c00 	.word	0x40023c00

08003a64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a68:	4b06      	ldr	r3, [pc, #24]	@ (8003a84 <HAL_IncTick+0x20>)
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <HAL_IncTick+0x24>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4413      	add	r3, r2
 8003a74:	4a04      	ldr	r2, [pc, #16]	@ (8003a88 <HAL_IncTick+0x24>)
 8003a76:	6013      	str	r3, [r2, #0]
}
 8003a78:	bf00      	nop
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	2000007c 	.word	0x2000007c
 8003a88:	20000414 	.word	0x20000414

08003a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a90:	4b03      	ldr	r3, [pc, #12]	@ (8003aa0 <HAL_GetTick+0x14>)
 8003a92:	681b      	ldr	r3, [r3, #0]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	20000414 	.word	0x20000414

08003aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ad6:	4a04      	ldr	r2, [pc, #16]	@ (8003ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	60d3      	str	r3, [r2, #12]
}
 8003adc:	bf00      	nop
 8003ade:	3714      	adds	r7, #20
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003af0:	4b04      	ldr	r3, [pc, #16]	@ (8003b04 <__NVIC_GetPriorityGrouping+0x18>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	0a1b      	lsrs	r3, r3, #8
 8003af6:	f003 0307 	and.w	r3, r3, #7
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	db0b      	blt.n	8003b32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	f003 021f 	and.w	r2, r3, #31
 8003b20:	4907      	ldr	r1, [pc, #28]	@ (8003b40 <__NVIC_EnableIRQ+0x38>)
 8003b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b26:	095b      	lsrs	r3, r3, #5
 8003b28:	2001      	movs	r0, #1
 8003b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	e000e100 	.word	0xe000e100

08003b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	6039      	str	r1, [r7, #0]
 8003b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	db0a      	blt.n	8003b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	490c      	ldr	r1, [pc, #48]	@ (8003b90 <__NVIC_SetPriority+0x4c>)
 8003b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b62:	0112      	lsls	r2, r2, #4
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	440b      	add	r3, r1
 8003b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b6c:	e00a      	b.n	8003b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	4908      	ldr	r1, [pc, #32]	@ (8003b94 <__NVIC_SetPriority+0x50>)
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	3b04      	subs	r3, #4
 8003b7c:	0112      	lsls	r2, r2, #4
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	440b      	add	r3, r1
 8003b82:	761a      	strb	r2, [r3, #24]
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000e100 	.word	0xe000e100
 8003b94:	e000ed00 	.word	0xe000ed00

08003b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b089      	sub	sp, #36	@ 0x24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f003 0307 	and.w	r3, r3, #7
 8003baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	f1c3 0307 	rsb	r3, r3, #7
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	bf28      	it	cs
 8003bb6:	2304      	movcs	r3, #4
 8003bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	2b06      	cmp	r3, #6
 8003bc0:	d902      	bls.n	8003bc8 <NVIC_EncodePriority+0x30>
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	3b03      	subs	r3, #3
 8003bc6:	e000      	b.n	8003bca <NVIC_EncodePriority+0x32>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43da      	mvns	r2, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	401a      	ands	r2, r3
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003be0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bea:	43d9      	mvns	r1, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf0:	4313      	orrs	r3, r2
         );
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3724      	adds	r7, #36	@ 0x24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b082      	sub	sp, #8
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff ff4c 	bl	8003aa4 <__NVIC_SetPriorityGrouping>
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
 8003c20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c26:	f7ff ff61 	bl	8003aec <__NVIC_GetPriorityGrouping>
 8003c2a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	68b9      	ldr	r1, [r7, #8]
 8003c30:	6978      	ldr	r0, [r7, #20]
 8003c32:	f7ff ffb1 	bl	8003b98 <NVIC_EncodePriority>
 8003c36:	4602      	mov	r2, r0
 8003c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c3c:	4611      	mov	r1, r2
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7ff ff80 	bl	8003b44 <__NVIC_SetPriority>
}
 8003c44:	bf00      	nop
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	4603      	mov	r3, r0
 8003c54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff ff54 	bl	8003b08 <__NVIC_EnableIRQ>
}
 8003c60:	bf00      	nop
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c76:	f7ff ff09 	bl	8003a8c <HAL_GetTick>
 8003c7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d008      	beq.n	8003c9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2280      	movs	r2, #128	@ 0x80
 8003c8c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e052      	b.n	8003d40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0216 	bic.w	r2, r2, #22
 8003ca8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695a      	ldr	r2, [r3, #20]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cb8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d103      	bne.n	8003cca <HAL_DMA_Abort+0x62>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d007      	beq.n	8003cda <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0208 	bic.w	r2, r2, #8
 8003cd8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0201 	bic.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cea:	e013      	b.n	8003d14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cec:	f7ff fece 	bl	8003a8c <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	d90c      	bls.n	8003d14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2203      	movs	r2, #3
 8003d04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e015      	b.n	8003d40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1e4      	bne.n	8003cec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d26:	223f      	movs	r2, #63	@ 0x3f
 8003d28:	409a      	lsls	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d004      	beq.n	8003d66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2280      	movs	r2, #128	@ 0x80
 8003d60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e00c      	b.n	8003d80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2205      	movs	r2, #5
 8003d6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b089      	sub	sp, #36	@ 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	e16b      	b.n	8004080 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003da8:	2201      	movs	r2, #1
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4013      	ands	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	f040 815a 	bne.w	800407a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d005      	beq.n	8003dde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d130      	bne.n	8003e40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	2203      	movs	r2, #3
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4013      	ands	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	4013      	ands	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	f003 0201 	and.w	r2, r3, #1
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d017      	beq.n	8003e7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	2203      	movs	r2, #3
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4013      	ands	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f003 0303 	and.w	r3, r3, #3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d123      	bne.n	8003ed0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	08da      	lsrs	r2, r3, #3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3208      	adds	r2, #8
 8003e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	220f      	movs	r2, #15
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	08da      	lsrs	r2, r3, #3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3208      	adds	r2, #8
 8003eca:	69b9      	ldr	r1, [r7, #24]
 8003ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	2203      	movs	r2, #3
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0203 	and.w	r2, r3, #3
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f000 80b4 	beq.w	800407a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	4b60      	ldr	r3, [pc, #384]	@ (8004098 <HAL_GPIO_Init+0x30c>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	4a5f      	ldr	r2, [pc, #380]	@ (8004098 <HAL_GPIO_Init+0x30c>)
 8003f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f22:	4b5d      	ldr	r3, [pc, #372]	@ (8004098 <HAL_GPIO_Init+0x30c>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f2e:	4a5b      	ldr	r2, [pc, #364]	@ (800409c <HAL_GPIO_Init+0x310>)
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	3302      	adds	r3, #2
 8003f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	220f      	movs	r2, #15
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a52      	ldr	r2, [pc, #328]	@ (80040a0 <HAL_GPIO_Init+0x314>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d02b      	beq.n	8003fb2 <HAL_GPIO_Init+0x226>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a51      	ldr	r2, [pc, #324]	@ (80040a4 <HAL_GPIO_Init+0x318>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d025      	beq.n	8003fae <HAL_GPIO_Init+0x222>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a50      	ldr	r2, [pc, #320]	@ (80040a8 <HAL_GPIO_Init+0x31c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01f      	beq.n	8003faa <HAL_GPIO_Init+0x21e>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a4f      	ldr	r2, [pc, #316]	@ (80040ac <HAL_GPIO_Init+0x320>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d019      	beq.n	8003fa6 <HAL_GPIO_Init+0x21a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a4e      	ldr	r2, [pc, #312]	@ (80040b0 <HAL_GPIO_Init+0x324>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <HAL_GPIO_Init+0x216>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a4d      	ldr	r2, [pc, #308]	@ (80040b4 <HAL_GPIO_Init+0x328>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00d      	beq.n	8003f9e <HAL_GPIO_Init+0x212>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a4c      	ldr	r2, [pc, #304]	@ (80040b8 <HAL_GPIO_Init+0x32c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d007      	beq.n	8003f9a <HAL_GPIO_Init+0x20e>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80040bc <HAL_GPIO_Init+0x330>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d101      	bne.n	8003f96 <HAL_GPIO_Init+0x20a>
 8003f92:	2307      	movs	r3, #7
 8003f94:	e00e      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f96:	2308      	movs	r3, #8
 8003f98:	e00c      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f9a:	2306      	movs	r3, #6
 8003f9c:	e00a      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f9e:	2305      	movs	r3, #5
 8003fa0:	e008      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fa2:	2304      	movs	r3, #4
 8003fa4:	e006      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e004      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e002      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	f002 0203 	and.w	r2, r2, #3
 8003fba:	0092      	lsls	r2, r2, #2
 8003fbc:	4093      	lsls	r3, r2
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc4:	4935      	ldr	r1, [pc, #212]	@ (800409c <HAL_GPIO_Init+0x310>)
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	089b      	lsrs	r3, r3, #2
 8003fca:	3302      	adds	r3, #2
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fd2:	4b3b      	ldr	r3, [pc, #236]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ff6:	4a32      	ldr	r2, [pc, #200]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ffc:	4b30      	ldr	r3, [pc, #192]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004020:	4a27      	ldr	r2, [pc, #156]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004026:	4b26      	ldr	r3, [pc, #152]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800404a:	4a1d      	ldr	r2, [pc, #116]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004050:	4b1b      	ldr	r3, [pc, #108]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	43db      	mvns	r3, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4013      	ands	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004074:	4a12      	ldr	r2, [pc, #72]	@ (80040c0 <HAL_GPIO_Init+0x334>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3301      	adds	r3, #1
 800407e:	61fb      	str	r3, [r7, #28]
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	f67f ae90 	bls.w	8003da8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004088:	bf00      	nop
 800408a:	bf00      	nop
 800408c:	3724      	adds	r7, #36	@ 0x24
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40023800 	.word	0x40023800
 800409c:	40013800 	.word	0x40013800
 80040a0:	40020000 	.word	0x40020000
 80040a4:	40020400 	.word	0x40020400
 80040a8:	40020800 	.word	0x40020800
 80040ac:	40020c00 	.word	0x40020c00
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40021400 	.word	0x40021400
 80040b8:	40021800 	.word	0x40021800
 80040bc:	40021c00 	.word	0x40021c00
 80040c0:	40013c00 	.word	0x40013c00

080040c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	887b      	ldrh	r3, [r7, #2]
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
 80040e0:	e001      	b.n	80040e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3714      	adds	r7, #20
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	460b      	mov	r3, r1
 80040fe:	807b      	strh	r3, [r7, #2]
 8004100:	4613      	mov	r3, r2
 8004102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004104:	787b      	ldrb	r3, [r7, #1]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800410a:	887a      	ldrh	r2, [r7, #2]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004110:	e003      	b.n	800411a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004112:	887b      	ldrh	r3, [r7, #2]
 8004114:	041a      	lsls	r2, r3, #16
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	619a      	str	r2, [r3, #24]
}
 800411a:	bf00      	nop
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004126:	b480      	push	{r7}
 8004128:	b085      	sub	sp, #20
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
 800412e:	460b      	mov	r3, r1
 8004130:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004138:	887a      	ldrh	r2, [r7, #2]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4013      	ands	r3, r2
 800413e:	041a      	lsls	r2, r3, #16
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	43d9      	mvns	r1, r3
 8004144:	887b      	ldrh	r3, [r7, #2]
 8004146:	400b      	ands	r3, r1
 8004148:	431a      	orrs	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	619a      	str	r2, [r3, #24]
}
 800414e:	bf00      	nop
 8004150:	3714      	adds	r7, #20
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
	...

0800415c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004166:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004168:	695a      	ldr	r2, [r3, #20]
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	4013      	ands	r3, r2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d006      	beq.n	8004180 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004172:	4a05      	ldr	r2, [pc, #20]	@ (8004188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004178:	88fb      	ldrh	r3, [r7, #6]
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff f934 	bl	80033e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004180:	bf00      	nop
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40013c00 	.word	0x40013c00

0800418c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e267      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d075      	beq.n	8004296 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041aa:	4b88      	ldr	r3, [pc, #544]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f003 030c 	and.w	r3, r3, #12
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d00c      	beq.n	80041d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041b6:	4b85      	ldr	r3, [pc, #532]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041be:	2b08      	cmp	r3, #8
 80041c0:	d112      	bne.n	80041e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041c2:	4b82      	ldr	r3, [pc, #520]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041ce:	d10b      	bne.n	80041e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d0:	4b7e      	ldr	r3, [pc, #504]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d05b      	beq.n	8004294 <HAL_RCC_OscConfig+0x108>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d157      	bne.n	8004294 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e242      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041f0:	d106      	bne.n	8004200 <HAL_RCC_OscConfig+0x74>
 80041f2:	4b76      	ldr	r3, [pc, #472]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a75      	ldr	r2, [pc, #468]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80041f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	e01d      	b.n	800423c <HAL_RCC_OscConfig+0xb0>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004208:	d10c      	bne.n	8004224 <HAL_RCC_OscConfig+0x98>
 800420a:	4b70      	ldr	r3, [pc, #448]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a6f      	ldr	r2, [pc, #444]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004210:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	4b6d      	ldr	r3, [pc, #436]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a6c      	ldr	r2, [pc, #432]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 800421c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004220:	6013      	str	r3, [r2, #0]
 8004222:	e00b      	b.n	800423c <HAL_RCC_OscConfig+0xb0>
 8004224:	4b69      	ldr	r3, [pc, #420]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a68      	ldr	r2, [pc, #416]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 800422a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	4b66      	ldr	r3, [pc, #408]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a65      	ldr	r2, [pc, #404]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800423a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d013      	beq.n	800426c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004244:	f7ff fc22 	bl	8003a8c <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800424c:	f7ff fc1e 	bl	8003a8c <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b64      	cmp	r3, #100	@ 0x64
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e207      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800425e:	4b5b      	ldr	r3, [pc, #364]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f0      	beq.n	800424c <HAL_RCC_OscConfig+0xc0>
 800426a:	e014      	b.n	8004296 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800426c:	f7ff fc0e 	bl	8003a8c <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004274:	f7ff fc0a 	bl	8003a8c <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b64      	cmp	r3, #100	@ 0x64
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e1f3      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004286:	4b51      	ldr	r3, [pc, #324]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0xe8>
 8004292:	e000      	b.n	8004296 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d063      	beq.n	800436a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042a2:	4b4a      	ldr	r3, [pc, #296]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00b      	beq.n	80042c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ae:	4b47      	ldr	r3, [pc, #284]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042b6:	2b08      	cmp	r3, #8
 80042b8:	d11c      	bne.n	80042f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ba:	4b44      	ldr	r3, [pc, #272]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d116      	bne.n	80042f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042c6:	4b41      	ldr	r3, [pc, #260]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d005      	beq.n	80042de <HAL_RCC_OscConfig+0x152>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d001      	beq.n	80042de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e1c7      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042de:	4b3b      	ldr	r3, [pc, #236]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	4937      	ldr	r1, [pc, #220]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042f2:	e03a      	b.n	800436a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d020      	beq.n	800433e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042fc:	4b34      	ldr	r3, [pc, #208]	@ (80043d0 <HAL_RCC_OscConfig+0x244>)
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004302:	f7ff fbc3 	bl	8003a8c <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800430a:	f7ff fbbf 	bl	8003a8c <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e1a8      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431c:	4b2b      	ldr	r3, [pc, #172]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0f0      	beq.n	800430a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004328:	4b28      	ldr	r3, [pc, #160]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	4925      	ldr	r1, [pc, #148]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004338:	4313      	orrs	r3, r2
 800433a:	600b      	str	r3, [r1, #0]
 800433c:	e015      	b.n	800436a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800433e:	4b24      	ldr	r3, [pc, #144]	@ (80043d0 <HAL_RCC_OscConfig+0x244>)
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004344:	f7ff fba2 	bl	8003a8c <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800434c:	f7ff fb9e 	bl	8003a8c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e187      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800435e:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d036      	beq.n	80043e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d016      	beq.n	80043ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800437e:	4b15      	ldr	r3, [pc, #84]	@ (80043d4 <HAL_RCC_OscConfig+0x248>)
 8004380:	2201      	movs	r2, #1
 8004382:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004384:	f7ff fb82 	bl	8003a8c <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800438c:	f7ff fb7e 	bl	8003a8c <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b02      	cmp	r3, #2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e167      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800439e:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <HAL_RCC_OscConfig+0x240>)
 80043a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0f0      	beq.n	800438c <HAL_RCC_OscConfig+0x200>
 80043aa:	e01b      	b.n	80043e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043ac:	4b09      	ldr	r3, [pc, #36]	@ (80043d4 <HAL_RCC_OscConfig+0x248>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b2:	f7ff fb6b 	bl	8003a8c <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b8:	e00e      	b.n	80043d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ba:	f7ff fb67 	bl	8003a8c <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d907      	bls.n	80043d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e150      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
 80043cc:	40023800 	.word	0x40023800
 80043d0:	42470000 	.word	0x42470000
 80043d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d8:	4b88      	ldr	r3, [pc, #544]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80043da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1ea      	bne.n	80043ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 8097 	beq.w	8004520 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043f2:	2300      	movs	r3, #0
 80043f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043f6:	4b81      	ldr	r3, [pc, #516]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10f      	bne.n	8004422 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	60bb      	str	r3, [r7, #8]
 8004406:	4b7d      	ldr	r3, [pc, #500]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	4a7c      	ldr	r2, [pc, #496]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800440c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004410:	6413      	str	r3, [r2, #64]	@ 0x40
 8004412:	4b7a      	ldr	r3, [pc, #488]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800441e:	2301      	movs	r3, #1
 8004420:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004422:	4b77      	ldr	r3, [pc, #476]	@ (8004600 <HAL_RCC_OscConfig+0x474>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800442a:	2b00      	cmp	r3, #0
 800442c:	d118      	bne.n	8004460 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800442e:	4b74      	ldr	r3, [pc, #464]	@ (8004600 <HAL_RCC_OscConfig+0x474>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a73      	ldr	r2, [pc, #460]	@ (8004600 <HAL_RCC_OscConfig+0x474>)
 8004434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004438:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800443a:	f7ff fb27 	bl	8003a8c <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004442:	f7ff fb23 	bl	8003a8c <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e10c      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004454:	4b6a      	ldr	r3, [pc, #424]	@ (8004600 <HAL_RCC_OscConfig+0x474>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0f0      	beq.n	8004442 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d106      	bne.n	8004476 <HAL_RCC_OscConfig+0x2ea>
 8004468:	4b64      	ldr	r3, [pc, #400]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800446a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446c:	4a63      	ldr	r2, [pc, #396]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	6713      	str	r3, [r2, #112]	@ 0x70
 8004474:	e01c      	b.n	80044b0 <HAL_RCC_OscConfig+0x324>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b05      	cmp	r3, #5
 800447c:	d10c      	bne.n	8004498 <HAL_RCC_OscConfig+0x30c>
 800447e:	4b5f      	ldr	r3, [pc, #380]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004482:	4a5e      	ldr	r2, [pc, #376]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004484:	f043 0304 	orr.w	r3, r3, #4
 8004488:	6713      	str	r3, [r2, #112]	@ 0x70
 800448a:	4b5c      	ldr	r3, [pc, #368]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448e:	4a5b      	ldr	r2, [pc, #364]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004490:	f043 0301 	orr.w	r3, r3, #1
 8004494:	6713      	str	r3, [r2, #112]	@ 0x70
 8004496:	e00b      	b.n	80044b0 <HAL_RCC_OscConfig+0x324>
 8004498:	4b58      	ldr	r3, [pc, #352]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800449a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800449c:	4a57      	ldr	r2, [pc, #348]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800449e:	f023 0301 	bic.w	r3, r3, #1
 80044a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80044a4:	4b55      	ldr	r3, [pc, #340]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80044a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a8:	4a54      	ldr	r2, [pc, #336]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80044aa:	f023 0304 	bic.w	r3, r3, #4
 80044ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d015      	beq.n	80044e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b8:	f7ff fae8 	bl	8003a8c <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044be:	e00a      	b.n	80044d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044c0:	f7ff fae4 	bl	8003a8c <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e0cb      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d6:	4b49      	ldr	r3, [pc, #292]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80044d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0ee      	beq.n	80044c0 <HAL_RCC_OscConfig+0x334>
 80044e2:	e014      	b.n	800450e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044e4:	f7ff fad2 	bl	8003a8c <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ea:	e00a      	b.n	8004502 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ec:	f7ff face 	bl	8003a8c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e0b5      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004502:	4b3e      	ldr	r3, [pc, #248]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1ee      	bne.n	80044ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800450e:	7dfb      	ldrb	r3, [r7, #23]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d105      	bne.n	8004520 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004514:	4b39      	ldr	r3, [pc, #228]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004518:	4a38      	ldr	r2, [pc, #224]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800451a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800451e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 80a1 	beq.w	800466c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800452a:	4b34      	ldr	r3, [pc, #208]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b08      	cmp	r3, #8
 8004534:	d05c      	beq.n	80045f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	2b02      	cmp	r3, #2
 800453c:	d141      	bne.n	80045c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800453e:	4b31      	ldr	r3, [pc, #196]	@ (8004604 <HAL_RCC_OscConfig+0x478>)
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004544:	f7ff faa2 	bl	8003a8c <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800454c:	f7ff fa9e 	bl	8003a8c <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e087      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800455e:	4b27      	ldr	r3, [pc, #156]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1f0      	bne.n	800454c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69da      	ldr	r2, [r3, #28]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004578:	019b      	lsls	r3, r3, #6
 800457a:	431a      	orrs	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004580:	085b      	lsrs	r3, r3, #1
 8004582:	3b01      	subs	r3, #1
 8004584:	041b      	lsls	r3, r3, #16
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458c:	061b      	lsls	r3, r3, #24
 800458e:	491b      	ldr	r1, [pc, #108]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 8004590:	4313      	orrs	r3, r2
 8004592:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004594:	4b1b      	ldr	r3, [pc, #108]	@ (8004604 <HAL_RCC_OscConfig+0x478>)
 8004596:	2201      	movs	r2, #1
 8004598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800459a:	f7ff fa77 	bl	8003a8c <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045a2:	f7ff fa73 	bl	8003a8c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e05c      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045b4:	4b11      	ldr	r3, [pc, #68]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d0f0      	beq.n	80045a2 <HAL_RCC_OscConfig+0x416>
 80045c0:	e054      	b.n	800466c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c2:	4b10      	ldr	r3, [pc, #64]	@ (8004604 <HAL_RCC_OscConfig+0x478>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c8:	f7ff fa60 	bl	8003a8c <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045d0:	f7ff fa5c 	bl	8003a8c <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e045      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045e2:	4b06      	ldr	r3, [pc, #24]	@ (80045fc <HAL_RCC_OscConfig+0x470>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x444>
 80045ee:	e03d      	b.n	800466c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d107      	bne.n	8004608 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e038      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
 80045fc:	40023800 	.word	0x40023800
 8004600:	40007000 	.word	0x40007000
 8004604:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004608:	4b1b      	ldr	r3, [pc, #108]	@ (8004678 <HAL_RCC_OscConfig+0x4ec>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d028      	beq.n	8004668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004620:	429a      	cmp	r2, r3
 8004622:	d121      	bne.n	8004668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800462e:	429a      	cmp	r2, r3
 8004630:	d11a      	bne.n	8004668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004638:	4013      	ands	r3, r2
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800463e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004640:	4293      	cmp	r3, r2
 8004642:	d111      	bne.n	8004668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464e:	085b      	lsrs	r3, r3, #1
 8004650:	3b01      	subs	r3, #1
 8004652:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004654:	429a      	cmp	r2, r3
 8004656:	d107      	bne.n	8004668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004662:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004664:	429a      	cmp	r2, r3
 8004666:	d001      	beq.n	800466c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	40023800 	.word	0x40023800

0800467c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d101      	bne.n	8004690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e0cc      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004690:	4b68      	ldr	r3, [pc, #416]	@ (8004834 <HAL_RCC_ClockConfig+0x1b8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d90c      	bls.n	80046b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469e:	4b65      	ldr	r3, [pc, #404]	@ (8004834 <HAL_RCC_ClockConfig+0x1b8>)
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a6:	4b63      	ldr	r3, [pc, #396]	@ (8004834 <HAL_RCC_ClockConfig+0x1b8>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d001      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e0b8      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d020      	beq.n	8004706 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0304 	and.w	r3, r3, #4
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046d0:	4b59      	ldr	r3, [pc, #356]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	4a58      	ldr	r2, [pc, #352]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d005      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046e8:	4b53      	ldr	r3, [pc, #332]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	4a52      	ldr	r2, [pc, #328]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80046ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046f4:	4b50      	ldr	r3, [pc, #320]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	494d      	ldr	r1, [pc, #308]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 8004702:	4313      	orrs	r3, r2
 8004704:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d044      	beq.n	800479c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d107      	bne.n	800472a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800471a:	4b47      	ldr	r3, [pc, #284]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d119      	bne.n	800475a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e07f      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	2b02      	cmp	r3, #2
 8004730:	d003      	beq.n	800473a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004736:	2b03      	cmp	r3, #3
 8004738:	d107      	bne.n	800474a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800473a:	4b3f      	ldr	r3, [pc, #252]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d109      	bne.n	800475a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e06f      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474a:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e067      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800475a:	4b37      	ldr	r3, [pc, #220]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f023 0203 	bic.w	r2, r3, #3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	4934      	ldr	r1, [pc, #208]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 8004768:	4313      	orrs	r3, r2
 800476a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800476c:	f7ff f98e 	bl	8003a8c <HAL_GetTick>
 8004770:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004772:	e00a      	b.n	800478a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004774:	f7ff f98a 	bl	8003a8c <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004782:	4293      	cmp	r3, r2
 8004784:	d901      	bls.n	800478a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e04f      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800478a:	4b2b      	ldr	r3, [pc, #172]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 020c 	and.w	r2, r3, #12
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	429a      	cmp	r2, r3
 800479a:	d1eb      	bne.n	8004774 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800479c:	4b25      	ldr	r3, [pc, #148]	@ (8004834 <HAL_RCC_ClockConfig+0x1b8>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d20c      	bcs.n	80047c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047aa:	4b22      	ldr	r3, [pc, #136]	@ (8004834 <HAL_RCC_ClockConfig+0x1b8>)
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	b2d2      	uxtb	r2, r2
 80047b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b2:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <HAL_RCC_ClockConfig+0x1b8>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0307 	and.w	r3, r3, #7
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d001      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e032      	b.n	800482a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d0:	4b19      	ldr	r3, [pc, #100]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	4916      	ldr	r1, [pc, #88]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d009      	beq.n	8004802 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ee:	4b12      	ldr	r3, [pc, #72]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	00db      	lsls	r3, r3, #3
 80047fc:	490e      	ldr	r1, [pc, #56]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004802:	f000 f821 	bl	8004848 <HAL_RCC_GetSysClockFreq>
 8004806:	4602      	mov	r2, r0
 8004808:	4b0b      	ldr	r3, [pc, #44]	@ (8004838 <HAL_RCC_ClockConfig+0x1bc>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	091b      	lsrs	r3, r3, #4
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	490a      	ldr	r1, [pc, #40]	@ (800483c <HAL_RCC_ClockConfig+0x1c0>)
 8004814:	5ccb      	ldrb	r3, [r1, r3]
 8004816:	fa22 f303 	lsr.w	r3, r2, r3
 800481a:	4a09      	ldr	r2, [pc, #36]	@ (8004840 <HAL_RCC_ClockConfig+0x1c4>)
 800481c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800481e:	4b09      	ldr	r3, [pc, #36]	@ (8004844 <HAL_RCC_ClockConfig+0x1c8>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f7fe ffc6 	bl	80037b4 <HAL_InitTick>

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40023c00 	.word	0x40023c00
 8004838:	40023800 	.word	0x40023800
 800483c:	0800edac 	.word	0x0800edac
 8004840:	20000074 	.word	0x20000074
 8004844:	20000078 	.word	0x20000078

08004848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800484c:	b094      	sub	sp, #80	@ 0x50
 800484e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	647b      	str	r3, [r7, #68]	@ 0x44
 8004854:	2300      	movs	r3, #0
 8004856:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004858:	2300      	movs	r3, #0
 800485a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004860:	4b79      	ldr	r3, [pc, #484]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 030c 	and.w	r3, r3, #12
 8004868:	2b08      	cmp	r3, #8
 800486a:	d00d      	beq.n	8004888 <HAL_RCC_GetSysClockFreq+0x40>
 800486c:	2b08      	cmp	r3, #8
 800486e:	f200 80e1 	bhi.w	8004a34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004872:	2b00      	cmp	r3, #0
 8004874:	d002      	beq.n	800487c <HAL_RCC_GetSysClockFreq+0x34>
 8004876:	2b04      	cmp	r3, #4
 8004878:	d003      	beq.n	8004882 <HAL_RCC_GetSysClockFreq+0x3a>
 800487a:	e0db      	b.n	8004a34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800487c:	4b73      	ldr	r3, [pc, #460]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x204>)
 800487e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004880:	e0db      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004882:	4b73      	ldr	r3, [pc, #460]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0x208>)
 8004884:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004886:	e0d8      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004888:	4b6f      	ldr	r3, [pc, #444]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x200>)
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004890:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004892:	4b6d      	ldr	r3, [pc, #436]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d063      	beq.n	8004966 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800489e:	4b6a      	ldr	r3, [pc, #424]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x200>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	099b      	lsrs	r3, r3, #6
 80048a4:	2200      	movs	r2, #0
 80048a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80048aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80048b2:	2300      	movs	r3, #0
 80048b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80048b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048ba:	4622      	mov	r2, r4
 80048bc:	462b      	mov	r3, r5
 80048be:	f04f 0000 	mov.w	r0, #0
 80048c2:	f04f 0100 	mov.w	r1, #0
 80048c6:	0159      	lsls	r1, r3, #5
 80048c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048cc:	0150      	lsls	r0, r2, #5
 80048ce:	4602      	mov	r2, r0
 80048d0:	460b      	mov	r3, r1
 80048d2:	4621      	mov	r1, r4
 80048d4:	1a51      	subs	r1, r2, r1
 80048d6:	6139      	str	r1, [r7, #16]
 80048d8:	4629      	mov	r1, r5
 80048da:	eb63 0301 	sbc.w	r3, r3, r1
 80048de:	617b      	str	r3, [r7, #20]
 80048e0:	f04f 0200 	mov.w	r2, #0
 80048e4:	f04f 0300 	mov.w	r3, #0
 80048e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048ec:	4659      	mov	r1, fp
 80048ee:	018b      	lsls	r3, r1, #6
 80048f0:	4651      	mov	r1, sl
 80048f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048f6:	4651      	mov	r1, sl
 80048f8:	018a      	lsls	r2, r1, #6
 80048fa:	4651      	mov	r1, sl
 80048fc:	ebb2 0801 	subs.w	r8, r2, r1
 8004900:	4659      	mov	r1, fp
 8004902:	eb63 0901 	sbc.w	r9, r3, r1
 8004906:	f04f 0200 	mov.w	r2, #0
 800490a:	f04f 0300 	mov.w	r3, #0
 800490e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004912:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004916:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800491a:	4690      	mov	r8, r2
 800491c:	4699      	mov	r9, r3
 800491e:	4623      	mov	r3, r4
 8004920:	eb18 0303 	adds.w	r3, r8, r3
 8004924:	60bb      	str	r3, [r7, #8]
 8004926:	462b      	mov	r3, r5
 8004928:	eb49 0303 	adc.w	r3, r9, r3
 800492c:	60fb      	str	r3, [r7, #12]
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800493a:	4629      	mov	r1, r5
 800493c:	024b      	lsls	r3, r1, #9
 800493e:	4621      	mov	r1, r4
 8004940:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004944:	4621      	mov	r1, r4
 8004946:	024a      	lsls	r2, r1, #9
 8004948:	4610      	mov	r0, r2
 800494a:	4619      	mov	r1, r3
 800494c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800494e:	2200      	movs	r2, #0
 8004950:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004952:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004954:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004958:	f7fc f930 	bl	8000bbc <__aeabi_uldivmod>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4613      	mov	r3, r2
 8004962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004964:	e058      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004966:	4b38      	ldr	r3, [pc, #224]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	099b      	lsrs	r3, r3, #6
 800496c:	2200      	movs	r2, #0
 800496e:	4618      	mov	r0, r3
 8004970:	4611      	mov	r1, r2
 8004972:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004976:	623b      	str	r3, [r7, #32]
 8004978:	2300      	movs	r3, #0
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24
 800497c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	f04f 0000 	mov.w	r0, #0
 8004988:	f04f 0100 	mov.w	r1, #0
 800498c:	0159      	lsls	r1, r3, #5
 800498e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004992:	0150      	lsls	r0, r2, #5
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	4641      	mov	r1, r8
 800499a:	ebb2 0a01 	subs.w	sl, r2, r1
 800499e:	4649      	mov	r1, r9
 80049a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80049a4:	f04f 0200 	mov.w	r2, #0
 80049a8:	f04f 0300 	mov.w	r3, #0
 80049ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049b8:	ebb2 040a 	subs.w	r4, r2, sl
 80049bc:	eb63 050b 	sbc.w	r5, r3, fp
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	f04f 0300 	mov.w	r3, #0
 80049c8:	00eb      	lsls	r3, r5, #3
 80049ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049ce:	00e2      	lsls	r2, r4, #3
 80049d0:	4614      	mov	r4, r2
 80049d2:	461d      	mov	r5, r3
 80049d4:	4643      	mov	r3, r8
 80049d6:	18e3      	adds	r3, r4, r3
 80049d8:	603b      	str	r3, [r7, #0]
 80049da:	464b      	mov	r3, r9
 80049dc:	eb45 0303 	adc.w	r3, r5, r3
 80049e0:	607b      	str	r3, [r7, #4]
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049ee:	4629      	mov	r1, r5
 80049f0:	028b      	lsls	r3, r1, #10
 80049f2:	4621      	mov	r1, r4
 80049f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049f8:	4621      	mov	r1, r4
 80049fa:	028a      	lsls	r2, r1, #10
 80049fc:	4610      	mov	r0, r2
 80049fe:	4619      	mov	r1, r3
 8004a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a02:	2200      	movs	r2, #0
 8004a04:	61bb      	str	r3, [r7, #24]
 8004a06:	61fa      	str	r2, [r7, #28]
 8004a08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a0c:	f7fc f8d6 	bl	8000bbc <__aeabi_uldivmod>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4613      	mov	r3, r2
 8004a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a18:	4b0b      	ldr	r3, [pc, #44]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	0c1b      	lsrs	r3, r3, #16
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	3301      	adds	r3, #1
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004a28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a32:	e002      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a34:	4b05      	ldr	r3, [pc, #20]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x204>)
 8004a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3750      	adds	r7, #80	@ 0x50
 8004a40:	46bd      	mov	sp, r7
 8004a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a46:	bf00      	nop
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	00f42400 	.word	0x00f42400
 8004a50:	007a1200 	.word	0x007a1200

08004a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a58:	4b03      	ldr	r3, [pc, #12]	@ (8004a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000074 	.word	0x20000074

08004a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a70:	f7ff fff0 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 8004a74:	4602      	mov	r2, r0
 8004a76:	4b05      	ldr	r3, [pc, #20]	@ (8004a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	0a9b      	lsrs	r3, r3, #10
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	4903      	ldr	r1, [pc, #12]	@ (8004a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a82:	5ccb      	ldrb	r3, [r1, r3]
 8004a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40023800 	.word	0x40023800
 8004a90:	0800edbc 	.word	0x0800edbc

08004a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a98:	f7ff ffdc 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	4b05      	ldr	r3, [pc, #20]	@ (8004ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	0b5b      	lsrs	r3, r3, #13
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	4903      	ldr	r1, [pc, #12]	@ (8004ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aaa:	5ccb      	ldrb	r3, [r1, r3]
 8004aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	0800edbc 	.word	0x0800edbc

08004abc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	220f      	movs	r2, #15
 8004aca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004acc:	4b12      	ldr	r3, [pc, #72]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 0203 	and.w	r2, r3, #3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004af0:	4b09      	ldr	r3, [pc, #36]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	08db      	lsrs	r3, r3, #3
 8004af6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004afe:	4b07      	ldr	r3, [pc, #28]	@ (8004b1c <HAL_RCC_GetClockConfig+0x60>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0207 	and.w	r2, r3, #7
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	601a      	str	r2, [r3, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	40023c00 	.word	0x40023c00

08004b20 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d035      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b48:	4b62      	ldr	r3, [pc, #392]	@ (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b4e:	f7fe ff9d 	bl	8003a8c <HAL_GetTick>
 8004b52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b56:	f7fe ff99 	bl	8003a8c <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e0b0      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b68:	4b5b      	ldr	r3, [pc, #364]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f0      	bne.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	019a      	lsls	r2, r3, #6
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	071b      	lsls	r3, r3, #28
 8004b80:	4955      	ldr	r1, [pc, #340]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b88:	4b52      	ldr	r3, [pc, #328]	@ (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b8e:	f7fe ff7d 	bl	8003a8c <HAL_GetTick>
 8004b92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b94:	e008      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b96:	f7fe ff79 	bl	8003a8c <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e090      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 8083 	beq.w	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	60fb      	str	r3, [r7, #12]
 8004bc6:	4b44      	ldr	r3, [pc, #272]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bca:	4a43      	ldr	r2, [pc, #268]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bd2:	4b41      	ldr	r3, [pc, #260]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004bde:	4b3f      	ldr	r3, [pc, #252]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a3e      	ldr	r2, [pc, #248]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004be8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004bea:	f7fe ff4f 	bl	8003a8c <HAL_GetTick>
 8004bee:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004bf2:	f7fe ff4b 	bl	8003a8c <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e062      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c04:	4b35      	ldr	r3, [pc, #212]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c10:	4b31      	ldr	r3, [pc, #196]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c18:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d02f      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d028      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c36:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c38:	4b29      	ldr	r3, [pc, #164]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c3e:	4b28      	ldr	r3, [pc, #160]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004c44:	4a24      	ldr	r2, [pc, #144]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c4a:	4b23      	ldr	r3, [pc, #140]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d114      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004c56:	f7fe ff19 	bl	8003a8c <HAL_GetTick>
 8004c5a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c5c:	e00a      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c5e:	f7fe ff15 	bl	8003a8c <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e02a      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c74:	4b18      	ldr	r3, [pc, #96]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0ee      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c8c:	d10d      	bne.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004c8e:	4b12      	ldr	r3, [pc, #72]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca2:	490d      	ldr	r1, [pc, #52]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	608b      	str	r3, [r1, #8]
 8004ca8:	e005      	b.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004caa:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cb0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004cb4:	6093      	str	r3, [r2, #8]
 8004cb6:	4b08      	ldr	r3, [pc, #32]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cb8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc2:	4905      	ldr	r1, [pc, #20]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	42470068 	.word	0x42470068
 8004cd8:	40023800 	.word	0x40023800
 8004cdc:	40007000 	.word	0x40007000
 8004ce0:	42470e40 	.word	0x42470e40

08004ce4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e073      	b.n	8004de2 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	7f5b      	ldrb	r3, [r3, #29]
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d105      	bne.n	8004d10 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fe fbce 	bl	80034ac <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	f003 0310 	and.w	r3, r3, #16
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d055      	beq.n	8004dd0 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	22ca      	movs	r2, #202	@ 0xca
 8004d2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2253      	movs	r2, #83	@ 0x53
 8004d32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fa49 	bl	80051cc <RTC_EnterInitMode>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d12c      	bne.n	8004d9e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	6812      	ldr	r2, [r2, #0]
 8004d4e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004d52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d56:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6899      	ldr	r1, [r3, #8]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	68d2      	ldr	r2, [r2, #12]
 8004d7e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6919      	ldr	r1, [r3, #16]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	041a      	lsls	r2, r3, #16
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	430a      	orrs	r2, r1
 8004d92:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 fa50 	bl	800523a <RTC_ExitInitMode>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004d9e:	7bfb      	ldrb	r3, [r7, #15]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d110      	bne.n	8004dc6 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004db2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	22ff      	movs	r2, #255	@ 0xff
 8004dcc:	625a      	str	r2, [r3, #36]	@ 0x24
 8004dce:	e001      	b.n	8004dd4 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004dd4:	7bfb      	ldrb	r3, [r7, #15]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d102      	bne.n	8004de0 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004dea:	b590      	push	{r4, r7, lr}
 8004dec:	b087      	sub	sp, #28
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	60f8      	str	r0, [r7, #12]
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004df6:	2300      	movs	r3, #0
 8004df8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	7f1b      	ldrb	r3, [r3, #28]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d101      	bne.n	8004e06 <HAL_RTC_SetTime+0x1c>
 8004e02:	2302      	movs	r3, #2
 8004e04:	e087      	b.n	8004f16 <HAL_RTC_SetTime+0x12c>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d126      	bne.n	8004e66 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d102      	bne.n	8004e2c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	4618      	mov	r0, r3
 8004e32:	f000 fa27 	bl	8005284 <RTC_ByteToBcd2>
 8004e36:	4603      	mov	r3, r0
 8004e38:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	785b      	ldrb	r3, [r3, #1]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 fa20 	bl	8005284 <RTC_ByteToBcd2>
 8004e44:	4603      	mov	r3, r0
 8004e46:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004e48:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	789b      	ldrb	r3, [r3, #2]
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f000 fa18 	bl	8005284 <RTC_ByteToBcd2>
 8004e54:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e56:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	78db      	ldrb	r3, [r3, #3]
 8004e5e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004e60:	4313      	orrs	r3, r2
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	e018      	b.n	8004e98 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d102      	bne.n	8004e7a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2200      	movs	r2, #0
 8004e78:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	785b      	ldrb	r3, [r3, #1]
 8004e84:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004e86:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004e8c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	78db      	ldrb	r3, [r3, #3]
 8004e92:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004e94:	4313      	orrs	r3, r2
 8004e96:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	22ca      	movs	r2, #202	@ 0xca
 8004e9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2253      	movs	r2, #83	@ 0x53
 8004ea6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 f98f 	bl	80051cc <RTC_EnterInitMode>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004eb2:	7cfb      	ldrb	r3, [r7, #19]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d120      	bne.n	8004efa <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004ec2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004ec6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689a      	ldr	r2, [r3, #8]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004ed6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6899      	ldr	r1, [r3, #8]
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f9a2 	bl	800523a <RTC_ExitInitMode>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004efa:	7cfb      	ldrb	r3, [r7, #19]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d102      	bne.n	8004f06 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	22ff      	movs	r2, #255	@ 0xff
 8004f0c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	771a      	strb	r2, [r3, #28]

  return status;
 8004f14:	7cfb      	ldrb	r3, [r7, #19]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	371c      	adds	r7, #28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd90      	pop	{r4, r7, pc}

08004f1e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b086      	sub	sp, #24
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	60f8      	str	r0, [r7, #12]
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004f50:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004f54:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	0c1b      	lsrs	r3, r3, #16
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f60:	b2da      	uxtb	r2, r3
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	0a1b      	lsrs	r3, r3, #8
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	0d9b      	lsrs	r3, r3, #22
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d11a      	bne.n	8004fd0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 f98e 	bl	80052c0 <RTC_Bcd2ToByte>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	785b      	ldrb	r3, [r3, #1]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 f985 	bl	80052c0 <RTC_Bcd2ToByte>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	461a      	mov	r2, r3
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	789b      	ldrb	r3, [r3, #2]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 f97c 	bl	80052c0 <RTC_Bcd2ToByte>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	461a      	mov	r2, r3
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004fda:	b590      	push	{r4, r7, lr}
 8004fdc:	b087      	sub	sp, #28
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	60f8      	str	r0, [r7, #12]
 8004fe2:	60b9      	str	r1, [r7, #8]
 8004fe4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	7f1b      	ldrb	r3, [r3, #28]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_RTC_SetDate+0x1c>
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	e071      	b.n	80050da <HAL_RTC_SetDate+0x100>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2202      	movs	r2, #2
 8005000:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10e      	bne.n	8005026 <HAL_RTC_SetDate+0x4c>
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	785b      	ldrb	r3, [r3, #1]
 800500c:	f003 0310 	and.w	r3, r3, #16
 8005010:	2b00      	cmp	r3, #0
 8005012:	d008      	beq.n	8005026 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	785b      	ldrb	r3, [r3, #1]
 8005018:	f023 0310 	bic.w	r3, r3, #16
 800501c:	b2db      	uxtb	r3, r3
 800501e:	330a      	adds	r3, #10
 8005020:	b2da      	uxtb	r2, r3
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d11c      	bne.n	8005066 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	78db      	ldrb	r3, [r3, #3]
 8005030:	4618      	mov	r0, r3
 8005032:	f000 f927 	bl	8005284 <RTC_ByteToBcd2>
 8005036:	4603      	mov	r3, r0
 8005038:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	785b      	ldrb	r3, [r3, #1]
 800503e:	4618      	mov	r0, r3
 8005040:	f000 f920 	bl	8005284 <RTC_ByteToBcd2>
 8005044:	4603      	mov	r3, r0
 8005046:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005048:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	789b      	ldrb	r3, [r3, #2]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 f918 	bl	8005284 <RTC_ByteToBcd2>
 8005054:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005056:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005060:	4313      	orrs	r3, r2
 8005062:	617b      	str	r3, [r7, #20]
 8005064:	e00e      	b.n	8005084 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	78db      	ldrb	r3, [r3, #3]
 800506a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	785b      	ldrb	r3, [r3, #1]
 8005070:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005072:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005078:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005080:	4313      	orrs	r3, r2
 8005082:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	22ca      	movs	r2, #202	@ 0xca
 800508a:	625a      	str	r2, [r3, #36]	@ 0x24
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2253      	movs	r2, #83	@ 0x53
 8005092:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 f899 	bl	80051cc <RTC_EnterInitMode>
 800509a:	4603      	mov	r3, r0
 800509c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800509e:	7cfb      	ldrb	r3, [r7, #19]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10c      	bne.n	80050be <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80050ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050b2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 f8c0 	bl	800523a <RTC_ExitInitMode>
 80050ba:	4603      	mov	r3, r0
 80050bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80050be:	7cfb      	ldrb	r3, [r7, #19]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d102      	bne.n	80050ca <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2201      	movs	r2, #1
 80050c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	22ff      	movs	r2, #255	@ 0xff
 80050d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2200      	movs	r2, #0
 80050d6:	771a      	strb	r2, [r3, #28]

  return status;
 80050d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80050da:	4618      	mov	r0, r3
 80050dc:	371c      	adds	r7, #28
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd90      	pop	{r4, r7, pc}

080050e2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b086      	sub	sp, #24
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	60f8      	str	r0, [r7, #12]
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80050fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005100:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	0c1b      	lsrs	r3, r3, #16
 8005106:	b2da      	uxtb	r2, r3
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	0a1b      	lsrs	r3, r3, #8
 8005110:	b2db      	uxtb	r3, r3
 8005112:	f003 031f 	and.w	r3, r3, #31
 8005116:	b2da      	uxtb	r2, r3
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005124:	b2da      	uxtb	r2, r3
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	0b5b      	lsrs	r3, r3, #13
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f003 0307 	and.w	r3, r3, #7
 8005134:	b2da      	uxtb	r2, r3
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d11a      	bne.n	8005176 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	78db      	ldrb	r3, [r3, #3]
 8005144:	4618      	mov	r0, r3
 8005146:	f000 f8bb 	bl	80052c0 <RTC_Bcd2ToByte>
 800514a:	4603      	mov	r3, r0
 800514c:	461a      	mov	r2, r3
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	785b      	ldrb	r3, [r3, #1]
 8005156:	4618      	mov	r0, r3
 8005158:	f000 f8b2 	bl	80052c0 <RTC_Bcd2ToByte>
 800515c:	4603      	mov	r3, r0
 800515e:	461a      	mov	r2, r3
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	789b      	ldrb	r3, [r3, #2]
 8005168:	4618      	mov	r0, r3
 800516a:	f000 f8a9 	bl	80052c0 <RTC_Bcd2ToByte>
 800516e:	4603      	mov	r3, r0
 8005170:	461a      	mov	r2, r3
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3718      	adds	r7, #24
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a0d      	ldr	r2, [pc, #52]	@ (80051c8 <HAL_RTC_WaitForSynchro+0x48>)
 8005192:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005194:	f7fe fc7a 	bl	8003a8c <HAL_GetTick>
 8005198:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800519a:	e009      	b.n	80051b0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800519c:	f7fe fc76 	bl	8003a8c <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051aa:	d901      	bls.n	80051b0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e007      	b.n	80051c0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	f003 0320 	and.w	r3, r3, #32
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0ee      	beq.n	800519c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80051be:	2300      	movs	r3, #0
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	00017f5f 	.word	0x00017f5f

080051cc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80051d8:	2300      	movs	r3, #0
 80051da:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d122      	bne.n	8005230 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68da      	ldr	r2, [r3, #12]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80051f8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80051fa:	f7fe fc47 	bl	8003a8c <HAL_GetTick>
 80051fe:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005200:	e00c      	b.n	800521c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005202:	f7fe fc43 	bl	8003a8c <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005210:	d904      	bls.n	800521c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2204      	movs	r2, #4
 8005216:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005226:	2b00      	cmp	r3, #0
 8005228:	d102      	bne.n	8005230 <RTC_EnterInitMode+0x64>
 800522a:	7bfb      	ldrb	r3, [r7, #15]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d1e8      	bne.n	8005202 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005230:	7bfb      	ldrb	r3, [r7, #15]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005254:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0320 	and.w	r3, r3, #32
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7ff ff8b 	bl	8005180 <HAL_RTC_WaitForSynchro>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d004      	beq.n	800527a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2204      	movs	r2, #4
 8005274:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800527a:	7bfb      	ldrb	r3, [r7, #15]
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005292:	e005      	b.n	80052a0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3301      	adds	r3, #1
 8005298:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800529a:	79fb      	ldrb	r3, [r7, #7]
 800529c:	3b0a      	subs	r3, #10
 800529e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80052a0:	79fb      	ldrb	r3, [r7, #7]
 80052a2:	2b09      	cmp	r3, #9
 80052a4:	d8f6      	bhi.n	8005294 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	011b      	lsls	r3, r3, #4
 80052ac:	b2da      	uxtb	r2, r3
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	b2db      	uxtb	r3, r3
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	4603      	mov	r3, r0
 80052c8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80052ce:	79fb      	ldrb	r3, [r7, #7]
 80052d0:	091b      	lsrs	r3, r3, #4
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	461a      	mov	r2, r3
 80052d6:	4613      	mov	r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	b2da      	uxtb	r2, r3
 80052e4:	79fb      	ldrb	r3, [r7, #7]
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	4413      	add	r3, r2
 80052ee:	b2db      	uxtb	r3, r3
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e07b      	b.n	8005406 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	2b00      	cmp	r3, #0
 8005314:	d108      	bne.n	8005328 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800531e:	d009      	beq.n	8005334 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	61da      	str	r2, [r3, #28]
 8005326:	e005      	b.n	8005334 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d106      	bne.n	8005354 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7fe f8d6 	bl	8003500 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800536a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800537c:	431a      	orrs	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	431a      	orrs	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053a4:	431a      	orrs	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b8:	ea42 0103 	orr.w	r1, r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	0c1b      	lsrs	r3, r3, #16
 80053d2:	f003 0104 	and.w	r1, r3, #4
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053da:	f003 0210 	and.w	r2, r3, #16
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69da      	ldr	r2, [r3, #28]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b088      	sub	sp, #32
 8005412:	af00      	add	r7, sp, #0
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	603b      	str	r3, [r7, #0]
 800541a:	4613      	mov	r3, r2
 800541c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_SPI_Transmit+0x22>
 800542c:	2302      	movs	r3, #2
 800542e:	e12d      	b.n	800568c <HAL_SPI_Transmit+0x27e>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005438:	f7fe fb28 	bl	8003a8c <HAL_GetTick>
 800543c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b01      	cmp	r3, #1
 800544c:	d002      	beq.n	8005454 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800544e:	2302      	movs	r3, #2
 8005450:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005452:	e116      	b.n	8005682 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d002      	beq.n	8005460 <HAL_SPI_Transmit+0x52>
 800545a:	88fb      	ldrh	r3, [r7, #6]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d102      	bne.n	8005466 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005464:	e10d      	b.n	8005682 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2203      	movs	r2, #3
 800546a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	88fa      	ldrh	r2, [r7, #6]
 800547e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	88fa      	ldrh	r2, [r7, #6]
 8005484:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054ac:	d10f      	bne.n	80054ce <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d8:	2b40      	cmp	r3, #64	@ 0x40
 80054da:	d007      	beq.n	80054ec <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054f4:	d14f      	bne.n	8005596 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d002      	beq.n	8005504 <HAL_SPI_Transmit+0xf6>
 80054fe:	8afb      	ldrh	r3, [r7, #22]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d142      	bne.n	800558a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005508:	881a      	ldrh	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005514:	1c9a      	adds	r2, r3, #2
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800551e:	b29b      	uxth	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	b29a      	uxth	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005528:	e02f      	b.n	800558a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b02      	cmp	r3, #2
 8005536:	d112      	bne.n	800555e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553c:	881a      	ldrh	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005548:	1c9a      	adds	r2, r3, #2
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005552:	b29b      	uxth	r3, r3
 8005554:	3b01      	subs	r3, #1
 8005556:	b29a      	uxth	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800555c:	e015      	b.n	800558a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800555e:	f7fe fa95 	bl	8003a8c <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d803      	bhi.n	8005576 <HAL_SPI_Transmit+0x168>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005574:	d102      	bne.n	800557c <HAL_SPI_Transmit+0x16e>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d106      	bne.n	800558a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005588:	e07b      	b.n	8005682 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1ca      	bne.n	800552a <HAL_SPI_Transmit+0x11c>
 8005594:	e050      	b.n	8005638 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <HAL_SPI_Transmit+0x196>
 800559e:	8afb      	ldrh	r3, [r7, #22]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d144      	bne.n	800562e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	330c      	adds	r3, #12
 80055ae:	7812      	ldrb	r2, [r2, #0]
 80055b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b6:	1c5a      	adds	r2, r3, #1
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80055ca:	e030      	b.n	800562e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d113      	bne.n	8005602 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	330c      	adds	r3, #12
 80055e4:	7812      	ldrb	r2, [r2, #0]
 80055e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ec:	1c5a      	adds	r2, r3, #1
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005600:	e015      	b.n	800562e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005602:	f7fe fa43 	bl	8003a8c <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d803      	bhi.n	800561a <HAL_SPI_Transmit+0x20c>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005618:	d102      	bne.n	8005620 <HAL_SPI_Transmit+0x212>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d106      	bne.n	800562e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800562c:	e029      	b.n	8005682 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005632:	b29b      	uxth	r3, r3
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1c9      	bne.n	80055cc <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	6839      	ldr	r1, [r7, #0]
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 fbdf 	bl	8005e00 <SPI_EndRxTxTransaction>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d002      	beq.n	800564e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2220      	movs	r2, #32
 800564c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10a      	bne.n	800566c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005656:	2300      	movs	r3, #0
 8005658:	613b      	str	r3, [r7, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	613b      	str	r3, [r7, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	613b      	str	r3, [r7, #16]
 800566a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005670:	2b00      	cmp	r3, #0
 8005672:	d002      	beq.n	800567a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	77fb      	strb	r3, [r7, #31]
 8005678:	e003      	b.n	8005682 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800568a:	7ffb      	ldrb	r3, [r7, #31]
}
 800568c:	4618      	mov	r0, r3
 800568e:	3720      	adds	r7, #32
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b088      	sub	sp, #32
 8005698:	af02      	add	r7, sp, #8
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	603b      	str	r3, [r7, #0]
 80056a0:	4613      	mov	r3, r2
 80056a2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d002      	beq.n	80056ba <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80056b4:	2302      	movs	r3, #2
 80056b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056b8:	e0fb      	b.n	80058b2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056c2:	d112      	bne.n	80056ea <HAL_SPI_Receive+0x56>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10e      	bne.n	80056ea <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2204      	movs	r2, #4
 80056d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056d4:	88fa      	ldrh	r2, [r7, #6]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	4613      	mov	r3, r2
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	68b9      	ldr	r1, [r7, #8]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f8ef 	bl	80058c4 <HAL_SPI_TransmitReceive>
 80056e6:	4603      	mov	r3, r0
 80056e8:	e0e8      	b.n	80058bc <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d101      	bne.n	80056f8 <HAL_SPI_Receive+0x64>
 80056f4:	2302      	movs	r3, #2
 80056f6:	e0e1      	b.n	80058bc <HAL_SPI_Receive+0x228>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005700:	f7fe f9c4 	bl	8003a8c <HAL_GetTick>
 8005704:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <HAL_SPI_Receive+0x7e>
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d102      	bne.n	8005718 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005716:	e0cc      	b.n	80058b2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2204      	movs	r2, #4
 800571c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	68ba      	ldr	r2, [r7, #8]
 800572a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	88fa      	ldrh	r2, [r7, #6]
 8005730:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	88fa      	ldrh	r2, [r7, #6]
 8005736:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800575e:	d10f      	bne.n	8005780 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800576e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800577e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578a:	2b40      	cmp	r3, #64	@ 0x40
 800578c:	d007      	beq.n	800579e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800579c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d16a      	bne.n	800587c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80057a6:	e032      	b.n	800580e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d115      	bne.n	80057e2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f103 020c 	add.w	r2, r3, #12
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c2:	7812      	ldrb	r2, [r2, #0]
 80057c4:	b2d2      	uxtb	r2, r2
 80057c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057e0:	e015      	b.n	800580e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057e2:	f7fe f953 	bl	8003a8c <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d803      	bhi.n	80057fa <HAL_SPI_Receive+0x166>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057f8:	d102      	bne.n	8005800 <HAL_SPI_Receive+0x16c>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d106      	bne.n	800580e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800580c:	e051      	b.n	80058b2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005812:	b29b      	uxth	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1c7      	bne.n	80057a8 <HAL_SPI_Receive+0x114>
 8005818:	e035      	b.n	8005886 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b01      	cmp	r3, #1
 8005826:	d113      	bne.n	8005850 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68da      	ldr	r2, [r3, #12]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005832:	b292      	uxth	r2, r2
 8005834:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583a:	1c9a      	adds	r2, r3, #2
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b01      	subs	r3, #1
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800584e:	e015      	b.n	800587c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005850:	f7fe f91c 	bl	8003a8c <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d803      	bhi.n	8005868 <HAL_SPI_Receive+0x1d4>
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005866:	d102      	bne.n	800586e <HAL_SPI_Receive+0x1da>
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d106      	bne.n	800587c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800587a:	e01a      	b.n	80058b2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005880:	b29b      	uxth	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1c9      	bne.n	800581a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005886:	693a      	ldr	r2, [r7, #16]
 8005888:	6839      	ldr	r1, [r7, #0]
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 fa52 	bl	8005d34 <SPI_EndRxTransaction>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d002      	beq.n	800589c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2220      	movs	r2, #32
 800589a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d002      	beq.n	80058aa <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	75fb      	strb	r3, [r7, #23]
 80058a8:	e003      	b.n	80058b2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80058ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b08c      	sub	sp, #48	@ 0x30
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80058d2:	2301      	movs	r3, #1
 80058d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80058d6:	2300      	movs	r3, #0
 80058d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d101      	bne.n	80058ea <HAL_SPI_TransmitReceive+0x26>
 80058e6:	2302      	movs	r3, #2
 80058e8:	e198      	b.n	8005c1c <HAL_SPI_TransmitReceive+0x358>
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058f2:	f7fe f8cb 	bl	8003a8c <HAL_GetTick>
 80058f6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005908:	887b      	ldrh	r3, [r7, #2]
 800590a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800590c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005910:	2b01      	cmp	r3, #1
 8005912:	d00f      	beq.n	8005934 <HAL_SPI_TransmitReceive+0x70>
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800591a:	d107      	bne.n	800592c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d103      	bne.n	800592c <HAL_SPI_TransmitReceive+0x68>
 8005924:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005928:	2b04      	cmp	r3, #4
 800592a:	d003      	beq.n	8005934 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800592c:	2302      	movs	r3, #2
 800592e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005932:	e16d      	b.n	8005c10 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d005      	beq.n	8005946 <HAL_SPI_TransmitReceive+0x82>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <HAL_SPI_TransmitReceive+0x82>
 8005940:	887b      	ldrh	r3, [r7, #2]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d103      	bne.n	800594e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800594c:	e160      	b.n	8005c10 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b04      	cmp	r3, #4
 8005958:	d003      	beq.n	8005962 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2205      	movs	r2, #5
 800595e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	887a      	ldrh	r2, [r7, #2]
 8005972:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	887a      	ldrh	r2, [r7, #2]
 8005978:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	887a      	ldrh	r2, [r7, #2]
 8005984:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	887a      	ldrh	r2, [r7, #2]
 800598a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a2:	2b40      	cmp	r3, #64	@ 0x40
 80059a4:	d007      	beq.n	80059b6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059be:	d17c      	bne.n	8005aba <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d002      	beq.n	80059ce <HAL_SPI_TransmitReceive+0x10a>
 80059c8:	8b7b      	ldrh	r3, [r7, #26]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d16a      	bne.n	8005aa4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d2:	881a      	ldrh	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059de:	1c9a      	adds	r2, r3, #2
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059f2:	e057      	b.n	8005aa4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d11b      	bne.n	8005a3a <HAL_SPI_TransmitReceive+0x176>
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d016      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x176>
 8005a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d113      	bne.n	8005a3a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a16:	881a      	ldrh	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a22:	1c9a      	adds	r2, r3, #2
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d119      	bne.n	8005a7c <HAL_SPI_TransmitReceive+0x1b8>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d014      	beq.n	8005a7c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68da      	ldr	r2, [r3, #12]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5c:	b292      	uxth	r2, r2
 8005a5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a64:	1c9a      	adds	r2, r3, #2
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a7c:	f7fe f806 	bl	8003a8c <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d80b      	bhi.n	8005aa4 <HAL_SPI_TransmitReceive+0x1e0>
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a92:	d007      	beq.n	8005aa4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005aa2:	e0b5      	b.n	8005c10 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1a2      	bne.n	80059f4 <HAL_SPI_TransmitReceive+0x130>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d19d      	bne.n	80059f4 <HAL_SPI_TransmitReceive+0x130>
 8005ab8:	e080      	b.n	8005bbc <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <HAL_SPI_TransmitReceive+0x204>
 8005ac2:	8b7b      	ldrh	r3, [r7, #26]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d16f      	bne.n	8005ba8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	330c      	adds	r3, #12
 8005ad2:	7812      	ldrb	r2, [r2, #0]
 8005ad4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aee:	e05b      	b.n	8005ba8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d11c      	bne.n	8005b38 <HAL_SPI_TransmitReceive+0x274>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d017      	beq.n	8005b38 <HAL_SPI_TransmitReceive+0x274>
 8005b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d114      	bne.n	8005b38 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	330c      	adds	r3, #12
 8005b18:	7812      	ldrb	r2, [r2, #0]
 8005b1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b20:	1c5a      	adds	r2, r3, #1
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b34:	2300      	movs	r3, #0
 8005b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d119      	bne.n	8005b7a <HAL_SPI_TransmitReceive+0x2b6>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d014      	beq.n	8005b7a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5a:	b2d2      	uxtb	r2, r2
 8005b5c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b62:	1c5a      	adds	r2, r3, #1
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b76:	2301      	movs	r3, #1
 8005b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b7a:	f7fd ff87 	bl	8003a8c <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d803      	bhi.n	8005b92 <HAL_SPI_TransmitReceive+0x2ce>
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b90:	d102      	bne.n	8005b98 <HAL_SPI_TransmitReceive+0x2d4>
 8005b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d107      	bne.n	8005ba8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005ba6:	e033      	b.n	8005c10 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d19e      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x22c>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d199      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bbe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 f91d 	bl	8005e00 <SPI_EndRxTxTransaction>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d006      	beq.n	8005bda <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005bd8:	e01a      	b.n	8005c10 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10a      	bne.n	8005bf8 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005be2:	2300      	movs	r3, #0
 8005be4:	617b      	str	r3, [r7, #20]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	617b      	str	r3, [r7, #20]
 8005bf6:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d003      	beq.n	8005c08 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c06:	e003      	b.n	8005c10 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005c18:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3730      	adds	r7, #48	@ 0x30
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b088      	sub	sp, #32
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	603b      	str	r3, [r7, #0]
 8005c30:	4613      	mov	r3, r2
 8005c32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c34:	f7fd ff2a 	bl	8003a8c <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	1a9b      	subs	r3, r3, r2
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	4413      	add	r3, r2
 8005c42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c44:	f7fd ff22 	bl	8003a8c <HAL_GetTick>
 8005c48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c4a:	4b39      	ldr	r3, [pc, #228]	@ (8005d30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	015b      	lsls	r3, r3, #5
 8005c50:	0d1b      	lsrs	r3, r3, #20
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	fb02 f303 	mul.w	r3, r2, r3
 8005c58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c5a:	e054      	b.n	8005d06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c62:	d050      	beq.n	8005d06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c64:	f7fd ff12 	bl	8003a8c <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	69fa      	ldr	r2, [r7, #28]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d902      	bls.n	8005c7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d13d      	bne.n	8005cf6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c92:	d111      	bne.n	8005cb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c9c:	d004      	beq.n	8005ca8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ca6:	d107      	bne.n	8005cb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cc0:	d10f      	bne.n	8005ce2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ce0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e017      	b.n	8005d26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689a      	ldr	r2, [r3, #8]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4013      	ands	r3, r2
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	bf0c      	ite	eq
 8005d16:	2301      	moveq	r3, #1
 8005d18:	2300      	movne	r3, #0
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	79fb      	ldrb	r3, [r7, #7]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d19b      	bne.n	8005c5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3720      	adds	r7, #32
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	20000074 	.word	0x20000074

08005d34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af02      	add	r7, sp, #8
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d48:	d111      	bne.n	8005d6e <SPI_EndRxTransaction+0x3a>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d52:	d004      	beq.n	8005d5e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d5c:	d107      	bne.n	8005d6e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d6c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d76:	d12a      	bne.n	8005dce <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d80:	d012      	beq.n	8005da8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	9300      	str	r3, [sp, #0]
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	2180      	movs	r1, #128	@ 0x80
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	f7ff ff49 	bl	8005c24 <SPI_WaitFlagStateUntilTimeout>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d02d      	beq.n	8005df4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d9c:	f043 0220 	orr.w	r2, r3, #32
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e026      	b.n	8005df6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	2200      	movs	r2, #0
 8005db0:	2101      	movs	r1, #1
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f7ff ff36 	bl	8005c24 <SPI_WaitFlagStateUntilTimeout>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d01a      	beq.n	8005df4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc2:	f043 0220 	orr.w	r2, r3, #32
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e013      	b.n	8005df6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2101      	movs	r1, #1
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f7ff ff23 	bl	8005c24 <SPI_WaitFlagStateUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005de8:	f043 0220 	orr.w	r2, r3, #32
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e000      	b.n	8005df6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3710      	adds	r7, #16
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
	...

08005e00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2201      	movs	r2, #1
 8005e14:	2102      	movs	r1, #2
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f7ff ff04 	bl	8005c24 <SPI_WaitFlagStateUntilTimeout>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d007      	beq.n	8005e32 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e26:	f043 0220 	orr.w	r2, r3, #32
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e032      	b.n	8005e98 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e32:	4b1b      	ldr	r3, [pc, #108]	@ (8005ea0 <SPI_EndRxTxTransaction+0xa0>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a1b      	ldr	r2, [pc, #108]	@ (8005ea4 <SPI_EndRxTxTransaction+0xa4>)
 8005e38:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3c:	0d5b      	lsrs	r3, r3, #21
 8005e3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e42:	fb02 f303 	mul.w	r3, r2, r3
 8005e46:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e50:	d112      	bne.n	8005e78 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	2180      	movs	r1, #128	@ 0x80
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f7ff fee1 	bl	8005c24 <SPI_WaitFlagStateUntilTimeout>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d016      	beq.n	8005e96 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6c:	f043 0220 	orr.w	r2, r3, #32
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e00f      	b.n	8005e98 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00a      	beq.n	8005e94 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	3b01      	subs	r3, #1
 8005e82:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e8e:	2b80      	cmp	r3, #128	@ 0x80
 8005e90:	d0f2      	beq.n	8005e78 <SPI_EndRxTxTransaction+0x78>
 8005e92:	e000      	b.n	8005e96 <SPI_EndRxTxTransaction+0x96>
        break;
 8005e94:	bf00      	nop
  }

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3718      	adds	r7, #24
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	20000074 	.word	0x20000074
 8005ea4:	165e9f81 	.word	0x165e9f81

08005ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b082      	sub	sp, #8
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d101      	bne.n	8005eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e041      	b.n	8005f3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d106      	bne.n	8005ed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fd fb80 	bl	80035d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3304      	adds	r3, #4
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	4610      	mov	r0, r2
 8005ee8:	f000 fc58 	bl	800679c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
	...

08005f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d001      	beq.n	8005f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e04e      	b.n	8005ffe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f042 0201 	orr.w	r2, r2, #1
 8005f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a23      	ldr	r2, [pc, #140]	@ (800600c <HAL_TIM_Base_Start_IT+0xc4>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d022      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f8a:	d01d      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a1f      	ldr	r2, [pc, #124]	@ (8006010 <HAL_TIM_Base_Start_IT+0xc8>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d018      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8006014 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d013      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a1c      	ldr	r2, [pc, #112]	@ (8006018 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d00e      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a1b      	ldr	r2, [pc, #108]	@ (800601c <HAL_TIM_Base_Start_IT+0xd4>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d009      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a19      	ldr	r2, [pc, #100]	@ (8006020 <HAL_TIM_Base_Start_IT+0xd8>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d004      	beq.n	8005fc8 <HAL_TIM_Base_Start_IT+0x80>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a18      	ldr	r2, [pc, #96]	@ (8006024 <HAL_TIM_Base_Start_IT+0xdc>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d111      	bne.n	8005fec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f003 0307 	and.w	r3, r3, #7
 8005fd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2b06      	cmp	r3, #6
 8005fd8:	d010      	beq.n	8005ffc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0201 	orr.w	r2, r2, #1
 8005fe8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fea:	e007      	b.n	8005ffc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f042 0201 	orr.w	r2, r2, #1
 8005ffa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	40010000 	.word	0x40010000
 8006010:	40000400 	.word	0x40000400
 8006014:	40000800 	.word	0x40000800
 8006018:	40000c00 	.word	0x40000c00
 800601c:	40010400 	.word	0x40010400
 8006020:	40014000 	.word	0x40014000
 8006024:	40001800 	.word	0x40001800

08006028 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e041      	b.n	80060be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d106      	bne.n	8006054 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7fd fa9e 	bl	8003590 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	3304      	adds	r3, #4
 8006064:	4619      	mov	r1, r3
 8006066:	4610      	mov	r0, r2
 8006068:	f000 fb98 	bl	800679c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3708      	adds	r7, #8
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
	...

080060c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d109      	bne.n	80060ec <HAL_TIM_PWM_Start+0x24>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	bf14      	ite	ne
 80060e4:	2301      	movne	r3, #1
 80060e6:	2300      	moveq	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	e022      	b.n	8006132 <HAL_TIM_PWM_Start+0x6a>
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	d109      	bne.n	8006106 <HAL_TIM_PWM_Start+0x3e>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	bf14      	ite	ne
 80060fe:	2301      	movne	r3, #1
 8006100:	2300      	moveq	r3, #0
 8006102:	b2db      	uxtb	r3, r3
 8006104:	e015      	b.n	8006132 <HAL_TIM_PWM_Start+0x6a>
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b08      	cmp	r3, #8
 800610a:	d109      	bne.n	8006120 <HAL_TIM_PWM_Start+0x58>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b01      	cmp	r3, #1
 8006116:	bf14      	ite	ne
 8006118:	2301      	movne	r3, #1
 800611a:	2300      	moveq	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	e008      	b.n	8006132 <HAL_TIM_PWM_Start+0x6a>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b01      	cmp	r3, #1
 800612a:	bf14      	ite	ne
 800612c:	2301      	movne	r3, #1
 800612e:	2300      	moveq	r3, #0
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e07c      	b.n	8006234 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d104      	bne.n	800614a <HAL_TIM_PWM_Start+0x82>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006148:	e013      	b.n	8006172 <HAL_TIM_PWM_Start+0xaa>
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	2b04      	cmp	r3, #4
 800614e:	d104      	bne.n	800615a <HAL_TIM_PWM_Start+0x92>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006158:	e00b      	b.n	8006172 <HAL_TIM_PWM_Start+0xaa>
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	2b08      	cmp	r3, #8
 800615e:	d104      	bne.n	800616a <HAL_TIM_PWM_Start+0xa2>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2202      	movs	r2, #2
 8006164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006168:	e003      	b.n	8006172 <HAL_TIM_PWM_Start+0xaa>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2202      	movs	r2, #2
 800616e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2201      	movs	r2, #1
 8006178:	6839      	ldr	r1, [r7, #0]
 800617a:	4618      	mov	r0, r3
 800617c:	f000 fe04 	bl	8006d88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a2d      	ldr	r2, [pc, #180]	@ (800623c <HAL_TIM_PWM_Start+0x174>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d004      	beq.n	8006194 <HAL_TIM_PWM_Start+0xcc>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a2c      	ldr	r2, [pc, #176]	@ (8006240 <HAL_TIM_PWM_Start+0x178>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d101      	bne.n	8006198 <HAL_TIM_PWM_Start+0xd0>
 8006194:	2301      	movs	r3, #1
 8006196:	e000      	b.n	800619a <HAL_TIM_PWM_Start+0xd2>
 8006198:	2300      	movs	r3, #0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d007      	beq.n	80061ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80061ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a22      	ldr	r2, [pc, #136]	@ (800623c <HAL_TIM_PWM_Start+0x174>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d022      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061c0:	d01d      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006244 <HAL_TIM_PWM_Start+0x17c>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d018      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006248 <HAL_TIM_PWM_Start+0x180>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d013      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a1c      	ldr	r2, [pc, #112]	@ (800624c <HAL_TIM_PWM_Start+0x184>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00e      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a16      	ldr	r2, [pc, #88]	@ (8006240 <HAL_TIM_PWM_Start+0x178>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d009      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a18      	ldr	r2, [pc, #96]	@ (8006250 <HAL_TIM_PWM_Start+0x188>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d004      	beq.n	80061fe <HAL_TIM_PWM_Start+0x136>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a16      	ldr	r2, [pc, #88]	@ (8006254 <HAL_TIM_PWM_Start+0x18c>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d111      	bne.n	8006222 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f003 0307 	and.w	r3, r3, #7
 8006208:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2b06      	cmp	r3, #6
 800620e:	d010      	beq.n	8006232 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0201 	orr.w	r2, r2, #1
 800621e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006220:	e007      	b.n	8006232 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f042 0201 	orr.w	r2, r2, #1
 8006230:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	40010000 	.word	0x40010000
 8006240:	40010400 	.word	0x40010400
 8006244:	40000400 	.word	0x40000400
 8006248:	40000800 	.word	0x40000800
 800624c:	40000c00 	.word	0x40000c00
 8006250:	40014000 	.word	0x40014000
 8006254:	40001800 	.word	0x40001800

08006258 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b00      	cmp	r3, #0
 8006278:	d020      	beq.n	80062bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b00      	cmp	r3, #0
 8006282:	d01b      	beq.n	80062bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f06f 0202 	mvn.w	r2, #2
 800628c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	f003 0303 	and.w	r3, r3, #3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fa5b 	bl	800675e <HAL_TIM_IC_CaptureCallback>
 80062a8:	e005      	b.n	80062b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fa4d 	bl	800674a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fa5e 	bl	8006772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d020      	beq.n	8006308 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f003 0304 	and.w	r3, r3, #4
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d01b      	beq.n	8006308 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f06f 0204 	mvn.w	r2, #4
 80062d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2202      	movs	r2, #2
 80062de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 fa35 	bl	800675e <HAL_TIM_IC_CaptureCallback>
 80062f4:	e005      	b.n	8006302 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 fa27 	bl	800674a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 fa38 	bl	8006772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	f003 0308 	and.w	r3, r3, #8
 800630e:	2b00      	cmp	r3, #0
 8006310:	d020      	beq.n	8006354 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f003 0308 	and.w	r3, r3, #8
 8006318:	2b00      	cmp	r3, #0
 800631a:	d01b      	beq.n	8006354 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f06f 0208 	mvn.w	r2, #8
 8006324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2204      	movs	r2, #4
 800632a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	69db      	ldr	r3, [r3, #28]
 8006332:	f003 0303 	and.w	r3, r3, #3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 fa0f 	bl	800675e <HAL_TIM_IC_CaptureCallback>
 8006340:	e005      	b.n	800634e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 fa01 	bl	800674a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 fa12 	bl	8006772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f003 0310 	and.w	r3, r3, #16
 800635a:	2b00      	cmp	r3, #0
 800635c:	d020      	beq.n	80063a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f003 0310 	and.w	r3, r3, #16
 8006364:	2b00      	cmp	r3, #0
 8006366:	d01b      	beq.n	80063a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f06f 0210 	mvn.w	r2, #16
 8006370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2208      	movs	r2, #8
 8006376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006382:	2b00      	cmp	r3, #0
 8006384:	d003      	beq.n	800638e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f9e9 	bl	800675e <HAL_TIM_IC_CaptureCallback>
 800638c:	e005      	b.n	800639a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f9db 	bl	800674a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 f9ec 	bl	8006772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00c      	beq.n	80063c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f003 0301 	and.w	r3, r3, #1
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d007      	beq.n	80063c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f06f 0201 	mvn.w	r2, #1
 80063bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7fd f82a 	bl	8003418 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00c      	beq.n	80063e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d007      	beq.n	80063e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80063e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 fdce 	bl	8006f84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00c      	beq.n	800640c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d007      	beq.n	800640c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f9bd 	bl	8006786 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00c      	beq.n	8006430 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f003 0320 	and.w	r3, r3, #32
 800641c:	2b00      	cmp	r3, #0
 800641e:	d007      	beq.n	8006430 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f06f 0220 	mvn.w	r2, #32
 8006428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fda0 	bl	8006f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006430:	bf00      	nop
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800644e:	2b01      	cmp	r3, #1
 8006450:	d101      	bne.n	8006456 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006452:	2302      	movs	r3, #2
 8006454:	e0ae      	b.n	80065b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b0c      	cmp	r3, #12
 8006462:	f200 809f 	bhi.w	80065a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006466:	a201      	add	r2, pc, #4	@ (adr r2, 800646c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800646c:	080064a1 	.word	0x080064a1
 8006470:	080065a5 	.word	0x080065a5
 8006474:	080065a5 	.word	0x080065a5
 8006478:	080065a5 	.word	0x080065a5
 800647c:	080064e1 	.word	0x080064e1
 8006480:	080065a5 	.word	0x080065a5
 8006484:	080065a5 	.word	0x080065a5
 8006488:	080065a5 	.word	0x080065a5
 800648c:	08006523 	.word	0x08006523
 8006490:	080065a5 	.word	0x080065a5
 8006494:	080065a5 	.word	0x080065a5
 8006498:	080065a5 	.word	0x080065a5
 800649c:	08006563 	.word	0x08006563
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fa24 	bl	80068f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699a      	ldr	r2, [r3, #24]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0208 	orr.w	r2, r2, #8
 80064ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699a      	ldr	r2, [r3, #24]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0204 	bic.w	r2, r2, #4
 80064ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6999      	ldr	r1, [r3, #24]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	691a      	ldr	r2, [r3, #16]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	619a      	str	r2, [r3, #24]
      break;
 80064de:	e064      	b.n	80065aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68b9      	ldr	r1, [r7, #8]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 fa74 	bl	80069d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699a      	ldr	r2, [r3, #24]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800650a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6999      	ldr	r1, [r3, #24]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	021a      	lsls	r2, r3, #8
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	430a      	orrs	r2, r1
 800651e:	619a      	str	r2, [r3, #24]
      break;
 8006520:	e043      	b.n	80065aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	4618      	mov	r0, r3
 800652a:	f000 fac9 	bl	8006ac0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	69da      	ldr	r2, [r3, #28]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0208 	orr.w	r2, r2, #8
 800653c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	69da      	ldr	r2, [r3, #28]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0204 	bic.w	r2, r2, #4
 800654c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69d9      	ldr	r1, [r3, #28]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	61da      	str	r2, [r3, #28]
      break;
 8006560:	e023      	b.n	80065aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fb1d 	bl	8006ba8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69da      	ldr	r2, [r3, #28]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800657c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	69da      	ldr	r2, [r3, #28]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800658c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69d9      	ldr	r1, [r3, #28]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	021a      	lsls	r2, r3, #8
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	61da      	str	r2, [r3, #28]
      break;
 80065a2:	e002      	b.n	80065aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	75fb      	strb	r3, [r7, #23]
      break;
 80065a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d101      	bne.n	80065d8 <HAL_TIM_ConfigClockSource+0x1c>
 80065d4:	2302      	movs	r3, #2
 80065d6:	e0b4      	b.n	8006742 <HAL_TIM_ConfigClockSource+0x186>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2202      	movs	r2, #2
 80065e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80065f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68ba      	ldr	r2, [r7, #8]
 8006606:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006610:	d03e      	beq.n	8006690 <HAL_TIM_ConfigClockSource+0xd4>
 8006612:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006616:	f200 8087 	bhi.w	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 800661a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800661e:	f000 8086 	beq.w	800672e <HAL_TIM_ConfigClockSource+0x172>
 8006622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006626:	d87f      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006628:	2b70      	cmp	r3, #112	@ 0x70
 800662a:	d01a      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0xa6>
 800662c:	2b70      	cmp	r3, #112	@ 0x70
 800662e:	d87b      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006630:	2b60      	cmp	r3, #96	@ 0x60
 8006632:	d050      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0x11a>
 8006634:	2b60      	cmp	r3, #96	@ 0x60
 8006636:	d877      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006638:	2b50      	cmp	r3, #80	@ 0x50
 800663a:	d03c      	beq.n	80066b6 <HAL_TIM_ConfigClockSource+0xfa>
 800663c:	2b50      	cmp	r3, #80	@ 0x50
 800663e:	d873      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006640:	2b40      	cmp	r3, #64	@ 0x40
 8006642:	d058      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0x13a>
 8006644:	2b40      	cmp	r3, #64	@ 0x40
 8006646:	d86f      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006648:	2b30      	cmp	r3, #48	@ 0x30
 800664a:	d064      	beq.n	8006716 <HAL_TIM_ConfigClockSource+0x15a>
 800664c:	2b30      	cmp	r3, #48	@ 0x30
 800664e:	d86b      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006650:	2b20      	cmp	r3, #32
 8006652:	d060      	beq.n	8006716 <HAL_TIM_ConfigClockSource+0x15a>
 8006654:	2b20      	cmp	r3, #32
 8006656:	d867      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
 8006658:	2b00      	cmp	r3, #0
 800665a:	d05c      	beq.n	8006716 <HAL_TIM_ConfigClockSource+0x15a>
 800665c:	2b10      	cmp	r3, #16
 800665e:	d05a      	beq.n	8006716 <HAL_TIM_ConfigClockSource+0x15a>
 8006660:	e062      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006672:	f000 fb69 	bl	8006d48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006684:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	609a      	str	r2, [r3, #8]
      break;
 800668e:	e04f      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066a0:	f000 fb52 	bl	8006d48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066b2:	609a      	str	r2, [r3, #8]
      break;
 80066b4:	e03c      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c2:	461a      	mov	r2, r3
 80066c4:	f000 fac6 	bl	8006c54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2150      	movs	r1, #80	@ 0x50
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 fb1f 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 80066d4:	e02c      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066e2:	461a      	mov	r2, r3
 80066e4:	f000 fae5 	bl	8006cb2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2160      	movs	r1, #96	@ 0x60
 80066ee:	4618      	mov	r0, r3
 80066f0:	f000 fb0f 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 80066f4:	e01c      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006702:	461a      	mov	r2, r3
 8006704:	f000 faa6 	bl	8006c54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2140      	movs	r1, #64	@ 0x40
 800670e:	4618      	mov	r0, r3
 8006710:	f000 faff 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 8006714:	e00c      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4619      	mov	r1, r3
 8006720:	4610      	mov	r0, r2
 8006722:	f000 faf6 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 8006726:	e003      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
      break;
 800672c:	e000      	b.n	8006730 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800672e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006740:	7bfb      	ldrb	r3, [r7, #15]
}
 8006742:	4618      	mov	r0, r3
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800675e:	b480      	push	{r7}
 8006760:	b083      	sub	sp, #12
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006766:	bf00      	nop
 8006768:	370c      	adds	r7, #12
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr

08006772 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006786:	b480      	push	{r7}
 8006788:	b083      	sub	sp, #12
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800678e:	bf00      	nop
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
	...

0800679c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a46      	ldr	r2, [pc, #280]	@ (80068c8 <TIM_Base_SetConfig+0x12c>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d013      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ba:	d00f      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a43      	ldr	r2, [pc, #268]	@ (80068cc <TIM_Base_SetConfig+0x130>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d00b      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a42      	ldr	r2, [pc, #264]	@ (80068d0 <TIM_Base_SetConfig+0x134>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d007      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a41      	ldr	r2, [pc, #260]	@ (80068d4 <TIM_Base_SetConfig+0x138>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d003      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a40      	ldr	r2, [pc, #256]	@ (80068d8 <TIM_Base_SetConfig+0x13c>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d108      	bne.n	80067ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a35      	ldr	r2, [pc, #212]	@ (80068c8 <TIM_Base_SetConfig+0x12c>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d02b      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067fc:	d027      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a32      	ldr	r2, [pc, #200]	@ (80068cc <TIM_Base_SetConfig+0x130>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d023      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a31      	ldr	r2, [pc, #196]	@ (80068d0 <TIM_Base_SetConfig+0x134>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d01f      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a30      	ldr	r2, [pc, #192]	@ (80068d4 <TIM_Base_SetConfig+0x138>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01b      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a2f      	ldr	r2, [pc, #188]	@ (80068d8 <TIM_Base_SetConfig+0x13c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d017      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a2e      	ldr	r2, [pc, #184]	@ (80068dc <TIM_Base_SetConfig+0x140>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d013      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a2d      	ldr	r2, [pc, #180]	@ (80068e0 <TIM_Base_SetConfig+0x144>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d00f      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a2c      	ldr	r2, [pc, #176]	@ (80068e4 <TIM_Base_SetConfig+0x148>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d00b      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a2b      	ldr	r2, [pc, #172]	@ (80068e8 <TIM_Base_SetConfig+0x14c>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d007      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a2a      	ldr	r2, [pc, #168]	@ (80068ec <TIM_Base_SetConfig+0x150>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d003      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a29      	ldr	r2, [pc, #164]	@ (80068f0 <TIM_Base_SetConfig+0x154>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d108      	bne.n	8006860 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a10      	ldr	r2, [pc, #64]	@ (80068c8 <TIM_Base_SetConfig+0x12c>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d003      	beq.n	8006894 <TIM_Base_SetConfig+0xf8>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a12      	ldr	r2, [pc, #72]	@ (80068d8 <TIM_Base_SetConfig+0x13c>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d103      	bne.n	800689c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	691a      	ldr	r2, [r3, #16]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d105      	bne.n	80068ba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	f023 0201 	bic.w	r2, r3, #1
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	611a      	str	r2, [r3, #16]
  }
}
 80068ba:	bf00      	nop
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40000400 	.word	0x40000400
 80068d0:	40000800 	.word	0x40000800
 80068d4:	40000c00 	.word	0x40000c00
 80068d8:	40010400 	.word	0x40010400
 80068dc:	40014000 	.word	0x40014000
 80068e0:	40014400 	.word	0x40014400
 80068e4:	40014800 	.word	0x40014800
 80068e8:	40001800 	.word	0x40001800
 80068ec:	40001c00 	.word	0x40001c00
 80068f0:	40002000 	.word	0x40002000

080068f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b087      	sub	sp, #28
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	f023 0201 	bic.w	r2, r3, #1
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f023 0303 	bic.w	r3, r3, #3
 800692a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	4313      	orrs	r3, r2
 8006934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f023 0302 	bic.w	r3, r3, #2
 800693c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	4313      	orrs	r3, r2
 8006946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a20      	ldr	r2, [pc, #128]	@ (80069cc <TIM_OC1_SetConfig+0xd8>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d003      	beq.n	8006958 <TIM_OC1_SetConfig+0x64>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a1f      	ldr	r2, [pc, #124]	@ (80069d0 <TIM_OC1_SetConfig+0xdc>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d10c      	bne.n	8006972 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f023 0308 	bic.w	r3, r3, #8
 800695e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	4313      	orrs	r3, r2
 8006968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	f023 0304 	bic.w	r3, r3, #4
 8006970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a15      	ldr	r2, [pc, #84]	@ (80069cc <TIM_OC1_SetConfig+0xd8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d003      	beq.n	8006982 <TIM_OC1_SetConfig+0x8e>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a14      	ldr	r2, [pc, #80]	@ (80069d0 <TIM_OC1_SetConfig+0xdc>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d111      	bne.n	80069a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	4313      	orrs	r3, r2
 800699a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	697a      	ldr	r2, [r7, #20]
 80069be:	621a      	str	r2, [r3, #32]
}
 80069c0:	bf00      	nop
 80069c2:	371c      	adds	r7, #28
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	40010000 	.word	0x40010000
 80069d0:	40010400 	.word	0x40010400

080069d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b087      	sub	sp, #28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	f023 0210 	bic.w	r2, r3, #16
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	021b      	lsls	r3, r3, #8
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	f023 0320 	bic.w	r3, r3, #32
 8006a1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	011b      	lsls	r3, r3, #4
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a22      	ldr	r2, [pc, #136]	@ (8006ab8 <TIM_OC2_SetConfig+0xe4>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d003      	beq.n	8006a3c <TIM_OC2_SetConfig+0x68>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a21      	ldr	r2, [pc, #132]	@ (8006abc <TIM_OC2_SetConfig+0xe8>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d10d      	bne.n	8006a58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	011b      	lsls	r3, r3, #4
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a17      	ldr	r2, [pc, #92]	@ (8006ab8 <TIM_OC2_SetConfig+0xe4>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d003      	beq.n	8006a68 <TIM_OC2_SetConfig+0x94>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a16      	ldr	r2, [pc, #88]	@ (8006abc <TIM_OC2_SetConfig+0xe8>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d113      	bne.n	8006a90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	695b      	ldr	r3, [r3, #20]
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	621a      	str	r2, [r3, #32]
}
 8006aaa:	bf00      	nop
 8006aac:	371c      	adds	r7, #28
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	40010000 	.word	0x40010000
 8006abc:	40010400 	.word	0x40010400

08006ac0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b087      	sub	sp, #28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	69db      	ldr	r3, [r3, #28]
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f023 0303 	bic.w	r3, r3, #3
 8006af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	021b      	lsls	r3, r3, #8
 8006b10:	697a      	ldr	r2, [r7, #20]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a21      	ldr	r2, [pc, #132]	@ (8006ba0 <TIM_OC3_SetConfig+0xe0>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d003      	beq.n	8006b26 <TIM_OC3_SetConfig+0x66>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a20      	ldr	r2, [pc, #128]	@ (8006ba4 <TIM_OC3_SetConfig+0xe4>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d10d      	bne.n	8006b42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a16      	ldr	r2, [pc, #88]	@ (8006ba0 <TIM_OC3_SetConfig+0xe0>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d003      	beq.n	8006b52 <TIM_OC3_SetConfig+0x92>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a15      	ldr	r2, [pc, #84]	@ (8006ba4 <TIM_OC3_SetConfig+0xe4>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d113      	bne.n	8006b7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	011b      	lsls	r3, r3, #4
 8006b74:	693a      	ldr	r2, [r7, #16]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	621a      	str	r2, [r3, #32]
}
 8006b94:	bf00      	nop
 8006b96:	371c      	adds	r7, #28
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	40010000 	.word	0x40010000
 8006ba4:	40010400 	.word	0x40010400

08006ba8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	031b      	lsls	r3, r3, #12
 8006bfa:	693a      	ldr	r2, [r7, #16]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a12      	ldr	r2, [pc, #72]	@ (8006c4c <TIM_OC4_SetConfig+0xa4>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d003      	beq.n	8006c10 <TIM_OC4_SetConfig+0x68>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a11      	ldr	r2, [pc, #68]	@ (8006c50 <TIM_OC4_SetConfig+0xa8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d109      	bne.n	8006c24 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	019b      	lsls	r3, r3, #6
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	621a      	str	r2, [r3, #32]
}
 8006c3e:	bf00      	nop
 8006c40:	371c      	adds	r7, #28
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	40010000 	.word	0x40010000
 8006c50:	40010400 	.word	0x40010400

08006c54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b087      	sub	sp, #28
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6a1b      	ldr	r3, [r3, #32]
 8006c64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	f023 0201 	bic.w	r2, r3, #1
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	011b      	lsls	r3, r3, #4
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	f023 030a 	bic.w	r3, r3, #10
 8006c90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	693a      	ldr	r2, [r7, #16]
 8006c9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	697a      	ldr	r2, [r7, #20]
 8006ca4:	621a      	str	r2, [r3, #32]
}
 8006ca6:	bf00      	nop
 8006ca8:	371c      	adds	r7, #28
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr

08006cb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b087      	sub	sp, #28
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	60f8      	str	r0, [r7, #12]
 8006cba:	60b9      	str	r1, [r7, #8]
 8006cbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	f023 0210 	bic.w	r2, r3, #16
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006cdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	031b      	lsls	r3, r3, #12
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006cee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	011b      	lsls	r3, r3, #4
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	621a      	str	r2, [r3, #32]
}
 8006d06:	bf00      	nop
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d12:	b480      	push	{r7}
 8006d14:	b085      	sub	sp, #20
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
 8006d1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f043 0307 	orr.w	r3, r3, #7
 8006d34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	609a      	str	r2, [r3, #8]
}
 8006d3c:	bf00      	nop
 8006d3e:	3714      	adds	r7, #20
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
 8006d54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	021a      	lsls	r2, r3, #8
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	431a      	orrs	r2, r3
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	609a      	str	r2, [r3, #8]
}
 8006d7c:	bf00      	nop
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b087      	sub	sp, #28
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	f003 031f 	and.w	r3, r3, #31
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006da0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a1a      	ldr	r2, [r3, #32]
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	43db      	mvns	r3, r3
 8006daa:	401a      	ands	r2, r3
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6a1a      	ldr	r2, [r3, #32]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f003 031f 	and.w	r3, r3, #31
 8006dba:	6879      	ldr	r1, [r7, #4]
 8006dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	621a      	str	r2, [r3, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	371c      	adds	r7, #28
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
	...

08006dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d101      	bne.n	8006dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de8:	2302      	movs	r3, #2
 8006dea:	e05a      	b.n	8006ea2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a21      	ldr	r2, [pc, #132]	@ (8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d022      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e38:	d01d      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d018      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a1b      	ldr	r2, [pc, #108]	@ (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d013      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a1a      	ldr	r2, [pc, #104]	@ (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00e      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a18      	ldr	r2, [pc, #96]	@ (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d009      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a17      	ldr	r2, [pc, #92]	@ (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d004      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a15      	ldr	r2, [pc, #84]	@ (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d10c      	bne.n	8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	40010000 	.word	0x40010000
 8006eb4:	40000400 	.word	0x40000400
 8006eb8:	40000800 	.word	0x40000800
 8006ebc:	40000c00 	.word	0x40000c00
 8006ec0:	40010400 	.word	0x40010400
 8006ec4:	40014000 	.word	0x40014000
 8006ec8:	40001800 	.word	0x40001800

08006ecc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d101      	bne.n	8006ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	e03d      	b.n	8006f64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f78:	bf00      	nop
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e042      	b.n	8007030 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d106      	bne.n	8006fc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f7fc fba8 	bl	8003714 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2224      	movs	r2, #36	@ 0x24
 8006fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fdbd 	bl	8007b5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691a      	ldr	r2, [r3, #16]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ff0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	695a      	ldr	r2, [r3, #20]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007000:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007010:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2220      	movs	r2, #32
 8007024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08a      	sub	sp, #40	@ 0x28
 800703c:	af02      	add	r7, sp, #8
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	603b      	str	r3, [r7, #0]
 8007044:	4613      	mov	r3, r2
 8007046:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007048:	2300      	movs	r3, #0
 800704a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b20      	cmp	r3, #32
 8007056:	d175      	bne.n	8007144 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <HAL_UART_Transmit+0x2c>
 800705e:	88fb      	ldrh	r3, [r7, #6]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d101      	bne.n	8007068 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e06e      	b.n	8007146 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2221      	movs	r2, #33	@ 0x21
 8007072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007076:	f7fc fd09 	bl	8003a8c <HAL_GetTick>
 800707a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	88fa      	ldrh	r2, [r7, #6]
 8007080:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	88fa      	ldrh	r2, [r7, #6]
 8007086:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007090:	d108      	bne.n	80070a4 <HAL_UART_Transmit+0x6c>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d104      	bne.n	80070a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800709a:	2300      	movs	r3, #0
 800709c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	61bb      	str	r3, [r7, #24]
 80070a2:	e003      	b.n	80070ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070a8:	2300      	movs	r3, #0
 80070aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070ac:	e02e      	b.n	800710c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2200      	movs	r2, #0
 80070b6:	2180      	movs	r1, #128	@ 0x80
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f000 fb1f 	bl	80076fc <UART_WaitOnFlagUntilTimeout>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d005      	beq.n	80070d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	e03a      	b.n	8007146 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10b      	bne.n	80070ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	881b      	ldrh	r3, [r3, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	3302      	adds	r3, #2
 80070ea:	61bb      	str	r3, [r7, #24]
 80070ec:	e007      	b.n	80070fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	781a      	ldrb	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	3301      	adds	r3, #1
 80070fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007102:	b29b      	uxth	r3, r3
 8007104:	3b01      	subs	r3, #1
 8007106:	b29a      	uxth	r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007110:	b29b      	uxth	r3, r3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1cb      	bne.n	80070ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	2200      	movs	r2, #0
 800711e:	2140      	movs	r1, #64	@ 0x40
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f000 faeb 	bl	80076fc <UART_WaitOnFlagUntilTimeout>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2220      	movs	r2, #32
 8007130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e006      	b.n	8007146 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2220      	movs	r2, #32
 800713c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007140:	2300      	movs	r3, #0
 8007142:	e000      	b.n	8007146 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007144:	2302      	movs	r3, #2
  }
}
 8007146:	4618      	mov	r0, r3
 8007148:	3720      	adds	r7, #32
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	60f8      	str	r0, [r7, #12]
 8007156:	60b9      	str	r1, [r7, #8]
 8007158:	4613      	mov	r3, r2
 800715a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b20      	cmp	r3, #32
 8007166:	d112      	bne.n	800718e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <HAL_UART_Receive_IT+0x26>
 800716e:	88fb      	ldrh	r3, [r7, #6]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d101      	bne.n	8007178 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e00b      	b.n	8007190 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800717e:	88fb      	ldrh	r3, [r7, #6]
 8007180:	461a      	mov	r2, r3
 8007182:	68b9      	ldr	r1, [r7, #8]
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 fb12 	bl	80077ae <UART_Start_Receive_IT>
 800718a:	4603      	mov	r3, r0
 800718c:	e000      	b.n	8007190 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800718e:	2302      	movs	r3, #2
  }
}
 8007190:	4618      	mov	r0, r3
 8007192:	3710      	adds	r7, #16
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b0ba      	sub	sp, #232	@ 0xe8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80071be:	2300      	movs	r3, #0
 80071c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ce:	f003 030f 	and.w	r3, r3, #15
 80071d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80071d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10f      	bne.n	80071fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d009      	beq.n	80071fe <HAL_UART_IRQHandler+0x66>
 80071ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071ee:	f003 0320 	and.w	r3, r3, #32
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fbf2 	bl	80079e0 <UART_Receive_IT>
      return;
 80071fc:	e25b      	b.n	80076b6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80071fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 80de 	beq.w	80073c4 <HAL_UART_IRQHandler+0x22c>
 8007208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800720c:	f003 0301 	and.w	r3, r3, #1
 8007210:	2b00      	cmp	r3, #0
 8007212:	d106      	bne.n	8007222 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007218:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 80d1 	beq.w	80073c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <HAL_UART_IRQHandler+0xae>
 800722e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007236:	2b00      	cmp	r3, #0
 8007238:	d005      	beq.n	8007246 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800723e:	f043 0201 	orr.w	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800724a:	f003 0304 	and.w	r3, r3, #4
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00b      	beq.n	800726a <HAL_UART_IRQHandler+0xd2>
 8007252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	d005      	beq.n	800726a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007262:	f043 0202 	orr.w	r2, r3, #2
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800726a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800726e:	f003 0302 	and.w	r3, r3, #2
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00b      	beq.n	800728e <HAL_UART_IRQHandler+0xf6>
 8007276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d005      	beq.n	800728e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007286:	f043 0204 	orr.w	r2, r3, #4
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800728e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007292:	f003 0308 	and.w	r3, r3, #8
 8007296:	2b00      	cmp	r3, #0
 8007298:	d011      	beq.n	80072be <HAL_UART_IRQHandler+0x126>
 800729a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729e:	f003 0320 	and.w	r3, r3, #32
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d105      	bne.n	80072b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80072a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d005      	beq.n	80072be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b6:	f043 0208 	orr.w	r2, r3, #8
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 81f2 	beq.w	80076ac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072cc:	f003 0320 	and.w	r3, r3, #32
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d008      	beq.n	80072e6 <HAL_UART_IRQHandler+0x14e>
 80072d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d002      	beq.n	80072e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 fb7d 	bl	80079e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f0:	2b40      	cmp	r3, #64	@ 0x40
 80072f2:	bf0c      	ite	eq
 80072f4:	2301      	moveq	r3, #1
 80072f6:	2300      	movne	r3, #0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007302:	f003 0308 	and.w	r3, r3, #8
 8007306:	2b00      	cmp	r3, #0
 8007308:	d103      	bne.n	8007312 <HAL_UART_IRQHandler+0x17a>
 800730a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800730e:	2b00      	cmp	r3, #0
 8007310:	d04f      	beq.n	80073b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fa85 	bl	8007822 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007322:	2b40      	cmp	r3, #64	@ 0x40
 8007324:	d141      	bne.n	80073aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3314      	adds	r3, #20
 800732c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007330:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800733c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007344:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3314      	adds	r3, #20
 800734e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007352:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007356:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800735e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800736a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1d9      	bne.n	8007326 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007376:	2b00      	cmp	r3, #0
 8007378:	d013      	beq.n	80073a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800737e:	4a7e      	ldr	r2, [pc, #504]	@ (8007578 <HAL_UART_IRQHandler+0x3e0>)
 8007380:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007386:	4618      	mov	r0, r3
 8007388:	f7fc fcde 	bl	8003d48 <HAL_DMA_Abort_IT>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	d016      	beq.n	80073c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800739c:	4610      	mov	r0, r2
 800739e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a0:	e00e      	b.n	80073c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f994 	bl	80076d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a8:	e00a      	b.n	80073c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f990 	bl	80076d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b0:	e006      	b.n	80073c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f98c 	bl	80076d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80073be:	e175      	b.n	80076ac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c0:	bf00      	nop
    return;
 80073c2:	e173      	b.n	80076ac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	f040 814f 	bne.w	800766c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073d2:	f003 0310 	and.w	r3, r3, #16
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 8148 	beq.w	800766c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80073dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e0:	f003 0310 	and.w	r3, r3, #16
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 8141 	beq.w	800766c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073ea:	2300      	movs	r3, #0
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	60bb      	str	r3, [r7, #8]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	60bb      	str	r3, [r7, #8]
 80073fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740a:	2b40      	cmp	r3, #64	@ 0x40
 800740c:	f040 80b6 	bne.w	800757c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800741c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 8145 	beq.w	80076b0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800742a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800742e:	429a      	cmp	r2, r3
 8007430:	f080 813e 	bcs.w	80076b0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800743a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007440:	69db      	ldr	r3, [r3, #28]
 8007442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007446:	f000 8088 	beq.w	800755a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007454:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007458:	e853 3f00 	ldrex	r3, [r3]
 800745c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007460:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007468:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	330c      	adds	r3, #12
 8007472:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007476:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800747a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007482:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007486:	e841 2300 	strex	r3, r2, [r1]
 800748a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800748e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1d9      	bne.n	800744a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3314      	adds	r3, #20
 800749c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074a0:	e853 3f00 	ldrex	r3, [r3]
 80074a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074a8:	f023 0301 	bic.w	r3, r3, #1
 80074ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3314      	adds	r3, #20
 80074b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074c6:	e841 2300 	strex	r3, r2, [r1]
 80074ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1e1      	bne.n	8007496 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	3314      	adds	r3, #20
 80074d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074dc:	e853 3f00 	ldrex	r3, [r3]
 80074e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3314      	adds	r3, #20
 80074f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80074f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80074fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80074fe:	e841 2300 	strex	r3, r2, [r1]
 8007502:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1e3      	bne.n	80074d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2220      	movs	r2, #32
 800750e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	330c      	adds	r3, #12
 800751e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007522:	e853 3f00 	ldrex	r3, [r3]
 8007526:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800752a:	f023 0310 	bic.w	r3, r3, #16
 800752e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	330c      	adds	r3, #12
 8007538:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800753c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800753e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007542:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800754a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e3      	bne.n	8007518 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007554:	4618      	mov	r0, r3
 8007556:	f7fc fb87 	bl	8003c68 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2202      	movs	r2, #2
 800755e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007568:	b29b      	uxth	r3, r3
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	b29b      	uxth	r3, r3
 800756e:	4619      	mov	r1, r3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f8b7 	bl	80076e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007576:	e09b      	b.n	80076b0 <HAL_UART_IRQHandler+0x518>
 8007578:	080078e9 	.word	0x080078e9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007584:	b29b      	uxth	r3, r3
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007590:	b29b      	uxth	r3, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	f000 808e 	beq.w	80076b4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 8089 	beq.w	80076b4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	330c      	adds	r3, #12
 80075a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ac:	e853 3f00 	ldrex	r3, [r3]
 80075b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	330c      	adds	r3, #12
 80075c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80075c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80075c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075ce:	e841 2300 	strex	r3, r2, [r1]
 80075d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e3      	bne.n	80075a2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3314      	adds	r3, #20
 80075e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	623b      	str	r3, [r7, #32]
   return(result);
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	f023 0301 	bic.w	r3, r3, #1
 80075f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3314      	adds	r3, #20
 80075fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80075fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8007600:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007604:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800760c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e3      	bne.n	80075da <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2220      	movs	r2, #32
 8007616:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	330c      	adds	r3, #12
 8007626:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	e853 3f00 	ldrex	r3, [r3]
 800762e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f023 0310 	bic.w	r3, r3, #16
 8007636:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	330c      	adds	r3, #12
 8007640:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007644:	61fa      	str	r2, [r7, #28]
 8007646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007648:	69b9      	ldr	r1, [r7, #24]
 800764a:	69fa      	ldr	r2, [r7, #28]
 800764c:	e841 2300 	strex	r3, r2, [r1]
 8007650:	617b      	str	r3, [r7, #20]
   return(result);
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1e3      	bne.n	8007620 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2202      	movs	r2, #2
 800765c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800765e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007662:	4619      	mov	r1, r3
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 f83d 	bl	80076e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800766a:	e023      	b.n	80076b4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800766c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007674:	2b00      	cmp	r3, #0
 8007676:	d009      	beq.n	800768c <HAL_UART_IRQHandler+0x4f4>
 8007678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800767c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f943 	bl	8007910 <UART_Transmit_IT>
    return;
 800768a:	e014      	b.n	80076b6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800768c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00e      	beq.n	80076b6 <HAL_UART_IRQHandler+0x51e>
 8007698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800769c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d008      	beq.n	80076b6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 f983 	bl	80079b0 <UART_EndTransmit_IT>
    return;
 80076aa:	e004      	b.n	80076b6 <HAL_UART_IRQHandler+0x51e>
    return;
 80076ac:	bf00      	nop
 80076ae:	e002      	b.n	80076b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80076b0:	bf00      	nop
 80076b2:	e000      	b.n	80076b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80076b4:	bf00      	nop
  }
}
 80076b6:	37e8      	adds	r7, #232	@ 0xe8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	460b      	mov	r3, r1
 80076ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b086      	sub	sp, #24
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	603b      	str	r3, [r7, #0]
 8007708:	4613      	mov	r3, r2
 800770a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800770c:	e03b      	b.n	8007786 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800770e:	6a3b      	ldr	r3, [r7, #32]
 8007710:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007714:	d037      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007716:	f7fc f9b9 	bl	8003a8c <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	6a3a      	ldr	r2, [r7, #32]
 8007722:	429a      	cmp	r2, r3
 8007724:	d302      	bcc.n	800772c <UART_WaitOnFlagUntilTimeout+0x30>
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d101      	bne.n	8007730 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e03a      	b.n	80077a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f003 0304 	and.w	r3, r3, #4
 800773a:	2b00      	cmp	r3, #0
 800773c:	d023      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0x8a>
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2b80      	cmp	r3, #128	@ 0x80
 8007742:	d020      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	2b40      	cmp	r3, #64	@ 0x40
 8007748:	d01d      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 0308 	and.w	r3, r3, #8
 8007754:	2b08      	cmp	r3, #8
 8007756:	d116      	bne.n	8007786 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007758:	2300      	movs	r3, #0
 800775a:	617b      	str	r3, [r7, #20]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	617b      	str	r3, [r7, #20]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	f000 f857 	bl	8007822 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2208      	movs	r2, #8
 8007778:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e00f      	b.n	80077a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	4013      	ands	r3, r2
 8007790:	68ba      	ldr	r2, [r7, #8]
 8007792:	429a      	cmp	r2, r3
 8007794:	bf0c      	ite	eq
 8007796:	2301      	moveq	r3, #1
 8007798:	2300      	movne	r3, #0
 800779a:	b2db      	uxtb	r3, r3
 800779c:	461a      	mov	r2, r3
 800779e:	79fb      	ldrb	r3, [r7, #7]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d0b4      	beq.n	800770e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3718      	adds	r7, #24
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}

080077ae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b085      	sub	sp, #20
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	60f8      	str	r0, [r7, #12]
 80077b6:	60b9      	str	r1, [r7, #8]
 80077b8:	4613      	mov	r3, r2
 80077ba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	88fa      	ldrh	r2, [r7, #6]
 80077c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	88fa      	ldrh	r2, [r7, #6]
 80077cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2222      	movs	r2, #34	@ 0x22
 80077d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d007      	beq.n	80077f4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68da      	ldr	r2, [r3, #12]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077f2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	695a      	ldr	r2, [r3, #20]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f042 0201 	orr.w	r2, r2, #1
 8007802:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0220 	orr.w	r2, r2, #32
 8007812:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr

08007822 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007822:	b480      	push	{r7}
 8007824:	b095      	sub	sp, #84	@ 0x54
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	330c      	adds	r3, #12
 8007830:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007834:	e853 3f00 	ldrex	r3, [r3]
 8007838:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800783a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007840:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	330c      	adds	r3, #12
 8007848:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800784a:	643a      	str	r2, [r7, #64]	@ 0x40
 800784c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007850:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e5      	bne.n	800782a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3314      	adds	r3, #20
 8007864:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	61fb      	str	r3, [r7, #28]
   return(result);
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	f023 0301 	bic.w	r3, r3, #1
 8007874:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3314      	adds	r3, #20
 800787c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800787e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007880:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007882:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007884:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007886:	e841 2300 	strex	r3, r2, [r1]
 800788a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800788c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1e5      	bne.n	800785e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007896:	2b01      	cmp	r3, #1
 8007898:	d119      	bne.n	80078ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	330c      	adds	r3, #12
 80078a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	e853 3f00 	ldrex	r3, [r3]
 80078a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	f023 0310 	bic.w	r3, r3, #16
 80078b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	330c      	adds	r3, #12
 80078b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078ba:	61ba      	str	r2, [r7, #24]
 80078bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078be:	6979      	ldr	r1, [r7, #20]
 80078c0:	69ba      	ldr	r2, [r7, #24]
 80078c2:	e841 2300 	strex	r3, r2, [r1]
 80078c6:	613b      	str	r3, [r7, #16]
   return(result);
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e5      	bne.n	800789a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2220      	movs	r2, #32
 80078d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80078dc:	bf00      	nop
 80078de:	3754      	adds	r7, #84	@ 0x54
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2200      	movs	r2, #0
 80078fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2200      	movs	r2, #0
 8007900:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007902:	68f8      	ldr	r0, [r7, #12]
 8007904:	f7ff fee4 	bl	80076d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007908:	bf00      	nop
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800791e:	b2db      	uxtb	r3, r3
 8007920:	2b21      	cmp	r3, #33	@ 0x21
 8007922:	d13e      	bne.n	80079a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800792c:	d114      	bne.n	8007958 <UART_Transmit_IT+0x48>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d110      	bne.n	8007958 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	881b      	ldrh	r3, [r3, #0]
 8007940:	461a      	mov	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800794a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	1c9a      	adds	r2, r3, #2
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	621a      	str	r2, [r3, #32]
 8007956:	e008      	b.n	800796a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	1c59      	adds	r1, r3, #1
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	6211      	str	r1, [r2, #32]
 8007962:	781a      	ldrb	r2, [r3, #0]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800796e:	b29b      	uxth	r3, r3
 8007970:	3b01      	subs	r3, #1
 8007972:	b29b      	uxth	r3, r3
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	4619      	mov	r1, r3
 8007978:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800797a:	2b00      	cmp	r3, #0
 800797c:	d10f      	bne.n	800799e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68da      	ldr	r2, [r3, #12]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800798c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68da      	ldr	r2, [r3, #12]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800799c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800799e:	2300      	movs	r3, #0
 80079a0:	e000      	b.n	80079a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079a2:	2302      	movs	r3, #2
  }
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3714      	adds	r7, #20
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2220      	movs	r2, #32
 80079cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f7ff fe73 	bl	80076bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079d6:	2300      	movs	r3, #0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3708      	adds	r7, #8
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b08c      	sub	sp, #48	@ 0x30
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b22      	cmp	r3, #34	@ 0x22
 80079f2:	f040 80ae 	bne.w	8007b52 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079fe:	d117      	bne.n	8007a30 <UART_Receive_IT+0x50>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d113      	bne.n	8007a30 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a10:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a28:	1c9a      	adds	r2, r3, #2
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a2e:	e026      	b.n	8007a7e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007a36:	2300      	movs	r3, #0
 8007a38:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a42:	d007      	beq.n	8007a54 <UART_Receive_IT+0x74>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10a      	bne.n	8007a62 <UART_Receive_IT+0x82>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	691b      	ldr	r3, [r3, #16]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d106      	bne.n	8007a62 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a5e:	701a      	strb	r2, [r3, #0]
 8007a60:	e008      	b.n	8007a74 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a72:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a78:	1c5a      	adds	r2, r3, #1
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b01      	subs	r3, #1
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d15d      	bne.n	8007b4e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68da      	ldr	r2, [r3, #12]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f022 0220 	bic.w	r2, r2, #32
 8007aa0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68da      	ldr	r2, [r3, #12]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ab0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	695a      	ldr	r2, [r3, #20]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f022 0201 	bic.w	r2, r2, #1
 8007ac0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d135      	bne.n	8007b44 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	330c      	adds	r3, #12
 8007ae4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	e853 3f00 	ldrex	r3, [r3]
 8007aec:	613b      	str	r3, [r7, #16]
   return(result);
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	f023 0310 	bic.w	r3, r3, #16
 8007af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	330c      	adds	r3, #12
 8007afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007afe:	623a      	str	r2, [r7, #32]
 8007b00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b02:	69f9      	ldr	r1, [r7, #28]
 8007b04:	6a3a      	ldr	r2, [r7, #32]
 8007b06:	e841 2300 	strex	r3, r2, [r1]
 8007b0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1e5      	bne.n	8007ade <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 0310 	and.w	r3, r3, #16
 8007b1c:	2b10      	cmp	r3, #16
 8007b1e:	d10a      	bne.n	8007b36 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	60fb      	str	r3, [r7, #12]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	60fb      	str	r3, [r7, #12]
 8007b34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f7ff fdd1 	bl	80076e4 <HAL_UARTEx_RxEventCallback>
 8007b42:	e002      	b.n	8007b4a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f7fb fbfb 	bl	8003340 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	e002      	b.n	8007b54 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	e000      	b.n	8007b54 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b52:	2302      	movs	r3, #2
  }
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3730      	adds	r7, #48	@ 0x30
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b60:	b0c0      	sub	sp, #256	@ 0x100
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b78:	68d9      	ldr	r1, [r3, #12]
 8007b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	ea40 0301 	orr.w	r3, r0, r1
 8007b84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	431a      	orrs	r2, r3
 8007b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	431a      	orrs	r2, r3
 8007b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007bb4:	f021 010c 	bic.w	r1, r1, #12
 8007bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007bc2:	430b      	orrs	r3, r1
 8007bc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	695b      	ldr	r3, [r3, #20]
 8007bce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd6:	6999      	ldr	r1, [r3, #24]
 8007bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	ea40 0301 	orr.w	r3, r0, r1
 8007be2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	4b8f      	ldr	r3, [pc, #572]	@ (8007e28 <UART_SetConfig+0x2cc>)
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d005      	beq.n	8007bfc <UART_SetConfig+0xa0>
 8007bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	4b8d      	ldr	r3, [pc, #564]	@ (8007e2c <UART_SetConfig+0x2d0>)
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d104      	bne.n	8007c06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007bfc:	f7fc ff4a 	bl	8004a94 <HAL_RCC_GetPCLK2Freq>
 8007c00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c04:	e003      	b.n	8007c0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c06:	f7fc ff31 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 8007c0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c12:	69db      	ldr	r3, [r3, #28]
 8007c14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c18:	f040 810c 	bne.w	8007e34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c20:	2200      	movs	r2, #0
 8007c22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c2e:	4622      	mov	r2, r4
 8007c30:	462b      	mov	r3, r5
 8007c32:	1891      	adds	r1, r2, r2
 8007c34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c36:	415b      	adcs	r3, r3
 8007c38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007c3e:	4621      	mov	r1, r4
 8007c40:	eb12 0801 	adds.w	r8, r2, r1
 8007c44:	4629      	mov	r1, r5
 8007c46:	eb43 0901 	adc.w	r9, r3, r1
 8007c4a:	f04f 0200 	mov.w	r2, #0
 8007c4e:	f04f 0300 	mov.w	r3, #0
 8007c52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c5e:	4690      	mov	r8, r2
 8007c60:	4699      	mov	r9, r3
 8007c62:	4623      	mov	r3, r4
 8007c64:	eb18 0303 	adds.w	r3, r8, r3
 8007c68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007c6c:	462b      	mov	r3, r5
 8007c6e:	eb49 0303 	adc.w	r3, r9, r3
 8007c72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007c86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	18db      	adds	r3, r3, r3
 8007c8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c90:	4613      	mov	r3, r2
 8007c92:	eb42 0303 	adc.w	r3, r2, r3
 8007c96:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007c9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007ca0:	f7f8 ff8c 	bl	8000bbc <__aeabi_uldivmod>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	4b61      	ldr	r3, [pc, #388]	@ (8007e30 <UART_SetConfig+0x2d4>)
 8007caa:	fba3 2302 	umull	r2, r3, r3, r2
 8007cae:	095b      	lsrs	r3, r3, #5
 8007cb0:	011c      	lsls	r4, r3, #4
 8007cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007cc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007cc4:	4642      	mov	r2, r8
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	1891      	adds	r1, r2, r2
 8007cca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007ccc:	415b      	adcs	r3, r3
 8007cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007cd4:	4641      	mov	r1, r8
 8007cd6:	eb12 0a01 	adds.w	sl, r2, r1
 8007cda:	4649      	mov	r1, r9
 8007cdc:	eb43 0b01 	adc.w	fp, r3, r1
 8007ce0:	f04f 0200 	mov.w	r2, #0
 8007ce4:	f04f 0300 	mov.w	r3, #0
 8007ce8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007cec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007cf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007cf4:	4692      	mov	sl, r2
 8007cf6:	469b      	mov	fp, r3
 8007cf8:	4643      	mov	r3, r8
 8007cfa:	eb1a 0303 	adds.w	r3, sl, r3
 8007cfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d02:	464b      	mov	r3, r9
 8007d04:	eb4b 0303 	adc.w	r3, fp, r3
 8007d08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d20:	460b      	mov	r3, r1
 8007d22:	18db      	adds	r3, r3, r3
 8007d24:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d26:	4613      	mov	r3, r2
 8007d28:	eb42 0303 	adc.w	r3, r2, r3
 8007d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d36:	f7f8 ff41 	bl	8000bbc <__aeabi_uldivmod>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	4611      	mov	r1, r2
 8007d40:	4b3b      	ldr	r3, [pc, #236]	@ (8007e30 <UART_SetConfig+0x2d4>)
 8007d42:	fba3 2301 	umull	r2, r3, r3, r1
 8007d46:	095b      	lsrs	r3, r3, #5
 8007d48:	2264      	movs	r2, #100	@ 0x64
 8007d4a:	fb02 f303 	mul.w	r3, r2, r3
 8007d4e:	1acb      	subs	r3, r1, r3
 8007d50:	00db      	lsls	r3, r3, #3
 8007d52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007d56:	4b36      	ldr	r3, [pc, #216]	@ (8007e30 <UART_SetConfig+0x2d4>)
 8007d58:	fba3 2302 	umull	r2, r3, r3, r2
 8007d5c:	095b      	lsrs	r3, r3, #5
 8007d5e:	005b      	lsls	r3, r3, #1
 8007d60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007d64:	441c      	add	r4, r3
 8007d66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007d74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007d78:	4642      	mov	r2, r8
 8007d7a:	464b      	mov	r3, r9
 8007d7c:	1891      	adds	r1, r2, r2
 8007d7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007d80:	415b      	adcs	r3, r3
 8007d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007d88:	4641      	mov	r1, r8
 8007d8a:	1851      	adds	r1, r2, r1
 8007d8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007d8e:	4649      	mov	r1, r9
 8007d90:	414b      	adcs	r3, r1
 8007d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d94:	f04f 0200 	mov.w	r2, #0
 8007d98:	f04f 0300 	mov.w	r3, #0
 8007d9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007da0:	4659      	mov	r1, fp
 8007da2:	00cb      	lsls	r3, r1, #3
 8007da4:	4651      	mov	r1, sl
 8007da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007daa:	4651      	mov	r1, sl
 8007dac:	00ca      	lsls	r2, r1, #3
 8007dae:	4610      	mov	r0, r2
 8007db0:	4619      	mov	r1, r3
 8007db2:	4603      	mov	r3, r0
 8007db4:	4642      	mov	r2, r8
 8007db6:	189b      	adds	r3, r3, r2
 8007db8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007dbc:	464b      	mov	r3, r9
 8007dbe:	460a      	mov	r2, r1
 8007dc0:	eb42 0303 	adc.w	r3, r2, r3
 8007dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007dd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007dd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ddc:	460b      	mov	r3, r1
 8007dde:	18db      	adds	r3, r3, r3
 8007de0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007de2:	4613      	mov	r3, r2
 8007de4:	eb42 0303 	adc.w	r3, r2, r3
 8007de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007dea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007dee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007df2:	f7f8 fee3 	bl	8000bbc <__aeabi_uldivmod>
 8007df6:	4602      	mov	r2, r0
 8007df8:	460b      	mov	r3, r1
 8007dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007e30 <UART_SetConfig+0x2d4>)
 8007dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8007e00:	095b      	lsrs	r3, r3, #5
 8007e02:	2164      	movs	r1, #100	@ 0x64
 8007e04:	fb01 f303 	mul.w	r3, r1, r3
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	00db      	lsls	r3, r3, #3
 8007e0c:	3332      	adds	r3, #50	@ 0x32
 8007e0e:	4a08      	ldr	r2, [pc, #32]	@ (8007e30 <UART_SetConfig+0x2d4>)
 8007e10:	fba2 2303 	umull	r2, r3, r2, r3
 8007e14:	095b      	lsrs	r3, r3, #5
 8007e16:	f003 0207 	and.w	r2, r3, #7
 8007e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4422      	add	r2, r4
 8007e22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e24:	e106      	b.n	8008034 <UART_SetConfig+0x4d8>
 8007e26:	bf00      	nop
 8007e28:	40011000 	.word	0x40011000
 8007e2c:	40011400 	.word	0x40011400
 8007e30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007e42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007e46:	4642      	mov	r2, r8
 8007e48:	464b      	mov	r3, r9
 8007e4a:	1891      	adds	r1, r2, r2
 8007e4c:	6239      	str	r1, [r7, #32]
 8007e4e:	415b      	adcs	r3, r3
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e56:	4641      	mov	r1, r8
 8007e58:	1854      	adds	r4, r2, r1
 8007e5a:	4649      	mov	r1, r9
 8007e5c:	eb43 0501 	adc.w	r5, r3, r1
 8007e60:	f04f 0200 	mov.w	r2, #0
 8007e64:	f04f 0300 	mov.w	r3, #0
 8007e68:	00eb      	lsls	r3, r5, #3
 8007e6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e6e:	00e2      	lsls	r2, r4, #3
 8007e70:	4614      	mov	r4, r2
 8007e72:	461d      	mov	r5, r3
 8007e74:	4643      	mov	r3, r8
 8007e76:	18e3      	adds	r3, r4, r3
 8007e78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e7c:	464b      	mov	r3, r9
 8007e7e:	eb45 0303 	adc.w	r3, r5, r3
 8007e82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007e96:	f04f 0200 	mov.w	r2, #0
 8007e9a:	f04f 0300 	mov.w	r3, #0
 8007e9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007ea2:	4629      	mov	r1, r5
 8007ea4:	008b      	lsls	r3, r1, #2
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007eac:	4621      	mov	r1, r4
 8007eae:	008a      	lsls	r2, r1, #2
 8007eb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007eb4:	f7f8 fe82 	bl	8000bbc <__aeabi_uldivmod>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	4b60      	ldr	r3, [pc, #384]	@ (8008040 <UART_SetConfig+0x4e4>)
 8007ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8007ec2:	095b      	lsrs	r3, r3, #5
 8007ec4:	011c      	lsls	r4, r3, #4
 8007ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007ed0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007ed4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007ed8:	4642      	mov	r2, r8
 8007eda:	464b      	mov	r3, r9
 8007edc:	1891      	adds	r1, r2, r2
 8007ede:	61b9      	str	r1, [r7, #24]
 8007ee0:	415b      	adcs	r3, r3
 8007ee2:	61fb      	str	r3, [r7, #28]
 8007ee4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ee8:	4641      	mov	r1, r8
 8007eea:	1851      	adds	r1, r2, r1
 8007eec:	6139      	str	r1, [r7, #16]
 8007eee:	4649      	mov	r1, r9
 8007ef0:	414b      	adcs	r3, r1
 8007ef2:	617b      	str	r3, [r7, #20]
 8007ef4:	f04f 0200 	mov.w	r2, #0
 8007ef8:	f04f 0300 	mov.w	r3, #0
 8007efc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f00:	4659      	mov	r1, fp
 8007f02:	00cb      	lsls	r3, r1, #3
 8007f04:	4651      	mov	r1, sl
 8007f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f0a:	4651      	mov	r1, sl
 8007f0c:	00ca      	lsls	r2, r1, #3
 8007f0e:	4610      	mov	r0, r2
 8007f10:	4619      	mov	r1, r3
 8007f12:	4603      	mov	r3, r0
 8007f14:	4642      	mov	r2, r8
 8007f16:	189b      	adds	r3, r3, r2
 8007f18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f1c:	464b      	mov	r3, r9
 8007f1e:	460a      	mov	r2, r1
 8007f20:	eb42 0303 	adc.w	r3, r2, r3
 8007f24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f34:	f04f 0200 	mov.w	r2, #0
 8007f38:	f04f 0300 	mov.w	r3, #0
 8007f3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007f40:	4649      	mov	r1, r9
 8007f42:	008b      	lsls	r3, r1, #2
 8007f44:	4641      	mov	r1, r8
 8007f46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f4a:	4641      	mov	r1, r8
 8007f4c:	008a      	lsls	r2, r1, #2
 8007f4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007f52:	f7f8 fe33 	bl	8000bbc <__aeabi_uldivmod>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	4b38      	ldr	r3, [pc, #224]	@ (8008040 <UART_SetConfig+0x4e4>)
 8007f5e:	fba3 2301 	umull	r2, r3, r3, r1
 8007f62:	095b      	lsrs	r3, r3, #5
 8007f64:	2264      	movs	r2, #100	@ 0x64
 8007f66:	fb02 f303 	mul.w	r3, r2, r3
 8007f6a:	1acb      	subs	r3, r1, r3
 8007f6c:	011b      	lsls	r3, r3, #4
 8007f6e:	3332      	adds	r3, #50	@ 0x32
 8007f70:	4a33      	ldr	r2, [pc, #204]	@ (8008040 <UART_SetConfig+0x4e4>)
 8007f72:	fba2 2303 	umull	r2, r3, r2, r3
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007f7c:	441c      	add	r4, r3
 8007f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f82:	2200      	movs	r2, #0
 8007f84:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f86:	677a      	str	r2, [r7, #116]	@ 0x74
 8007f88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007f8c:	4642      	mov	r2, r8
 8007f8e:	464b      	mov	r3, r9
 8007f90:	1891      	adds	r1, r2, r2
 8007f92:	60b9      	str	r1, [r7, #8]
 8007f94:	415b      	adcs	r3, r3
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f9c:	4641      	mov	r1, r8
 8007f9e:	1851      	adds	r1, r2, r1
 8007fa0:	6039      	str	r1, [r7, #0]
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	414b      	adcs	r3, r1
 8007fa6:	607b      	str	r3, [r7, #4]
 8007fa8:	f04f 0200 	mov.w	r2, #0
 8007fac:	f04f 0300 	mov.w	r3, #0
 8007fb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007fb4:	4659      	mov	r1, fp
 8007fb6:	00cb      	lsls	r3, r1, #3
 8007fb8:	4651      	mov	r1, sl
 8007fba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fbe:	4651      	mov	r1, sl
 8007fc0:	00ca      	lsls	r2, r1, #3
 8007fc2:	4610      	mov	r0, r2
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	4642      	mov	r2, r8
 8007fca:	189b      	adds	r3, r3, r2
 8007fcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fce:	464b      	mov	r3, r9
 8007fd0:	460a      	mov	r2, r1
 8007fd2:	eb42 0303 	adc.w	r3, r2, r3
 8007fd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fe2:	667a      	str	r2, [r7, #100]	@ 0x64
 8007fe4:	f04f 0200 	mov.w	r2, #0
 8007fe8:	f04f 0300 	mov.w	r3, #0
 8007fec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007ff0:	4649      	mov	r1, r9
 8007ff2:	008b      	lsls	r3, r1, #2
 8007ff4:	4641      	mov	r1, r8
 8007ff6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ffa:	4641      	mov	r1, r8
 8007ffc:	008a      	lsls	r2, r1, #2
 8007ffe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008002:	f7f8 fddb 	bl	8000bbc <__aeabi_uldivmod>
 8008006:	4602      	mov	r2, r0
 8008008:	460b      	mov	r3, r1
 800800a:	4b0d      	ldr	r3, [pc, #52]	@ (8008040 <UART_SetConfig+0x4e4>)
 800800c:	fba3 1302 	umull	r1, r3, r3, r2
 8008010:	095b      	lsrs	r3, r3, #5
 8008012:	2164      	movs	r1, #100	@ 0x64
 8008014:	fb01 f303 	mul.w	r3, r1, r3
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	011b      	lsls	r3, r3, #4
 800801c:	3332      	adds	r3, #50	@ 0x32
 800801e:	4a08      	ldr	r2, [pc, #32]	@ (8008040 <UART_SetConfig+0x4e4>)
 8008020:	fba2 2303 	umull	r2, r3, r2, r3
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	f003 020f 	and.w	r2, r3, #15
 800802a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4422      	add	r2, r4
 8008032:	609a      	str	r2, [r3, #8]
}
 8008034:	bf00      	nop
 8008036:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800803a:	46bd      	mov	sp, r7
 800803c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008040:	51eb851f 	.word	0x51eb851f

08008044 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800804a:	201c      	movs	r0, #28
 800804c:	f003 fbd8 	bl	800b800 <pvPortMalloc>
 8008050:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d007      	beq.n	8008068 <xEventGroupCreate+0x24>
        {
            pxEventBits->uxEventBits = 0;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	3304      	adds	r3, #4
 8008062:	4618      	mov	r0, r3
 8008064:	f000 f986 	bl	8008374 <vListInitialise>
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 8008068:	687b      	ldr	r3, [r7, #4]
    }
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b090      	sub	sp, #64	@ 0x40
 8008078:	af00      	add	r7, sp, #0
 800807a:	60f8      	str	r0, [r7, #12]
 800807c:	60b9      	str	r1, [r7, #8]
 800807e:	607a      	str	r2, [r7, #4]
 8008080:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	637b      	str	r3, [r7, #52]	@ 0x34
    EventBits_t uxReturn, uxControlBits = 0;
 8008086:	2300      	movs	r3, #0
 8008088:	63bb      	str	r3, [r7, #56]	@ 0x38
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 800808a:	2300      	movs	r3, #0
 800808c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d10b      	bne.n	80080ac <xEventGroupWaitBits+0x38>
        __asm volatile
 8008094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008098:	f383 8811 	msr	BASEPRI, r3
 800809c:	f3bf 8f6f 	isb	sy
 80080a0:	f3bf 8f4f 	dsb	sy
 80080a4:	623b      	str	r3, [r7, #32]
    }
 80080a6:	bf00      	nop
 80080a8:	bf00      	nop
 80080aa:	e7fd      	b.n	80080a8 <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080b2:	d30b      	bcc.n	80080cc <xEventGroupWaitBits+0x58>
        __asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	61fb      	str	r3, [r7, #28]
    }
 80080c6:	bf00      	nop
 80080c8:	bf00      	nop
 80080ca:	e7fd      	b.n	80080c8 <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10b      	bne.n	80080ea <xEventGroupWaitBits+0x76>
        __asm volatile
 80080d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d6:	f383 8811 	msr	BASEPRI, r3
 80080da:	f3bf 8f6f 	isb	sy
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	61bb      	str	r3, [r7, #24]
    }
 80080e4:	bf00      	nop
 80080e6:	bf00      	nop
 80080e8:	e7fd      	b.n	80080e6 <xEventGroupWaitBits+0x72>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080ea:	f002 f811 	bl	800a110 <xTaskGetSchedulerState>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d102      	bne.n	80080fa <xEventGroupWaitBits+0x86>
 80080f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <xEventGroupWaitBits+0x8a>
 80080fa:	2301      	movs	r3, #1
 80080fc:	e000      	b.n	8008100 <xEventGroupWaitBits+0x8c>
 80080fe:	2300      	movs	r3, #0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10b      	bne.n	800811c <xEventGroupWaitBits+0xa8>
        __asm volatile
 8008104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008108:	f383 8811 	msr	BASEPRI, r3
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	617b      	str	r3, [r7, #20]
    }
 8008116:	bf00      	nop
 8008118:	bf00      	nop
 800811a:	e7fd      	b.n	8008118 <xEventGroupWaitBits+0xa4>
        }
    #endif

    vTaskSuspendAll();
 800811c:	f001 fb5e 	bl	80097dc <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8008120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8008126:	683a      	ldr	r2, [r7, #0]
 8008128:	68b9      	ldr	r1, [r7, #8]
 800812a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800812c:	f000 f900 	bl	8008330 <prvTestWaitCondition>
 8008130:	62b8      	str	r0, [r7, #40]	@ 0x28

        if( xWaitConditionMet != pdFALSE )
 8008132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00e      	beq.n	8008156 <xEventGroupWaitBits+0xe2>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 8008138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            xTicksToWait = ( TickType_t ) 0;
 800813c:	2300      	movs	r3, #0
 800813e:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d028      	beq.n	8008198 <xEventGroupWaitBits+0x124>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	43db      	mvns	r3, r3
 800814e:	401a      	ands	r2, r3
 8008150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008152:	601a      	str	r2, [r3, #0]
 8008154:	e020      	b.n	8008198 <xEventGroupWaitBits+0x124>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 8008156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008158:	2b00      	cmp	r3, #0
 800815a:	d104      	bne.n	8008166 <xEventGroupWaitBits+0xf2>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 800815c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800815e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            xTimeoutOccurred = pdTRUE;
 8008160:	2301      	movs	r3, #1
 8008162:	633b      	str	r3, [r7, #48]	@ 0x30
 8008164:	e018      	b.n	8008198 <xEventGroupWaitBits+0x124>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d003      	beq.n	8008174 <xEventGroupWaitBits+0x100>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800816c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008172:	63bb      	str	r3, [r7, #56]	@ 0x38
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d003      	beq.n	8008182 <xEventGroupWaitBits+0x10e>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800817a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008180:	63bb      	str	r3, [r7, #56]	@ 0x38
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8008182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008184:	1d18      	adds	r0, r3, #4
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818a:	4313      	orrs	r3, r2
 800818c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800818e:	4619      	mov	r1, r3
 8008190:	f001 fd44 	bl	8009c1c <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 8008194:	2300      	movs	r3, #0
 8008196:	63fb      	str	r3, [r7, #60]	@ 0x3c

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 8008198:	f001 fb2e 	bl	80097f8 <xTaskResumeAll>
 800819c:	6278      	str	r0, [r7, #36]	@ 0x24

    if( xTicksToWait != ( TickType_t ) 0 )
 800819e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d031      	beq.n	8008208 <xEventGroupWaitBits+0x194>
    {
        if( xAlreadyYielded == pdFALSE )
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d107      	bne.n	80081ba <xEventGroupWaitBits+0x146>
        {
            portYIELD_WITHIN_API();
 80081aa:	4b1a      	ldr	r3, [pc, #104]	@ (8008214 <xEventGroupWaitBits+0x1a0>)
 80081ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081b0:	601a      	str	r2, [r3, #0]
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 80081ba:	f002 f95d 	bl	800a478 <uxTaskResetEventItemValue>
 80081be:	63f8      	str	r0, [r7, #60]	@ 0x3c

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80081c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d11a      	bne.n	8008200 <xEventGroupWaitBits+0x18c>
        {
            taskENTER_CRITICAL();
 80081ca:	f003 f9e7 	bl	800b59c <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 80081ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	68b9      	ldr	r1, [r7, #8]
 80081d8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80081da:	f000 f8a9 	bl	8008330 <prvTestWaitCondition>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d009      	beq.n	80081f8 <xEventGroupWaitBits+0x184>
                {
                    if( xClearOnExit != pdFALSE )
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d006      	beq.n	80081f8 <xEventGroupWaitBits+0x184>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80081ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	43db      	mvns	r3, r3
 80081f2:	401a      	ands	r2, r3
 80081f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f6:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 80081f8:	2301      	movs	r3, #1
 80081fa:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            taskEXIT_CRITICAL();
 80081fc:	f003 fa00 	bl	800b600 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8008200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008202:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008206:	63fb      	str	r3, [r7, #60]	@ 0x3c
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 8008208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800820a:	4618      	mov	r0, r3
 800820c:	3740      	adds	r7, #64	@ 0x40
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	e000ed04 	.word	0xe000ed04

08008218 <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b08e      	sub	sp, #56	@ 0x38
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8008222:	2300      	movs	r3, #0
 8008224:	633b      	str	r3, [r7, #48]	@ 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	62bb      	str	r3, [r7, #40]	@ 0x28
    BaseType_t xMatchFound = pdFALSE;
 800822a:	2300      	movs	r3, #0
 800822c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d10b      	bne.n	800824c <xEventGroupSetBits+0x34>
        __asm volatile
 8008234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	613b      	str	r3, [r7, #16]
    }
 8008246:	bf00      	nop
 8008248:	bf00      	nop
 800824a:	e7fd      	b.n	8008248 <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008252:	d30b      	bcc.n	800826c <xEventGroupSetBits+0x54>
        __asm volatile
 8008254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008258:	f383 8811 	msr	BASEPRI, r3
 800825c:	f3bf 8f6f 	isb	sy
 8008260:	f3bf 8f4f 	dsb	sy
 8008264:	60fb      	str	r3, [r7, #12]
    }
 8008266:	bf00      	nop
 8008268:	bf00      	nop
 800826a:	e7fd      	b.n	8008268 <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 800826c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826e:	3304      	adds	r3, #4
 8008270:	627b      	str	r3, [r7, #36]	@ 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008274:	3308      	adds	r3, #8
 8008276:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 8008278:	f001 fab0 	bl	80097dc <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 800827c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 8008282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	431a      	orrs	r2, r3
 800828a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828c:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 800828e:	e03c      	b.n	800830a <xEventGroupSetBits+0xf2>
        {
            pxNext = listGET_NEXT( pxListItem );
 8008290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8008296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 800829c:	2300      	movs	r3, #0
 800829e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80082a6:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80082ae:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d108      	bne.n	80082cc <xEventGroupSetBits+0xb4>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80082ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	4013      	ands	r3, r2
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d00b      	beq.n	80082de <xEventGroupSetBits+0xc6>
                {
                    xMatchFound = pdTRUE;
 80082c6:	2301      	movs	r3, #1
 80082c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082ca:	e008      	b.n	80082de <xEventGroupSetBits+0xc6>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80082cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	4013      	ands	r3, r2
 80082d4:	69ba      	ldr	r2, [r7, #24]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d101      	bne.n	80082de <xEventGroupSetBits+0xc6>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 80082da:	2301      	movs	r3, #1
 80082dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 80082de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d010      	beq.n	8008306 <xEventGroupSetBits+0xee>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <xEventGroupSetBits+0xde>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 80082ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	633b      	str	r3, [r7, #48]	@ 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80082f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80082fe:	4619      	mov	r1, r3
 8008300:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008302:	f001 fd61 	bl	8009dc8 <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 8008306:	69fb      	ldr	r3, [r7, #28]
 8008308:	637b      	str	r3, [r7, #52]	@ 0x34
        while( pxListItem != pxListEnd )
 800830a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	429a      	cmp	r2, r3
 8008310:	d1be      	bne.n	8008290 <xEventGroupSetBits+0x78>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008318:	43db      	mvns	r3, r3
 800831a:	401a      	ands	r2, r3
 800831c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800831e:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 8008320:	f001 fa6a 	bl	80097f8 <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 8008324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008326:	681b      	ldr	r3, [r3, #0]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3738      	adds	r7, #56	@ 0x38
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
                                        const EventBits_t uxBitsToWaitFor,
                                        const BaseType_t xWaitForAllBits )
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 800833c:	2300      	movs	r3, #0
 800833e:	617b      	str	r3, [r7, #20]

    if( xWaitForAllBits == pdFALSE )
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d107      	bne.n	8008356 <prvTestWaitCondition+0x26>
    {
        /* Task only has to wait for one bit within uxBitsToWaitFor to be
         * set.  Is one already set? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	4013      	ands	r3, r2
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00a      	beq.n	8008366 <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8008350:	2301      	movs	r3, #1
 8008352:	617b      	str	r3, [r7, #20]
 8008354:	e007      	b.n	8008366 <prvTestWaitCondition+0x36>
    }
    else
    {
        /* Task has to wait for all the bits in uxBitsToWaitFor to be set.
         * Are they set already? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	4013      	ands	r3, r2
 800835c:	68ba      	ldr	r2, [r7, #8]
 800835e:	429a      	cmp	r2, r3
 8008360:	d101      	bne.n	8008366 <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8008362:	2301      	movs	r3, #1
 8008364:	617b      	str	r3, [r7, #20]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    return xWaitConditionMet;
 8008366:	697b      	ldr	r3, [r7, #20]
}
 8008368:	4618      	mov	r0, r3
 800836a:	371c      	adds	r7, #28
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f103 0208 	add.w	r2, r3, #8
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800838c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f103 0208 	add.w	r2, r3, #8
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f103 0208 	add.w	r2, r3, #8
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80083c2:	bf00      	nop
 80083c4:	370c      	adds	r7, #12
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr

080083ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80083ce:	b480      	push	{r7}
 80083d0:	b085      	sub	sp, #20
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	689a      	ldr	r2, [r3, #8]
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	683a      	ldr	r2, [r7, #0]
 80083f2:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	683a      	ldr	r2, [r7, #0]
 80083f8:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	601a      	str	r2, [r3, #0]
}
 800840a:	bf00      	nop
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr

08008416 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008416:	b480      	push	{r7}
 8008418:	b085      	sub	sp, #20
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
 800841e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800842c:	d103      	bne.n	8008436 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	691b      	ldr	r3, [r3, #16]
 8008432:	60fb      	str	r3, [r7, #12]
 8008434:	e00c      	b.n	8008450 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	3308      	adds	r3, #8
 800843a:	60fb      	str	r3, [r7, #12]
 800843c:	e002      	b.n	8008444 <vListInsert+0x2e>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	60fb      	str	r3, [r7, #12]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	429a      	cmp	r2, r3
 800844e:	d2f6      	bcs.n	800843e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	685a      	ldr	r2, [r3, #4]
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	683a      	ldr	r2, [r7, #0]
 800845e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	683a      	ldr	r2, [r7, #0]
 800846a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	1c5a      	adds	r2, r3, #1
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	601a      	str	r2, [r3, #0]
}
 800847c:	bf00      	nop
 800847e:	3714      	adds	r7, #20
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	6892      	ldr	r2, [r2, #8]
 800849e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	6852      	ldr	r2, [r2, #4]
 80084a8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d103      	bne.n	80084bc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	689a      	ldr	r2, [r3, #8]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	1e5a      	subs	r2, r3, #1
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3714      	adds	r7, #20
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10b      	bne.n	8008508 <xQueueGenericReset+0x2c>
        __asm volatile
 80084f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
 8008500:	60bb      	str	r3, [r7, #8]
    }
 8008502:	bf00      	nop
 8008504:	bf00      	nop
 8008506:	e7fd      	b.n	8008504 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8008508:	f003 f848 	bl	800b59c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008514:	68f9      	ldr	r1, [r7, #12]
 8008516:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008518:	fb01 f303 	mul.w	r3, r1, r3
 800851c:	441a      	add	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2200      	movs	r2, #0
 8008526:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008538:	3b01      	subs	r3, #1
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800853e:	fb01 f303 	mul.w	r3, r1, r3
 8008542:	441a      	add	r2, r3
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	22ff      	movs	r2, #255	@ 0xff
 800854c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	22ff      	movs	r2, #255	@ 0xff
 8008554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d114      	bne.n	8008588 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d01a      	beq.n	800859c <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	3310      	adds	r3, #16
 800856a:	4618      	mov	r0, r3
 800856c:	f001 fbc4 	bl	8009cf8 <xTaskRemoveFromEventList>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d012      	beq.n	800859c <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8008576:	4b0d      	ldr	r3, [pc, #52]	@ (80085ac <xQueueGenericReset+0xd0>)
 8008578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	e009      	b.n	800859c <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	3310      	adds	r3, #16
 800858c:	4618      	mov	r0, r3
 800858e:	f7ff fef1 	bl	8008374 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	3324      	adds	r3, #36	@ 0x24
 8008596:	4618      	mov	r0, r3
 8008598:	f7ff feec 	bl	8008374 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800859c:	f003 f830 	bl	800b600 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80085a0:	2301      	movs	r3, #1
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3710      	adds	r7, #16
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop
 80085ac:	e000ed04 	.word	0xe000ed04

080085b0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b08c      	sub	sp, #48	@ 0x30
 80085b4:	af02      	add	r7, sp, #8
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	4613      	mov	r3, r2
 80085bc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d10b      	bne.n	80085dc <xQueueGenericCreate+0x2c>
        __asm volatile
 80085c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c8:	f383 8811 	msr	BASEPRI, r3
 80085cc:	f3bf 8f6f 	isb	sy
 80085d0:	f3bf 8f4f 	dsb	sy
 80085d4:	61bb      	str	r3, [r7, #24]
    }
 80085d6:	bf00      	nop
 80085d8:	bf00      	nop
 80085da:	e7fd      	b.n	80085d8 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	fb02 f303 	mul.w	r3, r2, r3
 80085e4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d006      	beq.n	80085fa <xQueueGenericCreate+0x4a>
 80085ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085f4:	68fa      	ldr	r2, [r7, #12]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d101      	bne.n	80085fe <xQueueGenericCreate+0x4e>
 80085fa:	2301      	movs	r3, #1
 80085fc:	e000      	b.n	8008600 <xQueueGenericCreate+0x50>
 80085fe:	2300      	movs	r3, #0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10b      	bne.n	800861c <xQueueGenericCreate+0x6c>
        __asm volatile
 8008604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008608:	f383 8811 	msr	BASEPRI, r3
 800860c:	f3bf 8f6f 	isb	sy
 8008610:	f3bf 8f4f 	dsb	sy
 8008614:	617b      	str	r3, [r7, #20]
    }
 8008616:	bf00      	nop
 8008618:	bf00      	nop
 800861a:	e7fd      	b.n	8008618 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800861c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861e:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8008622:	d90b      	bls.n	800863c <xQueueGenericCreate+0x8c>
        __asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	613b      	str	r3, [r7, #16]
    }
 8008636:	bf00      	nop
 8008638:	bf00      	nop
 800863a:	e7fd      	b.n	8008638 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800863c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863e:	3350      	adds	r3, #80	@ 0x50
 8008640:	4618      	mov	r0, r3
 8008642:	f003 f8dd 	bl	800b800 <pvPortMalloc>
 8008646:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8008648:	6a3b      	ldr	r3, [r7, #32]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d00d      	beq.n	800866a <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	3350      	adds	r3, #80	@ 0x50
 8008656:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008658:	79fa      	ldrb	r2, [r7, #7]
 800865a:	6a3b      	ldr	r3, [r7, #32]
 800865c:	9300      	str	r3, [sp, #0]
 800865e:	4613      	mov	r3, r2
 8008660:	69fa      	ldr	r2, [r7, #28]
 8008662:	68b9      	ldr	r1, [r7, #8]
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f000 f805 	bl	8008674 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800866a:	6a3b      	ldr	r3, [r7, #32]
    }
 800866c:	4618      	mov	r0, r3
 800866e:	3728      	adds	r7, #40	@ 0x28
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]
 8008680:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d103      	bne.n	8008690 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	601a      	str	r2, [r3, #0]
 800868e:	e002      	b.n	8008696 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	68ba      	ldr	r2, [r7, #8]
 80086a0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80086a2:	2101      	movs	r1, #1
 80086a4:	69b8      	ldr	r0, [r7, #24]
 80086a6:	f7ff ff19 	bl	80084dc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	78fa      	ldrb	r2, [r7, #3]
 80086ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80086b2:	78fb      	ldrb	r3, [r7, #3]
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	68f9      	ldr	r1, [r7, #12]
 80086b8:	2073      	movs	r0, #115	@ 0x73
 80086ba:	f004 f91f 	bl	800c8fc <SEGGER_SYSVIEW_RecordU32x3>
}
 80086be:	bf00      	nop
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
	...

080086c8 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b090      	sub	sp, #64	@ 0x40
 80086cc:	af02      	add	r7, sp, #8
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
 80086d4:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80086d6:	2300      	movs	r3, #0
 80086d8:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 80086de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d10b      	bne.n	80086fc <xQueueGenericSend+0x34>
        __asm volatile
 80086e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e8:	f383 8811 	msr	BASEPRI, r3
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80086f6:	bf00      	nop
 80086f8:	bf00      	nop
 80086fa:	e7fd      	b.n	80086f8 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d103      	bne.n	800870a <xQueueGenericSend+0x42>
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008706:	2b00      	cmp	r3, #0
 8008708:	d101      	bne.n	800870e <xQueueGenericSend+0x46>
 800870a:	2301      	movs	r3, #1
 800870c:	e000      	b.n	8008710 <xQueueGenericSend+0x48>
 800870e:	2300      	movs	r3, #0
 8008710:	2b00      	cmp	r3, #0
 8008712:	d10b      	bne.n	800872c <xQueueGenericSend+0x64>
        __asm volatile
 8008714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008718:	f383 8811 	msr	BASEPRI, r3
 800871c:	f3bf 8f6f 	isb	sy
 8008720:	f3bf 8f4f 	dsb	sy
 8008724:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8008726:	bf00      	nop
 8008728:	bf00      	nop
 800872a:	e7fd      	b.n	8008728 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	2b02      	cmp	r3, #2
 8008730:	d103      	bne.n	800873a <xQueueGenericSend+0x72>
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008736:	2b01      	cmp	r3, #1
 8008738:	d101      	bne.n	800873e <xQueueGenericSend+0x76>
 800873a:	2301      	movs	r3, #1
 800873c:	e000      	b.n	8008740 <xQueueGenericSend+0x78>
 800873e:	2300      	movs	r3, #0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d10b      	bne.n	800875c <xQueueGenericSend+0x94>
        __asm volatile
 8008744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008748:	f383 8811 	msr	BASEPRI, r3
 800874c:	f3bf 8f6f 	isb	sy
 8008750:	f3bf 8f4f 	dsb	sy
 8008754:	623b      	str	r3, [r7, #32]
    }
 8008756:	bf00      	nop
 8008758:	bf00      	nop
 800875a:	e7fd      	b.n	8008758 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800875c:	f001 fcd8 	bl	800a110 <xTaskGetSchedulerState>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d102      	bne.n	800876c <xQueueGenericSend+0xa4>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d101      	bne.n	8008770 <xQueueGenericSend+0xa8>
 800876c:	2301      	movs	r3, #1
 800876e:	e000      	b.n	8008772 <xQueueGenericSend+0xaa>
 8008770:	2300      	movs	r3, #0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10b      	bne.n	800878e <xQueueGenericSend+0xc6>
        __asm volatile
 8008776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	61fb      	str	r3, [r7, #28]
    }
 8008788:	bf00      	nop
 800878a:	bf00      	nop
 800878c:	e7fd      	b.n	800878a <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800878e:	f002 ff05 	bl	800b59c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800879a:	429a      	cmp	r2, r3
 800879c:	d302      	bcc.n	80087a4 <xQueueGenericSend+0xdc>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d136      	bne.n	8008812 <xQueueGenericSend+0x14a>
            {
                traceQUEUE_SEND( pxQueue );
 80087a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a6:	4618      	mov	r0, r3
 80087a8:	f004 fee2 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	6879      	ldr	r1, [r7, #4]
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	460b      	mov	r3, r1
 80087b6:	4601      	mov	r1, r0
 80087b8:	205a      	movs	r0, #90	@ 0x5a
 80087ba:	f004 f915 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80087be:	683a      	ldr	r2, [r7, #0]
 80087c0:	68b9      	ldr	r1, [r7, #8]
 80087c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80087c4:	f000 fca7 	bl	8009116 <prvCopyDataToQueue>
 80087c8:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d010      	beq.n	80087f4 <xQueueGenericSend+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	3324      	adds	r3, #36	@ 0x24
 80087d6:	4618      	mov	r0, r3
 80087d8:	f001 fa8e 	bl	8009cf8 <xTaskRemoveFromEventList>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d013      	beq.n	800880a <xQueueGenericSend+0x142>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80087e2:	4b4d      	ldr	r3, [pc, #308]	@ (8008918 <xQueueGenericSend+0x250>)
 80087e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087e8:	601a      	str	r2, [r3, #0]
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	e00a      	b.n	800880a <xQueueGenericSend+0x142>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80087f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d007      	beq.n	800880a <xQueueGenericSend+0x142>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80087fa:	4b47      	ldr	r3, [pc, #284]	@ (8008918 <xQueueGenericSend+0x250>)
 80087fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008800:	601a      	str	r2, [r3, #0]
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800880a:	f002 fef9 	bl	800b600 <vPortExitCritical>
                return pdPASS;
 800880e:	2301      	movs	r3, #1
 8008810:	e07d      	b.n	800890e <xQueueGenericSend+0x246>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d110      	bne.n	800883a <xQueueGenericSend+0x172>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008818:	f002 fef2 	bl	800b600 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 800881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881e:	4618      	mov	r0, r3
 8008820:	f004 fea6 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	6879      	ldr	r1, [r7, #4]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	9300      	str	r3, [sp, #0]
 800882c:	460b      	mov	r3, r1
 800882e:	4601      	mov	r1, r0
 8008830:	205a      	movs	r0, #90	@ 0x5a
 8008832:	f004 f8d9 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8008836:	2300      	movs	r3, #0
 8008838:	e069      	b.n	800890e <xQueueGenericSend+0x246>
                }
                else if( xEntryTimeSet == pdFALSE )
 800883a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800883c:	2b00      	cmp	r3, #0
 800883e:	d106      	bne.n	800884e <xQueueGenericSend+0x186>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008840:	f107 0314 	add.w	r3, r7, #20
 8008844:	4618      	mov	r0, r3
 8008846:	f001 fb27 	bl	8009e98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800884a:	2301      	movs	r3, #1
 800884c:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800884e:	f002 fed7 	bl	800b600 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8008852:	f000 ffc3 	bl	80097dc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008856:	f002 fea1 	bl	800b59c <vPortEnterCritical>
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008860:	b25b      	sxtb	r3, r3
 8008862:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008866:	d103      	bne.n	8008870 <xQueueGenericSend+0x1a8>
 8008868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886a:	2200      	movs	r2, #0
 800886c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008872:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008876:	b25b      	sxtb	r3, r3
 8008878:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800887c:	d103      	bne.n	8008886 <xQueueGenericSend+0x1be>
 800887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008880:	2200      	movs	r2, #0
 8008882:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008886:	f002 febb 	bl	800b600 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800888a:	1d3a      	adds	r2, r7, #4
 800888c:	f107 0314 	add.w	r3, r7, #20
 8008890:	4611      	mov	r1, r2
 8008892:	4618      	mov	r0, r3
 8008894:	f001 fb16 	bl	8009ec4 <xTaskCheckForTimeOut>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d124      	bne.n	80088e8 <xQueueGenericSend+0x220>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800889e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088a0:	f000 fd31 	bl	8009306 <prvIsQueueFull>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d018      	beq.n	80088dc <xQueueGenericSend+0x214>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80088aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ac:	3310      	adds	r3, #16
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	4611      	mov	r1, r2
 80088b2:	4618      	mov	r0, r3
 80088b4:	f001 f98c 	bl	8009bd0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80088b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088ba:	f000 fcbc 	bl	8009236 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80088be:	f000 ff9b 	bl	80097f8 <xTaskResumeAll>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f47f af62 	bne.w	800878e <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 80088ca:	4b13      	ldr	r3, [pc, #76]	@ (8008918 <xQueueGenericSend+0x250>)
 80088cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088d0:	601a      	str	r2, [r3, #0]
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	e758      	b.n	800878e <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80088dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088de:	f000 fcaa 	bl	8009236 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80088e2:	f000 ff89 	bl	80097f8 <xTaskResumeAll>
 80088e6:	e752      	b.n	800878e <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80088e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088ea:	f000 fca4 	bl	8009236 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80088ee:	f000 ff83 	bl	80097f8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	4618      	mov	r0, r3
 80088f6:	f004 fe3b 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	6879      	ldr	r1, [r7, #4]
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	9300      	str	r3, [sp, #0]
 8008902:	460b      	mov	r3, r1
 8008904:	4601      	mov	r1, r0
 8008906:	205a      	movs	r0, #90	@ 0x5a
 8008908:	f004 f86e 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 800890c:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800890e:	4618      	mov	r0, r3
 8008910:	3738      	adds	r7, #56	@ 0x38
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop
 8008918:	e000ed04 	.word	0xe000ed04

0800891c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b090      	sub	sp, #64	@ 0x40
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	607a      	str	r2, [r7, #4]
 8008928:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 800892e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008930:	2b00      	cmp	r3, #0
 8008932:	d10b      	bne.n	800894c <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8008934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008938:	f383 8811 	msr	BASEPRI, r3
 800893c:	f3bf 8f6f 	isb	sy
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8008946:	bf00      	nop
 8008948:	bf00      	nop
 800894a:	e7fd      	b.n	8008948 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d103      	bne.n	800895a <xQueueGenericSendFromISR+0x3e>
 8008952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <xQueueGenericSendFromISR+0x42>
 800895a:	2301      	movs	r3, #1
 800895c:	e000      	b.n	8008960 <xQueueGenericSendFromISR+0x44>
 800895e:	2300      	movs	r3, #0
 8008960:	2b00      	cmp	r3, #0
 8008962:	d10b      	bne.n	800897c <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8008964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008968:	f383 8811 	msr	BASEPRI, r3
 800896c:	f3bf 8f6f 	isb	sy
 8008970:	f3bf 8f4f 	dsb	sy
 8008974:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8008976:	bf00      	nop
 8008978:	bf00      	nop
 800897a:	e7fd      	b.n	8008978 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	2b02      	cmp	r3, #2
 8008980:	d103      	bne.n	800898a <xQueueGenericSendFromISR+0x6e>
 8008982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008986:	2b01      	cmp	r3, #1
 8008988:	d101      	bne.n	800898e <xQueueGenericSendFromISR+0x72>
 800898a:	2301      	movs	r3, #1
 800898c:	e000      	b.n	8008990 <xQueueGenericSendFromISR+0x74>
 800898e:	2300      	movs	r3, #0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d10b      	bne.n	80089ac <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	623b      	str	r3, [r7, #32]
    }
 80089a6:	bf00      	nop
 80089a8:	bf00      	nop
 80089aa:	e7fd      	b.n	80089a8 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089ac:	f002 fee6 	bl	800b77c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80089b0:	f3ef 8211 	mrs	r2, BASEPRI
 80089b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b8:	f383 8811 	msr	BASEPRI, r3
 80089bc:	f3bf 8f6f 	isb	sy
 80089c0:	f3bf 8f4f 	dsb	sy
 80089c4:	61fa      	str	r2, [r7, #28]
 80089c6:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80089c8:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80089ca:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80089cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d302      	bcc.n	80089de <xQueueGenericSendFromISR+0xc2>
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	2b02      	cmp	r3, #2
 80089dc:	d149      	bne.n	8008a72 <xQueueGenericSendFromISR+0x156>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80089de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80089ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f0:	4618      	mov	r0, r3
 80089f2:	f004 fdbd 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 80089f6:	4601      	mov	r1, r0
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	461a      	mov	r2, r3
 80089fc:	2060      	movs	r0, #96	@ 0x60
 80089fe:	f003 ff23 	bl	800c848 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a02:	683a      	ldr	r2, [r7, #0]
 8008a04:	68b9      	ldr	r1, [r7, #8]
 8008a06:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008a08:	f000 fb85 	bl	8009116 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8008a0c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a14:	d112      	bne.n	8008a3c <xQueueGenericSendFromISR+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d026      	beq.n	8008a6c <xQueueGenericSendFromISR+0x150>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a20:	3324      	adds	r3, #36	@ 0x24
 8008a22:	4618      	mov	r0, r3
 8008a24:	f001 f968 	bl	8009cf8 <xTaskRemoveFromEventList>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d01e      	beq.n	8008a6c <xQueueGenericSendFromISR+0x150>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d01b      	beq.n	8008a6c <xQueueGenericSendFromISR+0x150>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	601a      	str	r2, [r3, #0]
 8008a3a:	e017      	b.n	8008a6c <xQueueGenericSendFromISR+0x150>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8008a3c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008a40:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a42:	d10b      	bne.n	8008a5c <xQueueGenericSendFromISR+0x140>
        __asm volatile
 8008a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a48:	f383 8811 	msr	BASEPRI, r3
 8008a4c:	f3bf 8f6f 	isb	sy
 8008a50:	f3bf 8f4f 	dsb	sy
 8008a54:	617b      	str	r3, [r7, #20]
    }
 8008a56:	bf00      	nop
 8008a58:	bf00      	nop
 8008a5a:	e7fd      	b.n	8008a58 <xQueueGenericSendFromISR+0x13c>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008a60:	3301      	adds	r3, #1
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	b25a      	sxtb	r2, r3
 8008a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8008a70:	e00b      	b.n	8008a8a <xQueueGenericSendFromISR+0x16e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8008a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a74:	4618      	mov	r0, r3
 8008a76:	f004 fd7b 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	2060      	movs	r0, #96	@ 0x60
 8008a82:	f003 fee1 	bl	800c848 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8008a86:	2300      	movs	r3, #0
 8008a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a8c:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8008a94:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8008a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3740      	adds	r7, #64	@ 0x40
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8008aa0:	b590      	push	{r4, r7, lr}
 8008aa2:	b08f      	sub	sp, #60	@ 0x3c
 8008aa4:	af02      	add	r7, sp, #8
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	60b9      	str	r1, [r7, #8]
 8008aaa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8008aac:	2300      	movs	r3, #0
 8008aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10b      	bne.n	8008ad2 <xQueueReceive+0x32>
        __asm volatile
 8008aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008abe:	f383 8811 	msr	BASEPRI, r3
 8008ac2:	f3bf 8f6f 	isb	sy
 8008ac6:	f3bf 8f4f 	dsb	sy
 8008aca:	623b      	str	r3, [r7, #32]
    }
 8008acc:	bf00      	nop
 8008ace:	bf00      	nop
 8008ad0:	e7fd      	b.n	8008ace <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d103      	bne.n	8008ae0 <xQueueReceive+0x40>
 8008ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d101      	bne.n	8008ae4 <xQueueReceive+0x44>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e000      	b.n	8008ae6 <xQueueReceive+0x46>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10b      	bne.n	8008b02 <xQueueReceive+0x62>
        __asm volatile
 8008aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aee:	f383 8811 	msr	BASEPRI, r3
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	61fb      	str	r3, [r7, #28]
    }
 8008afc:	bf00      	nop
 8008afe:	bf00      	nop
 8008b00:	e7fd      	b.n	8008afe <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b02:	f001 fb05 	bl	800a110 <xTaskGetSchedulerState>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d102      	bne.n	8008b12 <xQueueReceive+0x72>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <xQueueReceive+0x76>
 8008b12:	2301      	movs	r3, #1
 8008b14:	e000      	b.n	8008b18 <xQueueReceive+0x78>
 8008b16:	2300      	movs	r3, #0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10b      	bne.n	8008b34 <xQueueReceive+0x94>
        __asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	61bb      	str	r3, [r7, #24]
    }
 8008b2e:	bf00      	nop
 8008b30:	bf00      	nop
 8008b32:	e7fd      	b.n	8008b30 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008b34:	f002 fd32 	bl	800b59c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b3c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d02f      	beq.n	8008ba4 <xQueueReceive+0x104>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b44:	68b9      	ldr	r1, [r7, #8]
 8008b46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b48:	f000 fb4f 	bl	80091ea <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8008b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f004 fd0e 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008b54:	4604      	mov	r4, r0
 8008b56:	2000      	movs	r0, #0
 8008b58:	f004 fd0a 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2101      	movs	r1, #1
 8008b62:	9100      	str	r1, [sp, #0]
 8008b64:	4621      	mov	r1, r4
 8008b66:	205c      	movs	r0, #92	@ 0x5c
 8008b68:	f003 ff3e 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6e:	1e5a      	subs	r2, r3, #1
 8008b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b72:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b76:	691b      	ldr	r3, [r3, #16]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00f      	beq.n	8008b9c <xQueueReceive+0xfc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b7e:	3310      	adds	r3, #16
 8008b80:	4618      	mov	r0, r3
 8008b82:	f001 f8b9 	bl	8009cf8 <xTaskRemoveFromEventList>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d007      	beq.n	8008b9c <xQueueReceive+0xfc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8008b8c:	4b4d      	ldr	r3, [pc, #308]	@ (8008cc4 <xQueueReceive+0x224>)
 8008b8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b92:	601a      	str	r2, [r3, #0]
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8008b9c:	f002 fd30 	bl	800b600 <vPortExitCritical>
                return pdPASS;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e08a      	b.n	8008cba <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d113      	bne.n	8008bd2 <xQueueReceive+0x132>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008baa:	f002 fd29 	bl	800b600 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8008bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f004 fcdd 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008bb6:	4604      	mov	r4, r0
 8008bb8:	2000      	movs	r0, #0
 8008bba:	f004 fcd9 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	9100      	str	r1, [sp, #0]
 8008bc6:	4621      	mov	r1, r4
 8008bc8:	205c      	movs	r0, #92	@ 0x5c
 8008bca:	f003 ff0d 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	e073      	b.n	8008cba <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d106      	bne.n	8008be6 <xQueueReceive+0x146>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008bd8:	f107 0310 	add.w	r3, r7, #16
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f001 f95b 	bl	8009e98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008be2:	2301      	movs	r3, #1
 8008be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8008be6:	f002 fd0b 	bl	800b600 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8008bea:	f000 fdf7 	bl	80097dc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008bee:	f002 fcd5 	bl	800b59c <vPortEnterCritical>
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bf8:	b25b      	sxtb	r3, r3
 8008bfa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bfe:	d103      	bne.n	8008c08 <xQueueReceive+0x168>
 8008c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c02:	2200      	movs	r2, #0
 8008c04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c0e:	b25b      	sxtb	r3, r3
 8008c10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c14:	d103      	bne.n	8008c1e <xQueueReceive+0x17e>
 8008c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c1e:	f002 fcef 	bl	800b600 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c22:	1d3a      	adds	r2, r7, #4
 8008c24:	f107 0310 	add.w	r3, r7, #16
 8008c28:	4611      	mov	r1, r2
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f001 f94a 	bl	8009ec4 <xTaskCheckForTimeOut>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d124      	bne.n	8008c80 <xQueueReceive+0x1e0>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c38:	f000 fb4f 	bl	80092da <prvIsQueueEmpty>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d018      	beq.n	8008c74 <xQueueReceive+0x1d4>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c44:	3324      	adds	r3, #36	@ 0x24
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	4611      	mov	r1, r2
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f000 ffc0 	bl	8009bd0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8008c50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c52:	f000 faf0 	bl	8009236 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8008c56:	f000 fdcf 	bl	80097f8 <xTaskResumeAll>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f47f af69 	bne.w	8008b34 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8008c62:	4b18      	ldr	r3, [pc, #96]	@ (8008cc4 <xQueueReceive+0x224>)
 8008c64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c68:	601a      	str	r2, [r3, #0]
 8008c6a:	f3bf 8f4f 	dsb	sy
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	e75f      	b.n	8008b34 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8008c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c76:	f000 fade 	bl	8009236 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008c7a:	f000 fdbd 	bl	80097f8 <xTaskResumeAll>
 8008c7e:	e759      	b.n	8008b34 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8008c80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c82:	f000 fad8 	bl	8009236 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8008c86:	f000 fdb7 	bl	80097f8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c8c:	f000 fb25 	bl	80092da <prvIsQueueEmpty>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f43f af4e 	beq.w	8008b34 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8008c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f004 fc68 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008ca0:	4604      	mov	r4, r0
 8008ca2:	2000      	movs	r0, #0
 8008ca4:	f004 fc64 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2101      	movs	r1, #1
 8008cae:	9100      	str	r1, [sp, #0]
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	205c      	movs	r0, #92	@ 0x5c
 8008cb4:	f003 fe98 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8008cb8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3734      	adds	r7, #52	@ 0x34
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd90      	pop	{r4, r7, pc}
 8008cc2:	bf00      	nop
 8008cc4:	e000ed04 	.word	0xe000ed04

08008cc8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8008cc8:	b590      	push	{r4, r7, lr}
 8008cca:	b091      	sub	sp, #68	@ 0x44
 8008ccc:	af02      	add	r7, sp, #8
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10b      	bne.n	8008cfc <xQueueSemaphoreTake+0x34>
        __asm volatile
 8008ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	623b      	str	r3, [r7, #32]
    }
 8008cf6:	bf00      	nop
 8008cf8:	bf00      	nop
 8008cfa:	e7fd      	b.n	8008cf8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8008cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00b      	beq.n	8008d1c <xQueueSemaphoreTake+0x54>
        __asm volatile
 8008d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	61fb      	str	r3, [r7, #28]
    }
 8008d16:	bf00      	nop
 8008d18:	bf00      	nop
 8008d1a:	e7fd      	b.n	8008d18 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d1c:	f001 f9f8 	bl	800a110 <xTaskGetSchedulerState>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d102      	bne.n	8008d2c <xQueueSemaphoreTake+0x64>
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d101      	bne.n	8008d30 <xQueueSemaphoreTake+0x68>
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e000      	b.n	8008d32 <xQueueSemaphoreTake+0x6a>
 8008d30:	2300      	movs	r3, #0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10b      	bne.n	8008d4e <xQueueSemaphoreTake+0x86>
        __asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	61bb      	str	r3, [r7, #24]
    }
 8008d48:	bf00      	nop
 8008d4a:	bf00      	nop
 8008d4c:	e7fd      	b.n	8008d4a <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008d4e:	f002 fc25 	bl	800b59c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d56:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d034      	beq.n	8008dc8 <xQueueSemaphoreTake+0x100>
            {
                traceQUEUE_RECEIVE( pxQueue );
 8008d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d60:	4618      	mov	r0, r3
 8008d62:	f004 fc05 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008d66:	4604      	mov	r4, r0
 8008d68:	2000      	movs	r0, #0
 8008d6a:	f004 fc01 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008d6e:	4602      	mov	r2, r0
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	2101      	movs	r1, #1
 8008d74:	9100      	str	r1, [sp, #0]
 8008d76:	4621      	mov	r1, r4
 8008d78:	205c      	movs	r0, #92	@ 0x5c
 8008d7a:	f003 fe35 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d80:	1e5a      	subs	r2, r3, #1
 8008d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d84:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d104      	bne.n	8008d98 <xQueueSemaphoreTake+0xd0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008d8e:	f001 fb8b 	bl	800a4a8 <pvTaskIncrementMutexHeldCount>
 8008d92:	4602      	mov	r2, r0
 8008d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d96:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d9a:	691b      	ldr	r3, [r3, #16]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00f      	beq.n	8008dc0 <xQueueSemaphoreTake+0xf8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da2:	3310      	adds	r3, #16
 8008da4:	4618      	mov	r0, r3
 8008da6:	f000 ffa7 	bl	8009cf8 <xTaskRemoveFromEventList>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d007      	beq.n	8008dc0 <xQueueSemaphoreTake+0xf8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8008db0:	4b64      	ldr	r3, [pc, #400]	@ (8008f44 <xQueueSemaphoreTake+0x27c>)
 8008db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008db6:	601a      	str	r2, [r3, #0]
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8008dc0:	f002 fc1e 	bl	800b600 <vPortExitCritical>
                return pdPASS;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e0b8      	b.n	8008f3a <xQueueSemaphoreTake+0x272>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d122      	bne.n	8008e14 <xQueueSemaphoreTake+0x14c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8008dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00b      	beq.n	8008dec <xQueueSemaphoreTake+0x124>
        __asm volatile
 8008dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	617b      	str	r3, [r7, #20]
    }
 8008de6:	bf00      	nop
 8008de8:	bf00      	nop
 8008dea:	e7fd      	b.n	8008de8 <xQueueSemaphoreTake+0x120>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8008dec:	f002 fc08 	bl	800b600 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8008df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df2:	4618      	mov	r0, r3
 8008df4:	f004 fbbc 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008df8:	4604      	mov	r4, r0
 8008dfa:	2000      	movs	r0, #0
 8008dfc:	f004 fbb8 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008e00:	4602      	mov	r2, r0
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	2101      	movs	r1, #1
 8008e06:	9100      	str	r1, [sp, #0]
 8008e08:	4621      	mov	r1, r4
 8008e0a:	205c      	movs	r0, #92	@ 0x5c
 8008e0c:	f003 fdec 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8008e10:	2300      	movs	r3, #0
 8008e12:	e092      	b.n	8008f3a <xQueueSemaphoreTake+0x272>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d106      	bne.n	8008e28 <xQueueSemaphoreTake+0x160>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008e1a:	f107 030c 	add.w	r3, r7, #12
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f001 f83a 	bl	8009e98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008e24:	2301      	movs	r3, #1
 8008e26:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8008e28:	f002 fbea 	bl	800b600 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8008e2c:	f000 fcd6 	bl	80097dc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008e30:	f002 fbb4 	bl	800b59c <vPortEnterCritical>
 8008e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e3a:	b25b      	sxtb	r3, r3
 8008e3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e40:	d103      	bne.n	8008e4a <xQueueSemaphoreTake+0x182>
 8008e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e44:	2200      	movs	r2, #0
 8008e46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e50:	b25b      	sxtb	r3, r3
 8008e52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e56:	d103      	bne.n	8008e60 <xQueueSemaphoreTake+0x198>
 8008e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e60:	f002 fbce 	bl	800b600 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e64:	463a      	mov	r2, r7
 8008e66:	f107 030c 	add.w	r3, r7, #12
 8008e6a:	4611      	mov	r1, r2
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f001 f829 	bl	8009ec4 <xTaskCheckForTimeOut>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d132      	bne.n	8008ede <xQueueSemaphoreTake+0x216>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e7a:	f000 fa2e 	bl	80092da <prvIsQueueEmpty>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d026      	beq.n	8008ed2 <xQueueSemaphoreTake+0x20a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d109      	bne.n	8008ea0 <xQueueSemaphoreTake+0x1d8>
                        {
                            taskENTER_CRITICAL();
 8008e8c:	f002 fb86 	bl	800b59c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	4618      	mov	r0, r3
 8008e96:	f001 f959 	bl	800a14c <xTaskPriorityInherit>
 8008e9a:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 8008e9c:	f002 fbb0 	bl	800b600 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea2:	3324      	adds	r3, #36	@ 0x24
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	4611      	mov	r1, r2
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f000 fe91 	bl	8009bd0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8008eae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008eb0:	f000 f9c1 	bl	8009236 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8008eb4:	f000 fca0 	bl	80097f8 <xTaskResumeAll>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f47f af47 	bne.w	8008d4e <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8008ec0:	4b20      	ldr	r3, [pc, #128]	@ (8008f44 <xQueueSemaphoreTake+0x27c>)
 8008ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ec6:	601a      	str	r2, [r3, #0]
 8008ec8:	f3bf 8f4f 	dsb	sy
 8008ecc:	f3bf 8f6f 	isb	sy
 8008ed0:	e73d      	b.n	8008d4e <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8008ed2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ed4:	f000 f9af 	bl	8009236 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008ed8:	f000 fc8e 	bl	80097f8 <xTaskResumeAll>
 8008edc:	e737      	b.n	8008d4e <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8008ede:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ee0:	f000 f9a9 	bl	8009236 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8008ee4:	f000 fc88 	bl	80097f8 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ee8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008eea:	f000 f9f6 	bl	80092da <prvIsQueueEmpty>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f43f af2c 	beq.w	8008d4e <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00d      	beq.n	8008f18 <xQueueSemaphoreTake+0x250>
                        {
                            taskENTER_CRITICAL();
 8008efc:	f002 fb4e 	bl	800b59c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008f00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f02:	f000 f8f0 	bl	80090e6 <prvGetDisinheritPriorityAfterTimeout>
 8008f06:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f001 fa18 	bl	800a344 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8008f14:	f002 fb74 	bl	800b600 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8008f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f004 fb28 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008f20:	4604      	mov	r4, r0
 8008f22:	2000      	movs	r0, #0
 8008f24:	f004 fb24 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	2101      	movs	r1, #1
 8008f2e:	9100      	str	r1, [sp, #0]
 8008f30:	4621      	mov	r1, r4
 8008f32:	205c      	movs	r0, #92	@ 0x5c
 8008f34:	f003 fd58 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8008f38:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	373c      	adds	r7, #60	@ 0x3c
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd90      	pop	{r4, r7, pc}
 8008f42:	bf00      	nop
 8008f44:	e000ed04 	.word	0xe000ed04

08008f48 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f48:	b590      	push	{r4, r7, lr}
 8008f4a:	b091      	sub	sp, #68	@ 0x44
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8008f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10b      	bne.n	8008f76 <xQueueReceiveFromISR+0x2e>
        __asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d103      	bne.n	8008f84 <xQueueReceiveFromISR+0x3c>
 8008f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d101      	bne.n	8008f88 <xQueueReceiveFromISR+0x40>
 8008f84:	2301      	movs	r3, #1
 8008f86:	e000      	b.n	8008f8a <xQueueReceiveFromISR+0x42>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10b      	bne.n	8008fa6 <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8008f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8008fa0:	bf00      	nop
 8008fa2:	bf00      	nop
 8008fa4:	e7fd      	b.n	8008fa2 <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008fa6:	f002 fbe9 	bl	800b77c <vPortValidateInterruptPriority>
        __asm volatile
 8008faa:	f3ef 8211 	mrs	r2, BASEPRI
 8008fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb2:	f383 8811 	msr	BASEPRI, r3
 8008fb6:	f3bf 8f6f 	isb	sy
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	623a      	str	r2, [r7, #32]
 8008fc0:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8008fc2:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008fc4:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fca:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d04e      	beq.n	8009070 <xQueueReceiveFromISR+0x128>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8008fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8008fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f004 fac6 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008fe4:	4604      	mov	r4, r0
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f004 fac1 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4621      	mov	r1, r4
 8008ff4:	2062      	movs	r0, #98	@ 0x62
 8008ff6:	f003 fc81 	bl	800c8fc <SEGGER_SYSVIEW_RecordU32x3>

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ffa:	68b9      	ldr	r1, [r7, #8]
 8008ffc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008ffe:	f000 f8f4 	bl	80091ea <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	1e5a      	subs	r2, r3, #1
 8009006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009008:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 800900a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800900e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009012:	d112      	bne.n	800903a <xQueueReceiveFromISR+0xf2>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d026      	beq.n	800906a <xQueueReceiveFromISR+0x122>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800901c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800901e:	3310      	adds	r3, #16
 8009020:	4618      	mov	r0, r3
 8009022:	f000 fe69 	bl	8009cf8 <xTaskRemoveFromEventList>
 8009026:	4603      	mov	r3, r0
 8009028:	2b00      	cmp	r3, #0
 800902a:	d01e      	beq.n	800906a <xQueueReceiveFromISR+0x122>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d01b      	beq.n	800906a <xQueueReceiveFromISR+0x122>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2201      	movs	r2, #1
 8009036:	601a      	str	r2, [r3, #0]
 8009038:	e017      	b.n	800906a <xQueueReceiveFromISR+0x122>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 800903a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800903e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009040:	d10b      	bne.n	800905a <xQueueReceiveFromISR+0x112>
        __asm volatile
 8009042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009046:	f383 8811 	msr	BASEPRI, r3
 800904a:	f3bf 8f6f 	isb	sy
 800904e:	f3bf 8f4f 	dsb	sy
 8009052:	61bb      	str	r3, [r7, #24]
    }
 8009054:	bf00      	nop
 8009056:	bf00      	nop
 8009058:	e7fd      	b.n	8009056 <xQueueReceiveFromISR+0x10e>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800905a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800905e:	3301      	adds	r3, #1
 8009060:	b2db      	uxtb	r3, r3
 8009062:	b25a      	sxtb	r2, r3
 8009064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009066:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 800906a:	2301      	movs	r3, #1
 800906c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800906e:	e010      	b.n	8009092 <xQueueReceiveFromISR+0x14a>
        }
        else
        {
            xReturn = pdFAIL;
 8009070:	2300      	movs	r3, #0
 8009072:	63fb      	str	r3, [r7, #60]	@ 0x3c
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 8009074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009076:	4618      	mov	r0, r3
 8009078:	f004 fa7a 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 800907c:	4604      	mov	r4, r0
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	4618      	mov	r0, r3
 8009082:	f004 fa75 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 8009086:	4602      	mov	r2, r0
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4621      	mov	r1, r4
 800908c:	2062      	movs	r0, #98	@ 0x62
 800908e:	f003 fc35 	bl	800c8fc <SEGGER_SYSVIEW_RecordU32x3>
 8009092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009094:	617b      	str	r3, [r7, #20]
        __asm volatile
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	f383 8811 	msr	BASEPRI, r3
    }
 800909c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800909e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3744      	adds	r7, #68	@ 0x44
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd90      	pop	{r4, r7, pc}

080090a8 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d10b      	bne.n	80090ce <uxQueueMessagesWaiting+0x26>
        __asm volatile
 80090b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ba:	f383 8811 	msr	BASEPRI, r3
 80090be:	f3bf 8f6f 	isb	sy
 80090c2:	f3bf 8f4f 	dsb	sy
 80090c6:	60bb      	str	r3, [r7, #8]
    }
 80090c8:	bf00      	nop
 80090ca:	bf00      	nop
 80090cc:	e7fd      	b.n	80090ca <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 80090ce:	f002 fa65 	bl	800b59c <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d6:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 80090d8:	f002 fa92 	bl	800b600 <vPortExitCritical>

    return uxReturn;
 80090dc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80090e6:	b480      	push	{r7}
 80090e8:	b085      	sub	sp, #20
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d006      	beq.n	8009104 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f1c3 0305 	rsb	r3, r3, #5
 8009100:	60fb      	str	r3, [r7, #12]
 8009102:	e001      	b.n	8009108 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009104:	2300      	movs	r3, #0
 8009106:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8009108:	68fb      	ldr	r3, [r7, #12]
    }
 800910a:	4618      	mov	r0, r3
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr

08009116 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8009116:	b580      	push	{r7, lr}
 8009118:	b086      	sub	sp, #24
 800911a:	af00      	add	r7, sp, #0
 800911c:	60f8      	str	r0, [r7, #12]
 800911e:	60b9      	str	r1, [r7, #8]
 8009120:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8009122:	2300      	movs	r3, #0
 8009124:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009130:	2b00      	cmp	r3, #0
 8009132:	d10d      	bne.n	8009150 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d14d      	bne.n	80091d8 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	4618      	mov	r0, r3
 8009142:	f001 f87d 	bl	800a240 <xTaskPriorityDisinherit>
 8009146:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	609a      	str	r2, [r3, #8]
 800914e:	e043      	b.n	80091d8 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d119      	bne.n	800918a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6858      	ldr	r0, [r3, #4]
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915e:	461a      	mov	r2, r3
 8009160:	68b9      	ldr	r1, [r7, #8]
 8009162:	f004 fbbb 	bl	800d8dc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	685a      	ldr	r2, [r3, #4]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916e:	441a      	add	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	685a      	ldr	r2, [r3, #4]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	429a      	cmp	r2, r3
 800917e:	d32b      	bcc.n	80091d8 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	605a      	str	r2, [r3, #4]
 8009188:	e026      	b.n	80091d8 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	68d8      	ldr	r0, [r3, #12]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009192:	461a      	mov	r2, r3
 8009194:	68b9      	ldr	r1, [r7, #8]
 8009196:	f004 fba1 	bl	800d8dc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	68da      	ldr	r2, [r3, #12]
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a2:	425b      	negs	r3, r3
 80091a4:	441a      	add	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	68da      	ldr	r2, [r3, #12]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d207      	bcs.n	80091c6 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	689a      	ldr	r2, [r3, #8]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091be:	425b      	negs	r3, r3
 80091c0:	441a      	add	r2, r3
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	d105      	bne.n	80091d8 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d002      	beq.n	80091d8 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	3b01      	subs	r3, #1
 80091d6:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80091e0:	697b      	ldr	r3, [r7, #20]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b082      	sub	sp, #8
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
 80091f2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d018      	beq.n	800922e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68da      	ldr	r2, [r3, #12]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009204:	441a      	add	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	68da      	ldr	r2, [r3, #12]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	429a      	cmp	r2, r3
 8009214:	d303      	bcc.n	800921e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	68d9      	ldr	r1, [r3, #12]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009226:	461a      	mov	r2, r3
 8009228:	6838      	ldr	r0, [r7, #0]
 800922a:	f004 fb57 	bl	800d8dc <memcpy>
    }
}
 800922e:	bf00      	nop
 8009230:	3708      	adds	r7, #8
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}

08009236 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009236:	b580      	push	{r7, lr}
 8009238:	b084      	sub	sp, #16
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800923e:	f002 f9ad 	bl	800b59c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009248:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800924a:	e011      	b.n	8009270 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009250:	2b00      	cmp	r3, #0
 8009252:	d012      	beq.n	800927a <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	3324      	adds	r3, #36	@ 0x24
 8009258:	4618      	mov	r0, r3
 800925a:	f000 fd4d 	bl	8009cf8 <xTaskRemoveFromEventList>
 800925e:	4603      	mov	r3, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d001      	beq.n	8009268 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8009264:	f000 fe96 	bl	8009f94 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8009268:	7bfb      	ldrb	r3, [r7, #15]
 800926a:	3b01      	subs	r3, #1
 800926c:	b2db      	uxtb	r3, r3
 800926e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009274:	2b00      	cmp	r3, #0
 8009276:	dce9      	bgt.n	800924c <prvUnlockQueue+0x16>
 8009278:	e000      	b.n	800927c <prvUnlockQueue+0x46>
                        break;
 800927a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	22ff      	movs	r2, #255	@ 0xff
 8009280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8009284:	f002 f9bc 	bl	800b600 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8009288:	f002 f988 	bl	800b59c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009292:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009294:	e011      	b.n	80092ba <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d012      	beq.n	80092c4 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	3310      	adds	r3, #16
 80092a2:	4618      	mov	r0, r3
 80092a4:	f000 fd28 	bl	8009cf8 <xTaskRemoveFromEventList>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d001      	beq.n	80092b2 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80092ae:	f000 fe71 	bl	8009f94 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80092b2:	7bbb      	ldrb	r3, [r7, #14]
 80092b4:	3b01      	subs	r3, #1
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80092ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	dce9      	bgt.n	8009296 <prvUnlockQueue+0x60>
 80092c2:	e000      	b.n	80092c6 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80092c4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	22ff      	movs	r2, #255	@ 0xff
 80092ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80092ce:	f002 f997 	bl	800b600 <vPortExitCritical>
}
 80092d2:	bf00      	nop
 80092d4:	3710      	adds	r7, #16
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b084      	sub	sp, #16
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80092e2:	f002 f95b 	bl	800b59c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d102      	bne.n	80092f4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80092ee:	2301      	movs	r3, #1
 80092f0:	60fb      	str	r3, [r7, #12]
 80092f2:	e001      	b.n	80092f8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80092f4:	2300      	movs	r3, #0
 80092f6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80092f8:	f002 f982 	bl	800b600 <vPortExitCritical>

    return xReturn;
 80092fc:	68fb      	ldr	r3, [r7, #12]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b084      	sub	sp, #16
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800930e:	f002 f945 	bl	800b59c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800931a:	429a      	cmp	r2, r3
 800931c:	d102      	bne.n	8009324 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800931e:	2301      	movs	r3, #1
 8009320:	60fb      	str	r3, [r7, #12]
 8009322:	e001      	b.n	8009328 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8009324:	2300      	movs	r3, #0
 8009326:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009328:	f002 f96a 	bl	800b600 <vPortExitCritical>

    return xReturn;
 800932c:	68fb      	ldr	r3, [r7, #12]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8009336:	b480      	push	{r7}
 8009338:	b087      	sub	sp, #28
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10b      	bne.n	8009360 <xQueueIsQueueFullFromISR+0x2a>
        __asm volatile
 8009348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	60fb      	str	r3, [r7, #12]
    }
 800935a:	bf00      	nop
 800935c:	bf00      	nop
 800935e:	e7fd      	b.n	800935c <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009368:	429a      	cmp	r2, r3
 800936a:	d102      	bne.n	8009372 <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 800936c:	2301      	movs	r3, #1
 800936e:	617b      	str	r3, [r7, #20]
 8009370:	e001      	b.n	8009376 <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 8009372:	2300      	movs	r3, #0
 8009374:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8009376:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009378:	4618      	mov	r0, r3
 800937a:	371c      	adds	r7, #28
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8009384:	b580      	push	{r7, lr}
 8009386:	b084      	sub	sp, #16
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800938e:	2300      	movs	r3, #0
 8009390:	60fb      	str	r3, [r7, #12]
 8009392:	e01e      	b.n	80093d2 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009394:	4a13      	ldr	r2, [pc, #76]	@ (80093e4 <vQueueAddToRegistry+0x60>)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d115      	bne.n	80093cc <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80093a0:	4910      	ldr	r1, [pc, #64]	@ (80093e4 <vQueueAddToRegistry+0x60>)
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80093aa:	4a0e      	ldr	r2, [pc, #56]	@ (80093e4 <vQueueAddToRegistry+0x60>)
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	00db      	lsls	r3, r3, #3
 80093b0:	4413      	add	r3, r2
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4618      	mov	r0, r3
 80093ba:	f004 f8d9 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 80093be:	4601      	mov	r1, r0
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	461a      	mov	r2, r3
 80093c4:	2071      	movs	r0, #113	@ 0x71
 80093c6:	f003 fa3f 	bl	800c848 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 80093ca:	e006      	b.n	80093da <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	3301      	adds	r3, #1
 80093d0:	60fb      	str	r3, [r7, #12]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2b07      	cmp	r3, #7
 80093d6:	d9dd      	bls.n	8009394 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80093d8:	bf00      	nop
 80093da:	bf00      	nop
 80093dc:	3710      	adds	r7, #16
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	20000418 	.word	0x20000418

080093e8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b086      	sub	sp, #24
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80093f8:	f002 f8d0 	bl	800b59c <vPortEnterCritical>
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009402:	b25b      	sxtb	r3, r3
 8009404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009408:	d103      	bne.n	8009412 <vQueueWaitForMessageRestricted+0x2a>
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009418:	b25b      	sxtb	r3, r3
 800941a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800941e:	d103      	bne.n	8009428 <vQueueWaitForMessageRestricted+0x40>
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	2200      	movs	r2, #0
 8009424:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009428:	f002 f8ea 	bl	800b600 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009430:	2b00      	cmp	r3, #0
 8009432:	d106      	bne.n	8009442 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	3324      	adds	r3, #36	@ 0x24
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	68b9      	ldr	r1, [r7, #8]
 800943c:	4618      	mov	r0, r3
 800943e:	f000 fc2b 	bl	8009c98 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009442:	6978      	ldr	r0, [r7, #20]
 8009444:	f7ff fef7 	bl	8009236 <prvUnlockQueue>
    }
 8009448:	bf00      	nop
 800944a:	3718      	adds	r7, #24
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8009450:	b580      	push	{r7, lr}
 8009452:	b08c      	sub	sp, #48	@ 0x30
 8009454:	af04      	add	r7, sp, #16
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	603b      	str	r3, [r7, #0]
 800945c:	4613      	mov	r3, r2
 800945e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009460:	88fb      	ldrh	r3, [r7, #6]
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	4618      	mov	r0, r3
 8009466:	f002 f9cb 	bl	800b800 <pvPortMalloc>
 800946a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00e      	beq.n	8009490 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009472:	2058      	movs	r0, #88	@ 0x58
 8009474:	f002 f9c4 	bl	800b800 <pvPortMalloc>
 8009478:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800947a:	69fb      	ldr	r3, [r7, #28]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d003      	beq.n	8009488 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	697a      	ldr	r2, [r7, #20]
 8009484:	631a      	str	r2, [r3, #48]	@ 0x30
 8009486:	e005      	b.n	8009494 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8009488:	6978      	ldr	r0, [r7, #20]
 800948a:	f002 fa9b 	bl	800b9c4 <vPortFree>
 800948e:	e001      	b.n	8009494 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8009490:	2300      	movs	r3, #0
 8009492:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d013      	beq.n	80094c2 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800949a:	88fa      	ldrh	r2, [r7, #6]
 800949c:	2300      	movs	r3, #0
 800949e:	9303      	str	r3, [sp, #12]
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	9302      	str	r3, [sp, #8]
 80094a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a6:	9301      	str	r3, [sp, #4]
 80094a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	68b9      	ldr	r1, [r7, #8]
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f000 f80e 	bl	80094d2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80094b6:	69f8      	ldr	r0, [r7, #28]
 80094b8:	f000 f8a2 	bl	8009600 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80094bc:	2301      	movs	r3, #1
 80094be:	61bb      	str	r3, [r7, #24]
 80094c0:	e002      	b.n	80094c8 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80094c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80094c6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80094c8:	69bb      	ldr	r3, [r7, #24]
    }
 80094ca:	4618      	mov	r0, r3
 80094cc:	3720      	adds	r7, #32
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}

080094d2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80094d2:	b580      	push	{r7, lr}
 80094d4:	b088      	sub	sp, #32
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	60f8      	str	r0, [r7, #12]
 80094da:	60b9      	str	r1, [r7, #8]
 80094dc:	607a      	str	r2, [r7, #4]
 80094de:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80094e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	461a      	mov	r2, r3
 80094ea:	21a5      	movs	r1, #165	@ 0xa5
 80094ec:	f004 f9c2 	bl	800d874 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80094f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80094fa:	3b01      	subs	r3, #1
 80094fc:	009b      	lsls	r3, r3, #2
 80094fe:	4413      	add	r3, r2
 8009500:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	f023 0307 	bic.w	r3, r3, #7
 8009508:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800950a:	69bb      	ldr	r3, [r7, #24]
 800950c:	f003 0307 	and.w	r3, r3, #7
 8009510:	2b00      	cmp	r3, #0
 8009512:	d00b      	beq.n	800952c <prvInitialiseNewTask+0x5a>
        __asm volatile
 8009514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009518:	f383 8811 	msr	BASEPRI, r3
 800951c:	f3bf 8f6f 	isb	sy
 8009520:	f3bf 8f4f 	dsb	sy
 8009524:	617b      	str	r3, [r7, #20]
    }
 8009526:	bf00      	nop
 8009528:	bf00      	nop
 800952a:	e7fd      	b.n	8009528 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d01f      	beq.n	8009572 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009532:	2300      	movs	r3, #0
 8009534:	61fb      	str	r3, [r7, #28]
 8009536:	e012      	b.n	800955e <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	4413      	add	r3, r2
 800953e:	7819      	ldrb	r1, [r3, #0]
 8009540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	4413      	add	r3, r2
 8009546:	3334      	adds	r3, #52	@ 0x34
 8009548:	460a      	mov	r2, r1
 800954a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	4413      	add	r3, r2
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d006      	beq.n	8009566 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	3301      	adds	r3, #1
 800955c:	61fb      	str	r3, [r7, #28]
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	2b09      	cmp	r3, #9
 8009562:	d9e9      	bls.n	8009538 <prvInitialiseNewTask+0x66>
 8009564:	e000      	b.n	8009568 <prvInitialiseNewTask+0x96>
            {
                break;
 8009566:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956a:	2200      	movs	r2, #0
 800956c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009570:	e003      	b.n	800957a <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009574:	2200      	movs	r2, #0
 8009576:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800957a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800957c:	2b04      	cmp	r3, #4
 800957e:	d901      	bls.n	8009584 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009580:	2304      	movs	r3, #4
 8009582:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8009584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009588:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800958a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800958c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800958e:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8009590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009592:	2200      	movs	r2, #0
 8009594:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009598:	3304      	adds	r3, #4
 800959a:	4618      	mov	r0, r3
 800959c:	f7fe ff0a 	bl	80083b4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	3318      	adds	r3, #24
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7fe ff05 	bl	80083b4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80095aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ae:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b2:	f1c3 0205 	rsb	r2, r3, #5
 80095b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80095ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095be:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80095c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c2:	3350      	adds	r3, #80	@ 0x50
 80095c4:	2204      	movs	r2, #4
 80095c6:	2100      	movs	r1, #0
 80095c8:	4618      	mov	r0, r3
 80095ca:	f004 f953 	bl	800d874 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	3354      	adds	r3, #84	@ 0x54
 80095d2:	2201      	movs	r2, #1
 80095d4:	2100      	movs	r1, #0
 80095d6:	4618      	mov	r0, r3
 80095d8:	f004 f94c 	bl	800d874 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80095dc:	683a      	ldr	r2, [r7, #0]
 80095de:	68f9      	ldr	r1, [r7, #12]
 80095e0:	69b8      	ldr	r0, [r7, #24]
 80095e2:	f001 fe25 	bl	800b230 <pxPortInitialiseStack>
 80095e6:	4602      	mov	r2, r0
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80095ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d002      	beq.n	80095f8 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80095f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80095f8:	bf00      	nop
 80095fa:	3720      	adds	r7, #32
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8009600:	b5b0      	push	{r4, r5, r7, lr}
 8009602:	b084      	sub	sp, #16
 8009604:	af02      	add	r7, sp, #8
 8009606:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8009608:	f001 ffc8 	bl	800b59c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800960c:	4b3b      	ldr	r3, [pc, #236]	@ (80096fc <prvAddNewTaskToReadyList+0xfc>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	3301      	adds	r3, #1
 8009612:	4a3a      	ldr	r2, [pc, #232]	@ (80096fc <prvAddNewTaskToReadyList+0xfc>)
 8009614:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8009616:	4b3a      	ldr	r3, [pc, #232]	@ (8009700 <prvAddNewTaskToReadyList+0x100>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d109      	bne.n	8009632 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800961e:	4a38      	ldr	r2, [pc, #224]	@ (8009700 <prvAddNewTaskToReadyList+0x100>)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009624:	4b35      	ldr	r3, [pc, #212]	@ (80096fc <prvAddNewTaskToReadyList+0xfc>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2b01      	cmp	r3, #1
 800962a:	d110      	bne.n	800964e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800962c:	f000 fcd6 	bl	8009fdc <prvInitialiseTaskLists>
 8009630:	e00d      	b.n	800964e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8009632:	4b34      	ldr	r3, [pc, #208]	@ (8009704 <prvAddNewTaskToReadyList+0x104>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d109      	bne.n	800964e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800963a:	4b31      	ldr	r3, [pc, #196]	@ (8009700 <prvAddNewTaskToReadyList+0x100>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009644:	429a      	cmp	r2, r3
 8009646:	d802      	bhi.n	800964e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8009648:	4a2d      	ldr	r2, [pc, #180]	@ (8009700 <prvAddNewTaskToReadyList+0x100>)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800964e:	4b2e      	ldr	r3, [pc, #184]	@ (8009708 <prvAddNewTaskToReadyList+0x108>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3301      	adds	r3, #1
 8009654:	4a2c      	ldr	r2, [pc, #176]	@ (8009708 <prvAddNewTaskToReadyList+0x108>)
 8009656:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009658:	4b2b      	ldr	r3, [pc, #172]	@ (8009708 <prvAddNewTaskToReadyList+0x108>)
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d016      	beq.n	8009694 <prvAddNewTaskToReadyList+0x94>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	4618      	mov	r0, r3
 800966a:	f003 fe5b 	bl	800d324 <SEGGER_SYSVIEW_OnTaskCreate>
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800967e:	461d      	mov	r5, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	461c      	mov	r4, r3
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800968a:	1ae3      	subs	r3, r4, r3
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	462b      	mov	r3, r5
 8009690:	f002 fb68 	bl	800bd64 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4618      	mov	r0, r3
 8009698:	f003 fec8 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a0:	2201      	movs	r2, #1
 80096a2:	409a      	lsls	r2, r3
 80096a4:	4b19      	ldr	r3, [pc, #100]	@ (800970c <prvAddNewTaskToReadyList+0x10c>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	4a18      	ldr	r2, [pc, #96]	@ (800970c <prvAddNewTaskToReadyList+0x10c>)
 80096ac:	6013      	str	r3, [r2, #0]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096b2:	4613      	mov	r3, r2
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	4413      	add	r3, r2
 80096b8:	009b      	lsls	r3, r3, #2
 80096ba:	4a15      	ldr	r2, [pc, #84]	@ (8009710 <prvAddNewTaskToReadyList+0x110>)
 80096bc:	441a      	add	r2, r3
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	3304      	adds	r3, #4
 80096c2:	4619      	mov	r1, r3
 80096c4:	4610      	mov	r0, r2
 80096c6:	f7fe fe82 	bl	80083ce <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80096ca:	f001 ff99 	bl	800b600 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80096ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009704 <prvAddNewTaskToReadyList+0x104>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00e      	beq.n	80096f4 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80096d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009700 <prvAddNewTaskToReadyList+0x100>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d207      	bcs.n	80096f4 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80096e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009714 <prvAddNewTaskToReadyList+0x114>)
 80096e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80096f4:	bf00      	nop
 80096f6:	3708      	adds	r7, #8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bdb0      	pop	{r4, r5, r7, pc}
 80096fc:	20000530 	.word	0x20000530
 8009700:	20000458 	.word	0x20000458
 8009704:	2000053c 	.word	0x2000053c
 8009708:	2000054c 	.word	0x2000054c
 800970c:	20000538 	.word	0x20000538
 8009710:	2000045c 	.word	0x2000045c
 8009714:	e000ed04 	.word	0xe000ed04

08009718 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b086      	sub	sp, #24
 800971c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800971e:	4b27      	ldr	r3, [pc, #156]	@ (80097bc <vTaskStartScheduler+0xa4>)
 8009720:	9301      	str	r3, [sp, #4]
 8009722:	2300      	movs	r3, #0
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	2300      	movs	r3, #0
 8009728:	2282      	movs	r2, #130	@ 0x82
 800972a:	4925      	ldr	r1, [pc, #148]	@ (80097c0 <vTaskStartScheduler+0xa8>)
 800972c:	4825      	ldr	r0, [pc, #148]	@ (80097c4 <vTaskStartScheduler+0xac>)
 800972e:	f7ff fe8f 	bl	8009450 <xTaskCreate>
 8009732:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2b01      	cmp	r3, #1
 8009738:	d102      	bne.n	8009740 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800973a:	f001 f9db 	bl	800aaf4 <xTimerCreateTimerTask>
 800973e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2b01      	cmp	r3, #1
 8009744:	d124      	bne.n	8009790 <vTaskStartScheduler+0x78>
        __asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	60bb      	str	r3, [r7, #8]
    }
 8009758:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800975a:	4b1b      	ldr	r3, [pc, #108]	@ (80097c8 <vTaskStartScheduler+0xb0>)
 800975c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009760:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8009762:	4b1a      	ldr	r3, [pc, #104]	@ (80097cc <vTaskStartScheduler+0xb4>)
 8009764:	2201      	movs	r2, #1
 8009766:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009768:	4b19      	ldr	r3, [pc, #100]	@ (80097d0 <vTaskStartScheduler+0xb8>)
 800976a:	2200      	movs	r2, #0
 800976c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800976e:	4b19      	ldr	r3, [pc, #100]	@ (80097d4 <vTaskStartScheduler+0xbc>)
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	4b12      	ldr	r3, [pc, #72]	@ (80097bc <vTaskStartScheduler+0xa4>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	429a      	cmp	r2, r3
 8009778:	d102      	bne.n	8009780 <vTaskStartScheduler+0x68>
 800977a:	f003 fdb7 	bl	800d2ec <SEGGER_SYSVIEW_OnIdle>
 800977e:	e004      	b.n	800978a <vTaskStartScheduler+0x72>
 8009780:	4b14      	ldr	r3, [pc, #80]	@ (80097d4 <vTaskStartScheduler+0xbc>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4618      	mov	r0, r3
 8009786:	f003 fe0f 	bl	800d3a8 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800978a:	f001 fde3 	bl	800b354 <xPortStartScheduler>
 800978e:	e00f      	b.n	80097b0 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009796:	d10b      	bne.n	80097b0 <vTaskStartScheduler+0x98>
        __asm volatile
 8009798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800979c:	f383 8811 	msr	BASEPRI, r3
 80097a0:	f3bf 8f6f 	isb	sy
 80097a4:	f3bf 8f4f 	dsb	sy
 80097a8:	607b      	str	r3, [r7, #4]
    }
 80097aa:	bf00      	nop
 80097ac:	bf00      	nop
 80097ae:	e7fd      	b.n	80097ac <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80097b0:	4b09      	ldr	r3, [pc, #36]	@ (80097d8 <vTaskStartScheduler+0xc0>)
 80097b2:	681b      	ldr	r3, [r3, #0]
}
 80097b4:	bf00      	nop
 80097b6:	3710      	adds	r7, #16
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	20000554 	.word	0x20000554
 80097c0:	0800ecd0 	.word	0x0800ecd0
 80097c4:	08009fad 	.word	0x08009fad
 80097c8:	20000550 	.word	0x20000550
 80097cc:	2000053c 	.word	0x2000053c
 80097d0:	20000534 	.word	0x20000534
 80097d4:	20000458 	.word	0x20000458
 80097d8:	20000080 	.word	0x20000080

080097dc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80097dc:	b480      	push	{r7}
 80097de:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80097e0:	4b04      	ldr	r3, [pc, #16]	@ (80097f4 <vTaskSuspendAll+0x18>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	3301      	adds	r3, #1
 80097e6:	4a03      	ldr	r2, [pc, #12]	@ (80097f4 <vTaskSuspendAll+0x18>)
 80097e8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80097ea:	bf00      	nop
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr
 80097f4:	20000558 	.word	0x20000558

080097f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80097fe:	2300      	movs	r3, #0
 8009800:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8009802:	2300      	movs	r3, #0
 8009804:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8009806:	4b44      	ldr	r3, [pc, #272]	@ (8009918 <xTaskResumeAll+0x120>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d10b      	bne.n	8009826 <xTaskResumeAll+0x2e>
        __asm volatile
 800980e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009812:	f383 8811 	msr	BASEPRI, r3
 8009816:	f3bf 8f6f 	isb	sy
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	603b      	str	r3, [r7, #0]
    }
 8009820:	bf00      	nop
 8009822:	bf00      	nop
 8009824:	e7fd      	b.n	8009822 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8009826:	f001 feb9 	bl	800b59c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800982a:	4b3b      	ldr	r3, [pc, #236]	@ (8009918 <xTaskResumeAll+0x120>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	3b01      	subs	r3, #1
 8009830:	4a39      	ldr	r2, [pc, #228]	@ (8009918 <xTaskResumeAll+0x120>)
 8009832:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009834:	4b38      	ldr	r3, [pc, #224]	@ (8009918 <xTaskResumeAll+0x120>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d165      	bne.n	8009908 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800983c:	4b37      	ldr	r3, [pc, #220]	@ (800991c <xTaskResumeAll+0x124>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d061      	beq.n	8009908 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009844:	e032      	b.n	80098ac <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009846:	4b36      	ldr	r3, [pc, #216]	@ (8009920 <xTaskResumeAll+0x128>)
 8009848:	68db      	ldr	r3, [r3, #12]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	3318      	adds	r3, #24
 8009852:	4618      	mov	r0, r3
 8009854:	f7fe fe18 	bl	8008488 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	3304      	adds	r3, #4
 800985c:	4618      	mov	r0, r3
 800985e:	f7fe fe13 	bl	8008488 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	4618      	mov	r0, r3
 8009866:	f003 fde1 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800986e:	2201      	movs	r2, #1
 8009870:	409a      	lsls	r2, r3
 8009872:	4b2c      	ldr	r3, [pc, #176]	@ (8009924 <xTaskResumeAll+0x12c>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4313      	orrs	r3, r2
 8009878:	4a2a      	ldr	r2, [pc, #168]	@ (8009924 <xTaskResumeAll+0x12c>)
 800987a:	6013      	str	r3, [r2, #0]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009880:	4613      	mov	r3, r2
 8009882:	009b      	lsls	r3, r3, #2
 8009884:	4413      	add	r3, r2
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4a27      	ldr	r2, [pc, #156]	@ (8009928 <xTaskResumeAll+0x130>)
 800988a:	441a      	add	r2, r3
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	3304      	adds	r3, #4
 8009890:	4619      	mov	r1, r3
 8009892:	4610      	mov	r0, r2
 8009894:	f7fe fd9b 	bl	80083ce <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800989c:	4b23      	ldr	r3, [pc, #140]	@ (800992c <xTaskResumeAll+0x134>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d302      	bcc.n	80098ac <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 80098a6:	4b22      	ldr	r3, [pc, #136]	@ (8009930 <xTaskResumeAll+0x138>)
 80098a8:	2201      	movs	r2, #1
 80098aa:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098ac:	4b1c      	ldr	r3, [pc, #112]	@ (8009920 <xTaskResumeAll+0x128>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d1c8      	bne.n	8009846 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d001      	beq.n	80098be <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80098ba:	f000 fc0d 	bl	800a0d8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80098be:	4b1d      	ldr	r3, [pc, #116]	@ (8009934 <xTaskResumeAll+0x13c>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d010      	beq.n	80098ec <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80098ca:	f000 f859 	bl	8009980 <xTaskIncrementTick>
 80098ce:	4603      	mov	r3, r0
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d002      	beq.n	80098da <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 80098d4:	4b16      	ldr	r3, [pc, #88]	@ (8009930 <xTaskResumeAll+0x138>)
 80098d6:	2201      	movs	r2, #1
 80098d8:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	3b01      	subs	r3, #1
 80098de:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1f1      	bne.n	80098ca <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 80098e6:	4b13      	ldr	r3, [pc, #76]	@ (8009934 <xTaskResumeAll+0x13c>)
 80098e8:	2200      	movs	r2, #0
 80098ea:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80098ec:	4b10      	ldr	r3, [pc, #64]	@ (8009930 <xTaskResumeAll+0x138>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d009      	beq.n	8009908 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80098f4:	2301      	movs	r3, #1
 80098f6:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80098f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009938 <xTaskResumeAll+0x140>)
 80098fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098fe:	601a      	str	r2, [r3, #0]
 8009900:	f3bf 8f4f 	dsb	sy
 8009904:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8009908:	f001 fe7a 	bl	800b600 <vPortExitCritical>

    return xAlreadyYielded;
 800990c:	68bb      	ldr	r3, [r7, #8]
}
 800990e:	4618      	mov	r0, r3
 8009910:	3710      	adds	r7, #16
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	20000558 	.word	0x20000558
 800991c:	20000530 	.word	0x20000530
 8009920:	200004f0 	.word	0x200004f0
 8009924:	20000538 	.word	0x20000538
 8009928:	2000045c 	.word	0x2000045c
 800992c:	20000458 	.word	0x20000458
 8009930:	20000544 	.word	0x20000544
 8009934:	20000540 	.word	0x20000540
 8009938:	e000ed04 	.word	0xe000ed04

0800993c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800993c:	b480      	push	{r7}
 800993e:	b083      	sub	sp, #12
 8009940:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8009942:	4b05      	ldr	r3, [pc, #20]	@ (8009958 <xTaskGetTickCount+0x1c>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8009948:	687b      	ldr	r3, [r7, #4]
}
 800994a:	4618      	mov	r0, r3
 800994c:	370c      	adds	r7, #12
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	20000534 	.word	0x20000534

0800995c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009962:	f001 ff0b 	bl	800b77c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009966:	2300      	movs	r3, #0
 8009968:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800996a:	4b04      	ldr	r3, [pc, #16]	@ (800997c <xTaskGetTickCountFromISR+0x20>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009970:	683b      	ldr	r3, [r7, #0]
}
 8009972:	4618      	mov	r0, r3
 8009974:	3708      	adds	r7, #8
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
 800997a:	bf00      	nop
 800997c:	20000534 	.word	0x20000534

08009980 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8009986:	2300      	movs	r3, #0
 8009988:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800998a:	4b51      	ldr	r3, [pc, #324]	@ (8009ad0 <xTaskIncrementTick+0x150>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	f040 8093 	bne.w	8009aba <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009994:	4b4f      	ldr	r3, [pc, #316]	@ (8009ad4 <xTaskIncrementTick+0x154>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	3301      	adds	r3, #1
 800999a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800999c:	4a4d      	ldr	r2, [pc, #308]	@ (8009ad4 <xTaskIncrementTick+0x154>)
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d121      	bne.n	80099ec <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80099a8:	4b4b      	ldr	r3, [pc, #300]	@ (8009ad8 <xTaskIncrementTick+0x158>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d00b      	beq.n	80099ca <xTaskIncrementTick+0x4a>
        __asm volatile
 80099b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b6:	f383 8811 	msr	BASEPRI, r3
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	f3bf 8f4f 	dsb	sy
 80099c2:	603b      	str	r3, [r7, #0]
    }
 80099c4:	bf00      	nop
 80099c6:	bf00      	nop
 80099c8:	e7fd      	b.n	80099c6 <xTaskIncrementTick+0x46>
 80099ca:	4b43      	ldr	r3, [pc, #268]	@ (8009ad8 <xTaskIncrementTick+0x158>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	60fb      	str	r3, [r7, #12]
 80099d0:	4b42      	ldr	r3, [pc, #264]	@ (8009adc <xTaskIncrementTick+0x15c>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a40      	ldr	r2, [pc, #256]	@ (8009ad8 <xTaskIncrementTick+0x158>)
 80099d6:	6013      	str	r3, [r2, #0]
 80099d8:	4a40      	ldr	r2, [pc, #256]	@ (8009adc <xTaskIncrementTick+0x15c>)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6013      	str	r3, [r2, #0]
 80099de:	4b40      	ldr	r3, [pc, #256]	@ (8009ae0 <xTaskIncrementTick+0x160>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3301      	adds	r3, #1
 80099e4:	4a3e      	ldr	r2, [pc, #248]	@ (8009ae0 <xTaskIncrementTick+0x160>)
 80099e6:	6013      	str	r3, [r2, #0]
 80099e8:	f000 fb76 	bl	800a0d8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80099ec:	4b3d      	ldr	r3, [pc, #244]	@ (8009ae4 <xTaskIncrementTick+0x164>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	693a      	ldr	r2, [r7, #16]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d34c      	bcc.n	8009a90 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099f6:	4b38      	ldr	r3, [pc, #224]	@ (8009ad8 <xTaskIncrementTick+0x158>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d104      	bne.n	8009a0a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a00:	4b38      	ldr	r3, [pc, #224]	@ (8009ae4 <xTaskIncrementTick+0x164>)
 8009a02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a06:	601a      	str	r2, [r3, #0]
                    break;
 8009a08:	e042      	b.n	8009a90 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a0a:	4b33      	ldr	r3, [pc, #204]	@ (8009ad8 <xTaskIncrementTick+0x158>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8009a1a:	693a      	ldr	r2, [r7, #16]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d203      	bcs.n	8009a2a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8009a22:	4a30      	ldr	r2, [pc, #192]	@ (8009ae4 <xTaskIncrementTick+0x164>)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a28:	e032      	b.n	8009a90 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	3304      	adds	r3, #4
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f7fe fd2a 	bl	8008488 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d004      	beq.n	8009a46 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	3318      	adds	r3, #24
 8009a40:	4618      	mov	r0, r3
 8009a42:	f7fe fd21 	bl	8008488 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f003 fcef 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a52:	2201      	movs	r2, #1
 8009a54:	409a      	lsls	r2, r3
 8009a56:	4b24      	ldr	r3, [pc, #144]	@ (8009ae8 <xTaskIncrementTick+0x168>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	4a22      	ldr	r2, [pc, #136]	@ (8009ae8 <xTaskIncrementTick+0x168>)
 8009a5e:	6013      	str	r3, [r2, #0]
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a64:	4613      	mov	r3, r2
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	4413      	add	r3, r2
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	4a1f      	ldr	r2, [pc, #124]	@ (8009aec <xTaskIncrementTick+0x16c>)
 8009a6e:	441a      	add	r2, r3
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	3304      	adds	r3, #4
 8009a74:	4619      	mov	r1, r3
 8009a76:	4610      	mov	r0, r2
 8009a78:	f7fe fca9 	bl	80083ce <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a80:	4b1b      	ldr	r3, [pc, #108]	@ (8009af0 <xTaskIncrementTick+0x170>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d3b5      	bcc.n	80099f6 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a8e:	e7b2      	b.n	80099f6 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a90:	4b17      	ldr	r3, [pc, #92]	@ (8009af0 <xTaskIncrementTick+0x170>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a96:	4915      	ldr	r1, [pc, #84]	@ (8009aec <xTaskIncrementTick+0x16c>)
 8009a98:	4613      	mov	r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4413      	add	r3, r2
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	440b      	add	r3, r1
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d901      	bls.n	8009aac <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8009aac:	4b11      	ldr	r3, [pc, #68]	@ (8009af4 <xTaskIncrementTick+0x174>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d007      	beq.n	8009ac4 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	617b      	str	r3, [r7, #20]
 8009ab8:	e004      	b.n	8009ac4 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8009aba:	4b0f      	ldr	r3, [pc, #60]	@ (8009af8 <xTaskIncrementTick+0x178>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8009af8 <xTaskIncrementTick+0x178>)
 8009ac2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8009ac4:	697b      	ldr	r3, [r7, #20]
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3718      	adds	r7, #24
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	20000558 	.word	0x20000558
 8009ad4:	20000534 	.word	0x20000534
 8009ad8:	200004e8 	.word	0x200004e8
 8009adc:	200004ec 	.word	0x200004ec
 8009ae0:	20000548 	.word	0x20000548
 8009ae4:	20000550 	.word	0x20000550
 8009ae8:	20000538 	.word	0x20000538
 8009aec:	2000045c 	.word	0x2000045c
 8009af0:	20000458 	.word	0x20000458
 8009af4:	20000544 	.word	0x20000544
 8009af8:	20000540 	.word	0x20000540

08009afc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b086      	sub	sp, #24
 8009b00:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b02:	4b2d      	ldr	r3, [pc, #180]	@ (8009bb8 <vTaskSwitchContext+0xbc>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d003      	beq.n	8009b12 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8009b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8009bbc <vTaskSwitchContext+0xc0>)
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8009b10:	e04e      	b.n	8009bb0 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8009b12:	4b2a      	ldr	r3, [pc, #168]	@ (8009bbc <vTaskSwitchContext+0xc0>)
 8009b14:	2200      	movs	r2, #0
 8009b16:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b18:	4b29      	ldr	r3, [pc, #164]	@ (8009bc0 <vTaskSwitchContext+0xc4>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	fab3 f383 	clz	r3, r3
 8009b24:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8009b26:	7afb      	ldrb	r3, [r7, #11]
 8009b28:	f1c3 031f 	rsb	r3, r3, #31
 8009b2c:	617b      	str	r3, [r7, #20]
 8009b2e:	4925      	ldr	r1, [pc, #148]	@ (8009bc4 <vTaskSwitchContext+0xc8>)
 8009b30:	697a      	ldr	r2, [r7, #20]
 8009b32:	4613      	mov	r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	4413      	add	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	440b      	add	r3, r1
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d10b      	bne.n	8009b5a <vTaskSwitchContext+0x5e>
        __asm volatile
 8009b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b46:	f383 8811 	msr	BASEPRI, r3
 8009b4a:	f3bf 8f6f 	isb	sy
 8009b4e:	f3bf 8f4f 	dsb	sy
 8009b52:	607b      	str	r3, [r7, #4]
    }
 8009b54:	bf00      	nop
 8009b56:	bf00      	nop
 8009b58:	e7fd      	b.n	8009b56 <vTaskSwitchContext+0x5a>
 8009b5a:	697a      	ldr	r2, [r7, #20]
 8009b5c:	4613      	mov	r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	4413      	add	r3, r2
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	4a17      	ldr	r2, [pc, #92]	@ (8009bc4 <vTaskSwitchContext+0xc8>)
 8009b66:	4413      	add	r3, r2
 8009b68:	613b      	str	r3, [r7, #16]
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	685b      	ldr	r3, [r3, #4]
 8009b6e:	685a      	ldr	r2, [r3, #4]
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	605a      	str	r2, [r3, #4]
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	685a      	ldr	r2, [r3, #4]
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	3308      	adds	r3, #8
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d104      	bne.n	8009b8a <vTaskSwitchContext+0x8e>
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	685a      	ldr	r2, [r3, #4]
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	605a      	str	r2, [r3, #4]
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	68db      	ldr	r3, [r3, #12]
 8009b90:	4a0d      	ldr	r2, [pc, #52]	@ (8009bc8 <vTaskSwitchContext+0xcc>)
 8009b92:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8009b94:	4b0c      	ldr	r3, [pc, #48]	@ (8009bc8 <vTaskSwitchContext+0xcc>)
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	4b0c      	ldr	r3, [pc, #48]	@ (8009bcc <vTaskSwitchContext+0xd0>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d102      	bne.n	8009ba6 <vTaskSwitchContext+0xaa>
 8009ba0:	f003 fba4 	bl	800d2ec <SEGGER_SYSVIEW_OnIdle>
}
 8009ba4:	e004      	b.n	8009bb0 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8009ba6:	4b08      	ldr	r3, [pc, #32]	@ (8009bc8 <vTaskSwitchContext+0xcc>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4618      	mov	r0, r3
 8009bac:	f003 fbfc 	bl	800d3a8 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8009bb0:	bf00      	nop
 8009bb2:	3718      	adds	r7, #24
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	20000558 	.word	0x20000558
 8009bbc:	20000544 	.word	0x20000544
 8009bc0:	20000538 	.word	0x20000538
 8009bc4:	2000045c 	.word	0x2000045c
 8009bc8:	20000458 	.word	0x20000458
 8009bcc:	20000554 	.word	0x20000554

08009bd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d10b      	bne.n	8009bf8 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8009be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be4:	f383 8811 	msr	BASEPRI, r3
 8009be8:	f3bf 8f6f 	isb	sy
 8009bec:	f3bf 8f4f 	dsb	sy
 8009bf0:	60fb      	str	r3, [r7, #12]
    }
 8009bf2:	bf00      	nop
 8009bf4:	bf00      	nop
 8009bf6:	e7fd      	b.n	8009bf4 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009bf8:	4b07      	ldr	r3, [pc, #28]	@ (8009c18 <vTaskPlaceOnEventList+0x48>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	3318      	adds	r3, #24
 8009bfe:	4619      	mov	r1, r3
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f7fe fc08 	bl	8008416 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c06:	2101      	movs	r1, #1
 8009c08:	6838      	ldr	r0, [r7, #0]
 8009c0a:	f000 fefb 	bl	800aa04 <prvAddCurrentTaskToDelayedList>
}
 8009c0e:	bf00      	nop
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	20000458 	.word	0x20000458

08009c1c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait )
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b086      	sub	sp, #24
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10b      	bne.n	8009c46 <vTaskPlaceOnUnorderedEventList+0x2a>
        __asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	617b      	str	r3, [r7, #20]
    }
 8009c40:	bf00      	nop
 8009c42:	bf00      	nop
 8009c44:	e7fd      	b.n	8009c42 <vTaskPlaceOnUnorderedEventList+0x26>

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event groups implementation. */
    configASSERT( uxSchedulerSuspended != 0 );
 8009c46:	4b12      	ldr	r3, [pc, #72]	@ (8009c90 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d10b      	bne.n	8009c66 <vTaskPlaceOnUnorderedEventList+0x4a>
        __asm volatile
 8009c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c52:	f383 8811 	msr	BASEPRI, r3
 8009c56:	f3bf 8f6f 	isb	sy
 8009c5a:	f3bf 8f4f 	dsb	sy
 8009c5e:	613b      	str	r3, [r7, #16]
    }
 8009c60:	bf00      	nop
 8009c62:	bf00      	nop
 8009c64:	e7fd      	b.n	8009c62 <vTaskPlaceOnUnorderedEventList+0x46>

    /* Store the item value in the event list item.  It is safe to access the
     * event list item here as interrupts won't access the event list item of a
     * task that is not in the Blocked state. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009c66:	4b0b      	ldr	r3, [pc, #44]	@ (8009c94 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009c70:	619a      	str	r2, [r3, #24]
    /* Place the event list item of the TCB at the end of the appropriate event
     * list.  It is safe to access the event list here because it is part of an
     * event group implementation - and interrupts don't access event groups
     * directly (instead they access them indirectly by pending function calls to
     * the task level). */
    vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c72:	4b08      	ldr	r3, [pc, #32]	@ (8009c94 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	3318      	adds	r3, #24
 8009c78:	4619      	mov	r1, r3
 8009c7a:	68f8      	ldr	r0, [r7, #12]
 8009c7c:	f7fe fba7 	bl	80083ce <vListInsertEnd>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c80:	2101      	movs	r1, #1
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 febe 	bl	800aa04 <prvAddCurrentTaskToDelayedList>
}
 8009c88:	bf00      	nop
 8009c8a:	3718      	adds	r7, #24
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	20000558 	.word	0x20000558
 8009c94:	20000458 	.word	0x20000458

08009c98 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d10b      	bne.n	8009cc2 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8009caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cae:	f383 8811 	msr	BASEPRI, r3
 8009cb2:	f3bf 8f6f 	isb	sy
 8009cb6:	f3bf 8f4f 	dsb	sy
 8009cba:	617b      	str	r3, [r7, #20]
    }
 8009cbc:	bf00      	nop
 8009cbe:	bf00      	nop
 8009cc0:	e7fd      	b.n	8009cbe <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf4 <vTaskPlaceOnEventListRestricted+0x5c>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	3318      	adds	r3, #24
 8009cc8:	4619      	mov	r1, r3
 8009cca:	68f8      	ldr	r0, [r7, #12]
 8009ccc:	f7fe fb7f 	bl	80083ce <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d002      	beq.n	8009cdc <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 8009cd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009cda:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8009cdc:	2024      	movs	r0, #36	@ 0x24
 8009cde:	f002 fd59 	bl	800c794 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ce2:	6879      	ldr	r1, [r7, #4]
 8009ce4:	68b8      	ldr	r0, [r7, #8]
 8009ce6:	f000 fe8d 	bl	800aa04 <prvAddCurrentTaskToDelayedList>
    }
 8009cea:	bf00      	nop
 8009cec:	3718      	adds	r7, #24
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20000458 	.word	0x20000458

08009cf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	68db      	ldr	r3, [r3, #12]
 8009d04:	68db      	ldr	r3, [r3, #12]
 8009d06:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d10b      	bne.n	8009d26 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8009d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d12:	f383 8811 	msr	BASEPRI, r3
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	f3bf 8f4f 	dsb	sy
 8009d1e:	60fb      	str	r3, [r7, #12]
    }
 8009d20:	bf00      	nop
 8009d22:	bf00      	nop
 8009d24:	e7fd      	b.n	8009d22 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	3318      	adds	r3, #24
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7fe fbac 	bl	8008488 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d30:	4b1f      	ldr	r3, [pc, #124]	@ (8009db0 <xTaskRemoveFromEventList+0xb8>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d120      	bne.n	8009d7a <xTaskRemoveFromEventList+0x82>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	3304      	adds	r3, #4
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7fe fba3 	bl	8008488 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	4618      	mov	r0, r3
 8009d46:	f003 fb71 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d4e:	2201      	movs	r2, #1
 8009d50:	409a      	lsls	r2, r3
 8009d52:	4b18      	ldr	r3, [pc, #96]	@ (8009db4 <xTaskRemoveFromEventList+0xbc>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	4a16      	ldr	r2, [pc, #88]	@ (8009db4 <xTaskRemoveFromEventList+0xbc>)
 8009d5a:	6013      	str	r3, [r2, #0]
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d60:	4613      	mov	r3, r2
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	4413      	add	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4a13      	ldr	r2, [pc, #76]	@ (8009db8 <xTaskRemoveFromEventList+0xc0>)
 8009d6a:	441a      	add	r2, r3
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	3304      	adds	r3, #4
 8009d70:	4619      	mov	r1, r3
 8009d72:	4610      	mov	r0, r2
 8009d74:	f7fe fb2b 	bl	80083ce <vListInsertEnd>
 8009d78:	e005      	b.n	8009d86 <xTaskRemoveFromEventList+0x8e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	3318      	adds	r3, #24
 8009d7e:	4619      	mov	r1, r3
 8009d80:	480e      	ldr	r0, [pc, #56]	@ (8009dbc <xTaskRemoveFromEventList+0xc4>)
 8009d82:	f7fe fb24 	bl	80083ce <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc0 <xTaskRemoveFromEventList+0xc8>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d905      	bls.n	8009da0 <xTaskRemoveFromEventList+0xa8>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8009d94:	2301      	movs	r3, #1
 8009d96:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8009d98:	4b0a      	ldr	r3, [pc, #40]	@ (8009dc4 <xTaskRemoveFromEventList+0xcc>)
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	601a      	str	r2, [r3, #0]
 8009d9e:	e001      	b.n	8009da4 <xTaskRemoveFromEventList+0xac>
    }
    else
    {
        xReturn = pdFALSE;
 8009da0:	2300      	movs	r3, #0
 8009da2:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8009da4:	697b      	ldr	r3, [r7, #20]
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3718      	adds	r7, #24
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}
 8009dae:	bf00      	nop
 8009db0:	20000558 	.word	0x20000558
 8009db4:	20000538 	.word	0x20000538
 8009db8:	2000045c 	.word	0x2000045c
 8009dbc:	200004f0 	.word	0x200004f0
 8009dc0:	20000458 	.word	0x20000458
 8009dc4:	20000544 	.word	0x20000544

08009dc8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b086      	sub	sp, #24
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	6039      	str	r1, [r7, #0]
    TCB_t * pxUnblockedTCB;

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event flags implementation. */
    configASSERT( uxSchedulerSuspended != pdFALSE );
 8009dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8009e84 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10b      	bne.n	8009df2 <vTaskRemoveFromUnorderedEventList+0x2a>
        __asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	613b      	str	r3, [r7, #16]
    }
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	e7fd      	b.n	8009dee <vTaskRemoveFromUnorderedEventList+0x26>

    /* Store the new item value in the event list. */
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	601a      	str	r2, [r3, #0]

    /* Remove the event list form the event flag.  Interrupts do not access
     * event flags. */
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	68db      	ldr	r3, [r3, #12]
 8009e00:	617b      	str	r3, [r7, #20]
    configASSERT( pxUnblockedTCB );
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10b      	bne.n	8009e20 <vTaskRemoveFromUnorderedEventList+0x58>
        __asm volatile
 8009e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	60fb      	str	r3, [r7, #12]
    }
 8009e1a:	bf00      	nop
 8009e1c:	bf00      	nop
 8009e1e:	e7fd      	b.n	8009e1c <vTaskRemoveFromUnorderedEventList+0x54>
    ( void ) uxListRemove( pxEventListItem );
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7fe fb31 	bl	8008488 <uxListRemove>
    #endif

    /* Remove the task from the delayed list and add it to the ready list.  The
     * scheduler is suspended so interrupts will not be accessing the ready
     * lists. */
    ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	3304      	adds	r3, #4
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7fe fb2c 	bl	8008488 <uxListRemove>
    prvAddTaskToReadyList( pxUnblockedTCB );
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	4618      	mov	r0, r3
 8009e34:	f003 fafa 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	409a      	lsls	r2, r3
 8009e40:	4b11      	ldr	r3, [pc, #68]	@ (8009e88 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4313      	orrs	r3, r2
 8009e46:	4a10      	ldr	r2, [pc, #64]	@ (8009e88 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009e48:	6013      	str	r3, [r2, #0]
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e4e:	4613      	mov	r3, r2
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	4413      	add	r3, r2
 8009e54:	009b      	lsls	r3, r3, #2
 8009e56:	4a0d      	ldr	r2, [pc, #52]	@ (8009e8c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009e58:	441a      	add	r2, r3
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	3304      	adds	r3, #4
 8009e5e:	4619      	mov	r1, r3
 8009e60:	4610      	mov	r0, r2
 8009e62:	f7fe fab4 	bl	80083ce <vListInsertEnd>

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e6a:	4b09      	ldr	r3, [pc, #36]	@ (8009e90 <vTaskRemoveFromUnorderedEventList+0xc8>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d902      	bls.n	8009e7a <vTaskRemoveFromUnorderedEventList+0xb2>
    {
        /* The unblocked task has a priority above that of the calling task, so
         * a context switch is required.  This function is called with the
         * scheduler suspended so xYieldPending is set so the context switch
         * occurs immediately that the scheduler is resumed (unsuspended). */
        xYieldPending = pdTRUE;
 8009e74:	4b07      	ldr	r3, [pc, #28]	@ (8009e94 <vTaskRemoveFromUnorderedEventList+0xcc>)
 8009e76:	2201      	movs	r2, #1
 8009e78:	601a      	str	r2, [r3, #0]
    }
}
 8009e7a:	bf00      	nop
 8009e7c:	3718      	adds	r7, #24
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}
 8009e82:	bf00      	nop
 8009e84:	20000558 	.word	0x20000558
 8009e88:	20000538 	.word	0x20000538
 8009e8c:	2000045c 	.word	0x2000045c
 8009e90:	20000458 	.word	0x20000458
 8009e94:	20000544 	.word	0x20000544

08009e98 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b083      	sub	sp, #12
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009ea0:	4b06      	ldr	r3, [pc, #24]	@ (8009ebc <vTaskInternalSetTimeOutState+0x24>)
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8009ea8:	4b05      	ldr	r3, [pc, #20]	@ (8009ec0 <vTaskInternalSetTimeOutState+0x28>)
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	605a      	str	r2, [r3, #4]
}
 8009eb0:	bf00      	nop
 8009eb2:	370c      	adds	r7, #12
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr
 8009ebc:	20000548 	.word	0x20000548
 8009ec0:	20000534 	.word	0x20000534

08009ec4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b088      	sub	sp, #32
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10b      	bne.n	8009eec <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed8:	f383 8811 	msr	BASEPRI, r3
 8009edc:	f3bf 8f6f 	isb	sy
 8009ee0:	f3bf 8f4f 	dsb	sy
 8009ee4:	613b      	str	r3, [r7, #16]
    }
 8009ee6:	bf00      	nop
 8009ee8:	bf00      	nop
 8009eea:	e7fd      	b.n	8009ee8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d10b      	bne.n	8009f0a <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8009ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef6:	f383 8811 	msr	BASEPRI, r3
 8009efa:	f3bf 8f6f 	isb	sy
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	60fb      	str	r3, [r7, #12]
    }
 8009f04:	bf00      	nop
 8009f06:	bf00      	nop
 8009f08:	e7fd      	b.n	8009f06 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8009f0a:	f001 fb47 	bl	800b59c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8009f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8009f8c <xTaskCheckForTimeOut+0xc8>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	69ba      	ldr	r2, [r7, #24]
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f26:	d102      	bne.n	8009f2e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	61fb      	str	r3, [r7, #28]
 8009f2c:	e026      	b.n	8009f7c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681a      	ldr	r2, [r3, #0]
 8009f32:	4b17      	ldr	r3, [pc, #92]	@ (8009f90 <xTaskCheckForTimeOut+0xcc>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d00a      	beq.n	8009f50 <xTaskCheckForTimeOut+0x8c>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	69ba      	ldr	r2, [r7, #24]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d305      	bcc.n	8009f50 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8009f44:	2301      	movs	r3, #1
 8009f46:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	601a      	str	r2, [r3, #0]
 8009f4e:	e015      	b.n	8009f7c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	697a      	ldr	r2, [r7, #20]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d20b      	bcs.n	8009f72 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	1ad2      	subs	r2, r2, r3
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f7ff ff96 	bl	8009e98 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	61fb      	str	r3, [r7, #28]
 8009f70:	e004      	b.n	8009f7c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	2200      	movs	r2, #0
 8009f76:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8009f7c:	f001 fb40 	bl	800b600 <vPortExitCritical>

    return xReturn;
 8009f80:	69fb      	ldr	r3, [r7, #28]
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3720      	adds	r7, #32
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	20000534 	.word	0x20000534
 8009f90:	20000548 	.word	0x20000548

08009f94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009f94:	b480      	push	{r7}
 8009f96:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8009f98:	4b03      	ldr	r3, [pc, #12]	@ (8009fa8 <vTaskMissedYield+0x14>)
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	601a      	str	r2, [r3, #0]
}
 8009f9e:	bf00      	nop
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr
 8009fa8:	20000544 	.word	0x20000544

08009fac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8009fb4:	f000 f852 	bl	800a05c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009fb8:	4b06      	ldr	r3, [pc, #24]	@ (8009fd4 <prvIdleTask+0x28>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d9f9      	bls.n	8009fb4 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8009fc0:	4b05      	ldr	r3, [pc, #20]	@ (8009fd8 <prvIdleTask+0x2c>)
 8009fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fc6:	601a      	str	r2, [r3, #0]
 8009fc8:	f3bf 8f4f 	dsb	sy
 8009fcc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8009fd0:	e7f0      	b.n	8009fb4 <prvIdleTask+0x8>
 8009fd2:	bf00      	nop
 8009fd4:	2000045c 	.word	0x2000045c
 8009fd8:	e000ed04 	.word	0xe000ed04

08009fdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	607b      	str	r3, [r7, #4]
 8009fe6:	e00c      	b.n	800a002 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	4613      	mov	r3, r2
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	4413      	add	r3, r2
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	4a12      	ldr	r2, [pc, #72]	@ (800a03c <prvInitialiseTaskLists+0x60>)
 8009ff4:	4413      	add	r3, r2
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe f9bc 	bl	8008374 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	3301      	adds	r3, #1
 800a000:	607b      	str	r3, [r7, #4]
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b04      	cmp	r3, #4
 800a006:	d9ef      	bls.n	8009fe8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800a008:	480d      	ldr	r0, [pc, #52]	@ (800a040 <prvInitialiseTaskLists+0x64>)
 800a00a:	f7fe f9b3 	bl	8008374 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800a00e:	480d      	ldr	r0, [pc, #52]	@ (800a044 <prvInitialiseTaskLists+0x68>)
 800a010:	f7fe f9b0 	bl	8008374 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800a014:	480c      	ldr	r0, [pc, #48]	@ (800a048 <prvInitialiseTaskLists+0x6c>)
 800a016:	f7fe f9ad 	bl	8008374 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800a01a:	480c      	ldr	r0, [pc, #48]	@ (800a04c <prvInitialiseTaskLists+0x70>)
 800a01c:	f7fe f9aa 	bl	8008374 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800a020:	480b      	ldr	r0, [pc, #44]	@ (800a050 <prvInitialiseTaskLists+0x74>)
 800a022:	f7fe f9a7 	bl	8008374 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800a026:	4b0b      	ldr	r3, [pc, #44]	@ (800a054 <prvInitialiseTaskLists+0x78>)
 800a028:	4a05      	ldr	r2, [pc, #20]	@ (800a040 <prvInitialiseTaskLists+0x64>)
 800a02a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a02c:	4b0a      	ldr	r3, [pc, #40]	@ (800a058 <prvInitialiseTaskLists+0x7c>)
 800a02e:	4a05      	ldr	r2, [pc, #20]	@ (800a044 <prvInitialiseTaskLists+0x68>)
 800a030:	601a      	str	r2, [r3, #0]
}
 800a032:	bf00      	nop
 800a034:	3708      	adds	r7, #8
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	2000045c 	.word	0x2000045c
 800a040:	200004c0 	.word	0x200004c0
 800a044:	200004d4 	.word	0x200004d4
 800a048:	200004f0 	.word	0x200004f0
 800a04c:	20000504 	.word	0x20000504
 800a050:	2000051c 	.word	0x2000051c
 800a054:	200004e8 	.word	0x200004e8
 800a058:	200004ec 	.word	0x200004ec

0800a05c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b082      	sub	sp, #8
 800a060:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a062:	e019      	b.n	800a098 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800a064:	f001 fa9a 	bl	800b59c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a068:	4b10      	ldr	r3, [pc, #64]	@ (800a0ac <prvCheckTasksWaitingTermination+0x50>)
 800a06a:	68db      	ldr	r3, [r3, #12]
 800a06c:	68db      	ldr	r3, [r3, #12]
 800a06e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	3304      	adds	r3, #4
 800a074:	4618      	mov	r0, r3
 800a076:	f7fe fa07 	bl	8008488 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800a07a:	4b0d      	ldr	r3, [pc, #52]	@ (800a0b0 <prvCheckTasksWaitingTermination+0x54>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	3b01      	subs	r3, #1
 800a080:	4a0b      	ldr	r2, [pc, #44]	@ (800a0b0 <prvCheckTasksWaitingTermination+0x54>)
 800a082:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800a084:	4b0b      	ldr	r3, [pc, #44]	@ (800a0b4 <prvCheckTasksWaitingTermination+0x58>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	3b01      	subs	r3, #1
 800a08a:	4a0a      	ldr	r2, [pc, #40]	@ (800a0b4 <prvCheckTasksWaitingTermination+0x58>)
 800a08c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800a08e:	f001 fab7 	bl	800b600 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f810 	bl	800a0b8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a098:	4b06      	ldr	r3, [pc, #24]	@ (800a0b4 <prvCheckTasksWaitingTermination+0x58>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d1e1      	bne.n	800a064 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800a0a0:	bf00      	nop
 800a0a2:	bf00      	nop
 800a0a4:	3708      	adds	r7, #8
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20000504 	.word	0x20000504
 800a0b0:	20000530 	.word	0x20000530
 800a0b4:	20000518 	.word	0x20000518

0800a0b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f001 fc7d 	bl	800b9c4 <vPortFree>
                vPortFree( pxTCB );
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f001 fc7a 	bl	800b9c4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800a0d0:	bf00      	nop
 800a0d2:	3708      	adds	r7, #8
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a0d8:	b480      	push	{r7}
 800a0da:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a108 <prvResetNextTaskUnblockTime+0x30>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d104      	bne.n	800a0f0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800a0e6:	4b09      	ldr	r3, [pc, #36]	@ (800a10c <prvResetNextTaskUnblockTime+0x34>)
 800a0e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a0ec:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800a0ee:	e005      	b.n	800a0fc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a0f0:	4b05      	ldr	r3, [pc, #20]	@ (800a108 <prvResetNextTaskUnblockTime+0x30>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	68db      	ldr	r3, [r3, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a04      	ldr	r2, [pc, #16]	@ (800a10c <prvResetNextTaskUnblockTime+0x34>)
 800a0fa:	6013      	str	r3, [r2, #0]
}
 800a0fc:	bf00      	nop
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	200004e8 	.word	0x200004e8
 800a10c:	20000550 	.word	0x20000550

0800a110 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800a116:	4b0b      	ldr	r3, [pc, #44]	@ (800a144 <xTaskGetSchedulerState+0x34>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d102      	bne.n	800a124 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800a11e:	2301      	movs	r3, #1
 800a120:	607b      	str	r3, [r7, #4]
 800a122:	e008      	b.n	800a136 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a124:	4b08      	ldr	r3, [pc, #32]	@ (800a148 <xTaskGetSchedulerState+0x38>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d102      	bne.n	800a132 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800a12c:	2302      	movs	r3, #2
 800a12e:	607b      	str	r3, [r7, #4]
 800a130:	e001      	b.n	800a136 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800a132:	2300      	movs	r3, #0
 800a134:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800a136:	687b      	ldr	r3, [r7, #4]
    }
 800a138:	4618      	mov	r0, r3
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	2000053c 	.word	0x2000053c
 800a148:	20000558 	.word	0x20000558

0800a14c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 800a158:	2300      	movs	r3, #0
 800a15a:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d063      	beq.n	800a22a <xTaskPriorityInherit+0xde>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a166:	4b33      	ldr	r3, [pc, #204]	@ (800a234 <xTaskPriorityInherit+0xe8>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d253      	bcs.n	800a218 <xTaskPriorityInherit+0xcc>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	699b      	ldr	r3, [r3, #24]
 800a174:	2b00      	cmp	r3, #0
 800a176:	db06      	blt.n	800a186 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a178:	4b2e      	ldr	r3, [pc, #184]	@ (800a234 <xTaskPriorityInherit+0xe8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a17e:	f1c3 0205 	rsb	r2, r3, #5
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	6959      	ldr	r1, [r3, #20]
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a18e:	4613      	mov	r3, r2
 800a190:	009b      	lsls	r3, r3, #2
 800a192:	4413      	add	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	4a28      	ldr	r2, [pc, #160]	@ (800a238 <xTaskPriorityInherit+0xec>)
 800a198:	4413      	add	r3, r2
 800a19a:	4299      	cmp	r1, r3
 800a19c:	d12f      	bne.n	800a1fe <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	3304      	adds	r3, #4
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f7fe f970 	bl	8008488 <uxListRemove>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d10a      	bne.n	800a1c4 <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b8:	43da      	mvns	r2, r3
 800a1ba:	4b20      	ldr	r3, [pc, #128]	@ (800a23c <xTaskPriorityInherit+0xf0>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4013      	ands	r3, r2
 800a1c0:	4a1e      	ldr	r2, [pc, #120]	@ (800a23c <xTaskPriorityInherit+0xf0>)
 800a1c2:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a1c4:	4b1b      	ldr	r3, [pc, #108]	@ (800a234 <xTaskPriorityInherit+0xe8>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	409a      	lsls	r2, r3
 800a1d6:	4b19      	ldr	r3, [pc, #100]	@ (800a23c <xTaskPriorityInherit+0xf0>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	4a17      	ldr	r2, [pc, #92]	@ (800a23c <xTaskPriorityInherit+0xf0>)
 800a1de:	6013      	str	r3, [r2, #0]
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e4:	4613      	mov	r3, r2
 800a1e6:	009b      	lsls	r3, r3, #2
 800a1e8:	4413      	add	r3, r2
 800a1ea:	009b      	lsls	r3, r3, #2
 800a1ec:	4a12      	ldr	r2, [pc, #72]	@ (800a238 <xTaskPriorityInherit+0xec>)
 800a1ee:	441a      	add	r2, r3
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	3304      	adds	r3, #4
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	4610      	mov	r0, r2
 800a1f8:	f7fe f8e9 	bl	80083ce <vListInsertEnd>
 800a1fc:	e004      	b.n	800a208 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a234 <xTaskPriorityInherit+0xe8>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	4619      	mov	r1, r3
 800a20c:	2049      	movs	r0, #73	@ 0x49
 800a20e:	f002 fadf 	bl	800c7d0 <SEGGER_SYSVIEW_RecordU32>

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800a212:	2301      	movs	r3, #1
 800a214:	60fb      	str	r3, [r7, #12]
 800a216:	e008      	b.n	800a22a <xTaskPriorityInherit+0xde>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a21c:	4b05      	ldr	r3, [pc, #20]	@ (800a234 <xTaskPriorityInherit+0xe8>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a222:	429a      	cmp	r2, r3
 800a224:	d201      	bcs.n	800a22a <xTaskPriorityInherit+0xde>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800a226:	2301      	movs	r3, #1
 800a228:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800a22a:	68fb      	ldr	r3, [r7, #12]
    }
 800a22c:	4618      	mov	r0, r3
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	20000458 	.word	0x20000458
 800a238:	2000045c 	.word	0x2000045c
 800a23c:	20000538 	.word	0x20000538

0800a240 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800a240:	b580      	push	{r7, lr}
 800a242:	b086      	sub	sp, #24
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800a24c:	2300      	movs	r3, #0
 800a24e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d06a      	beq.n	800a32c <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800a256:	4b38      	ldr	r3, [pc, #224]	@ (800a338 <xTaskPriorityDisinherit+0xf8>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	693a      	ldr	r2, [r7, #16]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d00b      	beq.n	800a278 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 800a260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a264:	f383 8811 	msr	BASEPRI, r3
 800a268:	f3bf 8f6f 	isb	sy
 800a26c:	f3bf 8f4f 	dsb	sy
 800a270:	60fb      	str	r3, [r7, #12]
    }
 800a272:	bf00      	nop
 800a274:	bf00      	nop
 800a276:	e7fd      	b.n	800a274 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d10b      	bne.n	800a298 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 800a280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	60bb      	str	r3, [r7, #8]
    }
 800a292:	bf00      	nop
 800a294:	bf00      	nop
 800a296:	e7fd      	b.n	800a294 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a29c:	1e5a      	subs	r2, r3, #1
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d03e      	beq.n	800a32c <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d13a      	bne.n	800a32c <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe f8e4 	bl	8008488 <uxListRemove>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d10a      	bne.n	800a2dc <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a2d0:	43da      	mvns	r2, r3
 800a2d2:	4b1a      	ldr	r3, [pc, #104]	@ (800a33c <xTaskPriorityDisinherit+0xfc>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	4a18      	ldr	r2, [pc, #96]	@ (800a33c <xTaskPriorityDisinherit+0xfc>)
 800a2da:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4619      	mov	r1, r3
 800a2e0:	204a      	movs	r0, #74	@ 0x4a
 800a2e2:	f002 fa75 	bl	800c7d0 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2f2:	f1c3 0205 	rsb	r2, r3, #5
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2fe:	2201      	movs	r2, #1
 800a300:	409a      	lsls	r2, r3
 800a302:	4b0e      	ldr	r3, [pc, #56]	@ (800a33c <xTaskPriorityDisinherit+0xfc>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4313      	orrs	r3, r2
 800a308:	4a0c      	ldr	r2, [pc, #48]	@ (800a33c <xTaskPriorityDisinherit+0xfc>)
 800a30a:	6013      	str	r3, [r2, #0]
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a310:	4613      	mov	r3, r2
 800a312:	009b      	lsls	r3, r3, #2
 800a314:	4413      	add	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4a09      	ldr	r2, [pc, #36]	@ (800a340 <xTaskPriorityDisinherit+0x100>)
 800a31a:	441a      	add	r2, r3
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	3304      	adds	r3, #4
 800a320:	4619      	mov	r1, r3
 800a322:	4610      	mov	r0, r2
 800a324:	f7fe f853 	bl	80083ce <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800a328:	2301      	movs	r3, #1
 800a32a:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800a32c:	697b      	ldr	r3, [r7, #20]
    }
 800a32e:	4618      	mov	r0, r3
 800a330:	3718      	adds	r7, #24
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	20000458 	.word	0x20000458
 800a33c:	20000538 	.word	0x20000538
 800a340:	2000045c 	.word	0x2000045c

0800a344 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800a344:	b580      	push	{r7, lr}
 800a346:	b088      	sub	sp, #32
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a352:	2301      	movs	r3, #1
 800a354:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	f000 8083 	beq.w	800a464 <vTaskPriorityDisinheritAfterTimeout+0x120>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800a35e:	69bb      	ldr	r3, [r7, #24]
 800a360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a362:	2b00      	cmp	r3, #0
 800a364:	d10b      	bne.n	800a37e <vTaskPriorityDisinheritAfterTimeout+0x3a>
        __asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	60fb      	str	r3, [r7, #12]
    }
 800a378:	bf00      	nop
 800a37a:	bf00      	nop
 800a37c:	e7fd      	b.n	800a37a <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a37e:	69bb      	ldr	r3, [r7, #24]
 800a380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a382:	683a      	ldr	r2, [r7, #0]
 800a384:	429a      	cmp	r2, r3
 800a386:	d902      	bls.n	800a38e <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	61fb      	str	r3, [r7, #28]
 800a38c:	e002      	b.n	800a394 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a392:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a398:	69fa      	ldr	r2, [r7, #28]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d062      	beq.n	800a464 <vTaskPriorityDisinheritAfterTimeout+0x120>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3a2:	697a      	ldr	r2, [r7, #20]
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	d15d      	bne.n	800a464 <vTaskPriorityDisinheritAfterTimeout+0x120>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800a3a8:	4b30      	ldr	r3, [pc, #192]	@ (800a46c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	69ba      	ldr	r2, [r7, #24]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d10b      	bne.n	800a3ca <vTaskPriorityDisinheritAfterTimeout+0x86>
        __asm volatile
 800a3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b6:	f383 8811 	msr	BASEPRI, r3
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	f3bf 8f4f 	dsb	sy
 800a3c2:	60bb      	str	r3, [r7, #8]
    }
 800a3c4:	bf00      	nop
 800a3c6:	bf00      	nop
 800a3c8:	e7fd      	b.n	800a3c6 <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	204a      	movs	r0, #74	@ 0x4a
 800a3d0:	f002 f9fe 	bl	800c7d0 <SEGGER_SYSVIEW_RecordU32>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a3d4:	69bb      	ldr	r3, [r7, #24]
 800a3d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d8:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	69fa      	ldr	r2, [r7, #28]
 800a3de:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	699b      	ldr	r3, [r3, #24]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	db04      	blt.n	800a3f2 <vTaskPriorityDisinheritAfterTimeout+0xae>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3e8:	69fb      	ldr	r3, [r7, #28]
 800a3ea:	f1c3 0205 	rsb	r2, r3, #5
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a3f2:	69bb      	ldr	r3, [r7, #24]
 800a3f4:	6959      	ldr	r1, [r3, #20]
 800a3f6:	693a      	ldr	r2, [r7, #16]
 800a3f8:	4613      	mov	r3, r2
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	4413      	add	r3, r2
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4a1b      	ldr	r2, [pc, #108]	@ (800a470 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a402:	4413      	add	r3, r2
 800a404:	4299      	cmp	r1, r3
 800a406:	d12d      	bne.n	800a464 <vTaskPriorityDisinheritAfterTimeout+0x120>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	3304      	adds	r3, #4
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7fe f83b 	bl	8008488 <uxListRemove>
 800a412:	4603      	mov	r3, r0
 800a414:	2b00      	cmp	r3, #0
 800a416:	d10a      	bne.n	800a42e <vTaskPriorityDisinheritAfterTimeout+0xea>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a41c:	2201      	movs	r2, #1
 800a41e:	fa02 f303 	lsl.w	r3, r2, r3
 800a422:	43da      	mvns	r2, r3
 800a424:	4b13      	ldr	r3, [pc, #76]	@ (800a474 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4013      	ands	r3, r2
 800a42a:	4a12      	ldr	r2, [pc, #72]	@ (800a474 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a42c:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	4618      	mov	r0, r3
 800a432:	f002 fffb 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a436:	69bb      	ldr	r3, [r7, #24]
 800a438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a43a:	2201      	movs	r2, #1
 800a43c:	409a      	lsls	r2, r3
 800a43e:	4b0d      	ldr	r3, [pc, #52]	@ (800a474 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4313      	orrs	r3, r2
 800a444:	4a0b      	ldr	r2, [pc, #44]	@ (800a474 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a446:	6013      	str	r3, [r2, #0]
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a44c:	4613      	mov	r3, r2
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	4413      	add	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	4a06      	ldr	r2, [pc, #24]	@ (800a470 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a456:	441a      	add	r2, r3
 800a458:	69bb      	ldr	r3, [r7, #24]
 800a45a:	3304      	adds	r3, #4
 800a45c:	4619      	mov	r1, r3
 800a45e:	4610      	mov	r0, r2
 800a460:	f7fd ffb5 	bl	80083ce <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800a464:	bf00      	nop
 800a466:	3720      	adds	r7, #32
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}
 800a46c:	20000458 	.word	0x20000458
 800a470:	2000045c 	.word	0x2000045c
 800a474:	20000538 	.word	0x20000538

0800a478 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
    TickType_t uxReturn;

    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a47e:	4b09      	ldr	r3, [pc, #36]	@ (800a4a4 <uxTaskResetEventItemValue+0x2c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	699b      	ldr	r3, [r3, #24]
 800a484:	607b      	str	r3, [r7, #4]

    /* Reset the event list item to its normal value - so it can be used with
     * queues and semaphores. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a486:	4b07      	ldr	r3, [pc, #28]	@ (800a4a4 <uxTaskResetEventItemValue+0x2c>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a48c:	4b05      	ldr	r3, [pc, #20]	@ (800a4a4 <uxTaskResetEventItemValue+0x2c>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f1c2 0205 	rsb	r2, r2, #5
 800a494:	619a      	str	r2, [r3, #24]

    return uxReturn;
 800a496:	687b      	ldr	r3, [r7, #4]
}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr
 800a4a4:	20000458 	.word	0x20000458

0800a4a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800a4a8:	b480      	push	{r7}
 800a4aa:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800a4ac:	4b07      	ldr	r3, [pc, #28]	@ (800a4cc <pvTaskIncrementMutexHeldCount+0x24>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d004      	beq.n	800a4be <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 800a4b4:	4b05      	ldr	r3, [pc, #20]	@ (800a4cc <pvTaskIncrementMutexHeldCount+0x24>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4ba:	3201      	adds	r2, #1
 800a4bc:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 800a4be:	4b03      	ldr	r3, [pc, #12]	@ (800a4cc <pvTaskIncrementMutexHeldCount+0x24>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
    }
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr
 800a4cc:	20000458 	.word	0x20000458

0800a4d0 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b088      	sub	sp, #32
 800a4d4:	af02      	add	r7, sp, #8
 800a4d6:	60f8      	str	r0, [r7, #12]
 800a4d8:	60b9      	str	r1, [r7, #8]
 800a4da:	607a      	str	r2, [r7, #4]
 800a4dc:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d00b      	beq.n	800a4fc <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 800a4e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e8:	f383 8811 	msr	BASEPRI, r3
 800a4ec:	f3bf 8f6f 	isb	sy
 800a4f0:	f3bf 8f4f 	dsb	sy
 800a4f4:	613b      	str	r3, [r7, #16]
    }
 800a4f6:	bf00      	nop
 800a4f8:	bf00      	nop
 800a4fa:	e7fd      	b.n	800a4f8 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800a4fc:	f001 f84e 	bl	800b59c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800a500:	4b36      	ldr	r3, [pc, #216]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a502:	681a      	ldr	r2, [r3, #0]
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	4413      	add	r3, r2
 800a508:	3354      	adds	r3, #84	@ 0x54
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	2b02      	cmp	r3, #2
 800a510:	d022      	beq.n	800a558 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800a512:	4b32      	ldr	r3, [pc, #200]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	3214      	adds	r2, #20
 800a51a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	43d2      	mvns	r2, r2
 800a522:	4011      	ands	r1, r2
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	3214      	adds	r2, #20
 800a528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800a52c:	4b2b      	ldr	r3, [pc, #172]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	4413      	add	r3, r2
 800a534:	3354      	adds	r3, #84	@ 0x54
 800a536:	2201      	movs	r2, #1
 800a538:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800a53a:	6a3b      	ldr	r3, [r7, #32]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d00b      	beq.n	800a558 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a540:	2101      	movs	r1, #1
 800a542:	6a38      	ldr	r0, [r7, #32]
 800a544:	f000 fa5e 	bl	800aa04 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800a548:	4b25      	ldr	r3, [pc, #148]	@ (800a5e0 <xTaskGenericNotifyWait+0x110>)
 800a54a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a54e:	601a      	str	r2, [r3, #0]
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800a558:	f001 f852 	bl	800b600 <vPortExitCritical>

        taskENTER_CRITICAL();
 800a55c:	f001 f81e 	bl	800b59c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 800a560:	683a      	ldr	r2, [r7, #0]
 800a562:	6a3b      	ldr	r3, [r7, #32]
 800a564:	9300      	str	r3, [sp, #0]
 800a566:	4613      	mov	r3, r2
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	68b9      	ldr	r1, [r7, #8]
 800a56c:	2040      	movs	r0, #64	@ 0x40
 800a56e:	f002 fa3b 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d007      	beq.n	800a588 <xTaskGenericNotifyWait+0xb8>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 800a578:	4b18      	ldr	r3, [pc, #96]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68fa      	ldr	r2, [r7, #12]
 800a57e:	3214      	adds	r2, #20
 800a580:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800a588:	4b14      	ldr	r3, [pc, #80]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4413      	add	r3, r2
 800a590:	3354      	adds	r3, #84	@ 0x54
 800a592:	781b      	ldrb	r3, [r3, #0]
 800a594:	b2db      	uxtb	r3, r3
 800a596:	2b02      	cmp	r3, #2
 800a598:	d002      	beq.n	800a5a0 <xTaskGenericNotifyWait+0xd0>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 800a59a:	2300      	movs	r3, #0
 800a59c:	617b      	str	r3, [r7, #20]
 800a59e:	e00e      	b.n	800a5be <xTaskGenericNotifyWait+0xee>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800a5a0:	4b0e      	ldr	r3, [pc, #56]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	3214      	adds	r2, #20
 800a5a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	43d2      	mvns	r2, r2
 800a5b0:	4011      	ands	r1, r2
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	3214      	adds	r2, #20
 800a5b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 800a5be:	4b07      	ldr	r3, [pc, #28]	@ (800a5dc <xTaskGenericNotifyWait+0x10c>)
 800a5c0:	681a      	ldr	r2, [r3, #0]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	3354      	adds	r3, #84	@ 0x54
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800a5cc:	f001 f818 	bl	800b600 <vPortExitCritical>

        return xReturn;
 800a5d0:	697b      	ldr	r3, [r7, #20]
    }
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3718      	adds	r7, #24
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	20000458 	.word	0x20000458
 800a5e0:	e000ed04 	.word	0xe000ed04

0800a5e4 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b08e      	sub	sp, #56	@ 0x38
 800a5e8:	af02      	add	r7, sp, #8
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]
 800a5f0:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d00b      	beq.n	800a614 <xTaskGenericNotify+0x30>
        __asm volatile
 800a5fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	623b      	str	r3, [r7, #32]
    }
 800a60e:	bf00      	nop
 800a610:	bf00      	nop
 800a612:	e7fd      	b.n	800a610 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d10b      	bne.n	800a632 <xTaskGenericNotify+0x4e>
        __asm volatile
 800a61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	61fb      	str	r3, [r7, #28]
    }
 800a62c:	bf00      	nop
 800a62e:	bf00      	nop
 800a630:	e7fd      	b.n	800a62e <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 800a636:	f000 ffb1 	bl	800b59c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800a63a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d006      	beq.n	800a64e <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800a640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a642:	68ba      	ldr	r2, [r7, #8]
 800a644:	3214      	adds	r2, #20
 800a646:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800a64e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	4413      	add	r3, r2
 800a654:	3354      	adds	r3, #84	@ 0x54
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800a65c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	4413      	add	r3, r2
 800a662:	3354      	adds	r3, #84	@ 0x54
 800a664:	2202      	movs	r2, #2
 800a666:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800a668:	78fb      	ldrb	r3, [r7, #3]
 800a66a:	2b04      	cmp	r3, #4
 800a66c:	d83b      	bhi.n	800a6e6 <xTaskGenericNotify+0x102>
 800a66e:	a201      	add	r2, pc, #4	@ (adr r2, 800a674 <xTaskGenericNotify+0x90>)
 800a670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a674:	0800a707 	.word	0x0800a707
 800a678:	0800a689 	.word	0x0800a689
 800a67c:	0800a6a5 	.word	0x0800a6a5
 800a680:	0800a6bd 	.word	0x0800a6bd
 800a684:	0800a6cb 	.word	0x0800a6cb
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800a688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a68a:	68ba      	ldr	r2, [r7, #8]
 800a68c:	3214      	adds	r2, #20
 800a68e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	ea42 0103 	orr.w	r1, r2, r3
 800a698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a69a:	68ba      	ldr	r2, [r7, #8]
 800a69c:	3214      	adds	r2, #20
 800a69e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800a6a2:	e033      	b.n	800a70c <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800a6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a6:	68ba      	ldr	r2, [r7, #8]
 800a6a8:	3214      	adds	r2, #20
 800a6aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ae:	1c59      	adds	r1, r3, #1
 800a6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6b2:	68ba      	ldr	r2, [r7, #8]
 800a6b4:	3214      	adds	r2, #20
 800a6b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800a6ba:	e027      	b.n	800a70c <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800a6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	3214      	adds	r2, #20
 800a6c2:	6879      	ldr	r1, [r7, #4]
 800a6c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800a6c8:	e020      	b.n	800a70c <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a6ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	d006      	beq.n	800a6e0 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800a6d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	3214      	adds	r2, #20
 800a6d8:	6879      	ldr	r1, [r7, #4]
 800a6da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800a6de:	e015      	b.n	800a70c <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 800a6e4:	e012      	b.n	800a70c <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800a6e6:	4b35      	ldr	r3, [pc, #212]	@ (800a7bc <xTaskGenericNotify+0x1d8>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d00d      	beq.n	800a70a <xTaskGenericNotify+0x126>
        __asm volatile
 800a6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	61bb      	str	r3, [r7, #24]
    }
 800a700:	bf00      	nop
 800a702:	bf00      	nop
 800a704:	e7fd      	b.n	800a702 <xTaskGenericNotify+0x11e>
                    break;
 800a706:	bf00      	nop
 800a708:	e000      	b.n	800a70c <xTaskGenericNotify+0x128>

                    break;
 800a70a:	bf00      	nop
            }

            traceTASK_NOTIFY(  );
 800a70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a70e:	4618      	mov	r0, r3
 800a710:	f002 ff2e 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 800a714:	4601      	mov	r1, r0
 800a716:	78fa      	ldrb	r2, [r7, #3]
 800a718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a71a:	9300      	str	r3, [sp, #0]
 800a71c:	4613      	mov	r3, r2
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	203e      	movs	r0, #62	@ 0x3e
 800a722:	f002 f961 	bl	800c9e8 <SEGGER_SYSVIEW_RecordU32x4>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a726:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a72a:	2b01      	cmp	r3, #1
 800a72c:	d13e      	bne.n	800a7ac <xTaskGenericNotify+0x1c8>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a730:	3304      	adds	r3, #4
 800a732:	4618      	mov	r0, r3
 800a734:	f7fd fea8 	bl	8008488 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800a738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73a:	4618      	mov	r0, r3
 800a73c:	f002 fe76 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a744:	2201      	movs	r2, #1
 800a746:	409a      	lsls	r2, r3
 800a748:	4b1d      	ldr	r3, [pc, #116]	@ (800a7c0 <xTaskGenericNotify+0x1dc>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4313      	orrs	r3, r2
 800a74e:	4a1c      	ldr	r2, [pc, #112]	@ (800a7c0 <xTaskGenericNotify+0x1dc>)
 800a750:	6013      	str	r3, [r2, #0]
 800a752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a756:	4613      	mov	r3, r2
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	4413      	add	r3, r2
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	4a19      	ldr	r2, [pc, #100]	@ (800a7c4 <xTaskGenericNotify+0x1e0>)
 800a760:	441a      	add	r2, r3
 800a762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a764:	3304      	adds	r3, #4
 800a766:	4619      	mov	r1, r3
 800a768:	4610      	mov	r0, r2
 800a76a:	f7fd fe30 	bl	80083ce <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00b      	beq.n	800a78e <xTaskGenericNotify+0x1aa>
        __asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77a:	f383 8811 	msr	BASEPRI, r3
 800a77e:	f3bf 8f6f 	isb	sy
 800a782:	f3bf 8f4f 	dsb	sy
 800a786:	617b      	str	r3, [r7, #20]
    }
 800a788:	bf00      	nop
 800a78a:	bf00      	nop
 800a78c:	e7fd      	b.n	800a78a <xTaskGenericNotify+0x1a6>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a792:	4b0d      	ldr	r3, [pc, #52]	@ (800a7c8 <xTaskGenericNotify+0x1e4>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a798:	429a      	cmp	r2, r3
 800a79a:	d907      	bls.n	800a7ac <xTaskGenericNotify+0x1c8>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800a79c:	4b0b      	ldr	r3, [pc, #44]	@ (800a7cc <xTaskGenericNotify+0x1e8>)
 800a79e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7a2:	601a      	str	r2, [r3, #0]
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800a7ac:	f000 ff28 	bl	800b600 <vPortExitCritical>

        return xReturn;
 800a7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3730      	adds	r7, #48	@ 0x30
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	20000534 	.word	0x20000534
 800a7c0:	20000538 	.word	0x20000538
 800a7c4:	2000045c 	.word	0x2000045c
 800a7c8:	20000458 	.word	0x20000458
 800a7cc:	e000ed04 	.word	0xe000ed04

0800a7d0 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b092      	sub	sp, #72	@ 0x48
 800a7d4:	af02      	add	r7, sp, #8
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	607a      	str	r2, [r7, #4]
 800a7dc:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d10b      	bne.n	800a800 <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 800a7fa:	bf00      	nop
 800a7fc:	bf00      	nop
 800a7fe:	e7fd      	b.n	800a7fc <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d00b      	beq.n	800a81e <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 800a806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80a:	f383 8811 	msr	BASEPRI, r3
 800a80e:	f3bf 8f6f 	isb	sy
 800a812:	f3bf 8f4f 	dsb	sy
 800a816:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800a818:	bf00      	nop
 800a81a:	bf00      	nop
 800a81c:	e7fd      	b.n	800a81a <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a81e:	f000 ffad 	bl	800b77c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	63bb      	str	r3, [r7, #56]	@ 0x38
        __asm volatile
 800a826:	f3ef 8211 	mrs	r2, BASEPRI
 800a82a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a82e:	f383 8811 	msr	BASEPRI, r3
 800a832:	f3bf 8f6f 	isb	sy
 800a836:	f3bf 8f4f 	dsb	sy
 800a83a:	627a      	str	r2, [r7, #36]	@ 0x24
 800a83c:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 800a83e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a840:	637b      	str	r3, [r7, #52]	@ 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 800a842:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a844:	2b00      	cmp	r3, #0
 800a846:	d006      	beq.n	800a856 <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800a848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a84a:	68ba      	ldr	r2, [r7, #8]
 800a84c:	3214      	adds	r2, #20
 800a84e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a854:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800a856:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	4413      	add	r3, r2
 800a85c:	3354      	adds	r3, #84	@ 0x54
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800a864:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	4413      	add	r3, r2
 800a86a:	3354      	adds	r3, #84	@ 0x54
 800a86c:	2202      	movs	r2, #2
 800a86e:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800a870:	78fb      	ldrb	r3, [r7, #3]
 800a872:	2b04      	cmp	r3, #4
 800a874:	d83b      	bhi.n	800a8ee <xTaskGenericNotifyFromISR+0x11e>
 800a876:	a201      	add	r2, pc, #4	@ (adr r2, 800a87c <xTaskGenericNotifyFromISR+0xac>)
 800a878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a87c:	0800a90f 	.word	0x0800a90f
 800a880:	0800a891 	.word	0x0800a891
 800a884:	0800a8ad 	.word	0x0800a8ad
 800a888:	0800a8c5 	.word	0x0800a8c5
 800a88c:	0800a8d3 	.word	0x0800a8d3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800a890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a892:	68ba      	ldr	r2, [r7, #8]
 800a894:	3214      	adds	r2, #20
 800a896:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	ea42 0103 	orr.w	r1, r2, r3
 800a8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a2:	68ba      	ldr	r2, [r7, #8]
 800a8a4:	3214      	adds	r2, #20
 800a8a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800a8aa:	e033      	b.n	800a914 <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800a8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ae:	68ba      	ldr	r2, [r7, #8]
 800a8b0:	3214      	adds	r2, #20
 800a8b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b6:	1c59      	adds	r1, r3, #1
 800a8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ba:	68ba      	ldr	r2, [r7, #8]
 800a8bc:	3214      	adds	r2, #20
 800a8be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800a8c2:	e027      	b.n	800a914 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800a8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c6:	68ba      	ldr	r2, [r7, #8]
 800a8c8:	3214      	adds	r2, #20
 800a8ca:	6879      	ldr	r1, [r7, #4]
 800a8cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800a8d0:	e020      	b.n	800a914 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a8d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d006      	beq.n	800a8e8 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800a8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	3214      	adds	r2, #20
 800a8e0:	6879      	ldr	r1, [r7, #4]
 800a8e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800a8e6:	e015      	b.n	800a914 <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800a8ec:	e012      	b.n	800a914 <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800a8ee:	4b3e      	ldr	r3, [pc, #248]	@ (800a9e8 <xTaskGenericNotifyFromISR+0x218>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d00d      	beq.n	800a912 <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 800a8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8fa:	f383 8811 	msr	BASEPRI, r3
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f3bf 8f4f 	dsb	sy
 800a906:	61fb      	str	r3, [r7, #28]
    }
 800a908:	bf00      	nop
 800a90a:	bf00      	nop
 800a90c:	e7fd      	b.n	800a90a <xTaskGenericNotifyFromISR+0x13a>
                    break;
 800a90e:	bf00      	nop
 800a910:	e000      	b.n	800a914 <xTaskGenericNotifyFromISR+0x144>
                    break;
 800a912:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 800a914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a916:	4618      	mov	r0, r3
 800a918:	f002 fe2a 	bl	800d570 <SEGGER_SYSVIEW_ShrinkId>
 800a91c:	78f9      	ldrb	r1, [r7, #3]
 800a91e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a920:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a922:	9201      	str	r2, [sp, #4]
 800a924:	9300      	str	r3, [sp, #0]
 800a926:	460b      	mov	r3, r1
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	4601      	mov	r1, r0
 800a92c:	203f      	movs	r0, #63	@ 0x3f
 800a92e:	f002 f8ed 	bl	800cb0c <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a932:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a936:	2b01      	cmp	r3, #1
 800a938:	d14a      	bne.n	800a9d0 <xTaskGenericNotifyFromISR+0x200>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a93c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d00b      	beq.n	800a95a <xTaskGenericNotifyFromISR+0x18a>
        __asm volatile
 800a942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a946:	f383 8811 	msr	BASEPRI, r3
 800a94a:	f3bf 8f6f 	isb	sy
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	61bb      	str	r3, [r7, #24]
    }
 800a954:	bf00      	nop
 800a956:	bf00      	nop
 800a958:	e7fd      	b.n	800a956 <xTaskGenericNotifyFromISR+0x186>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a95a:	4b24      	ldr	r3, [pc, #144]	@ (800a9ec <xTaskGenericNotifyFromISR+0x21c>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d120      	bne.n	800a9a4 <xTaskGenericNotifyFromISR+0x1d4>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a964:	3304      	adds	r3, #4
 800a966:	4618      	mov	r0, r3
 800a968:	f7fd fd8e 	bl	8008488 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800a96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a96e:	4618      	mov	r0, r3
 800a970:	f002 fd5c 	bl	800d42c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a978:	2201      	movs	r2, #1
 800a97a:	409a      	lsls	r2, r3
 800a97c:	4b1c      	ldr	r3, [pc, #112]	@ (800a9f0 <xTaskGenericNotifyFromISR+0x220>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4313      	orrs	r3, r2
 800a982:	4a1b      	ldr	r2, [pc, #108]	@ (800a9f0 <xTaskGenericNotifyFromISR+0x220>)
 800a984:	6013      	str	r3, [r2, #0]
 800a986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a98a:	4613      	mov	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	4413      	add	r3, r2
 800a990:	009b      	lsls	r3, r3, #2
 800a992:	4a18      	ldr	r2, [pc, #96]	@ (800a9f4 <xTaskGenericNotifyFromISR+0x224>)
 800a994:	441a      	add	r2, r3
 800a996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a998:	3304      	adds	r3, #4
 800a99a:	4619      	mov	r1, r3
 800a99c:	4610      	mov	r0, r2
 800a99e:	f7fd fd16 	bl	80083ce <vListInsertEnd>
 800a9a2:	e005      	b.n	800a9b0 <xTaskGenericNotifyFromISR+0x1e0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a6:	3318      	adds	r3, #24
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	4813      	ldr	r0, [pc, #76]	@ (800a9f8 <xTaskGenericNotifyFromISR+0x228>)
 800a9ac:	f7fd fd0f 	bl	80083ce <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9b4:	4b11      	ldr	r3, [pc, #68]	@ (800a9fc <xTaskGenericNotifyFromISR+0x22c>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d908      	bls.n	800a9d0 <xTaskGenericNotifyFromISR+0x200>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800a9be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d002      	beq.n	800a9ca <xTaskGenericNotifyFromISR+0x1fa>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800a9c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800a9ca:	4b0d      	ldr	r3, [pc, #52]	@ (800aa00 <xTaskGenericNotifyFromISR+0x230>)
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	601a      	str	r2, [r3, #0]
 800a9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d2:	617b      	str	r3, [r7, #20]
        __asm volatile
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	f383 8811 	msr	BASEPRI, r3
    }
 800a9da:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 800a9dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3740      	adds	r7, #64	@ 0x40
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
 800a9e6:	bf00      	nop
 800a9e8:	20000534 	.word	0x20000534
 800a9ec:	20000558 	.word	0x20000558
 800a9f0:	20000538 	.word	0x20000538
 800a9f4:	2000045c 	.word	0x2000045c
 800a9f8:	200004f0 	.word	0x200004f0
 800a9fc:	20000458 	.word	0x20000458
 800aa00:	20000544 	.word	0x20000544

0800aa04 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b084      	sub	sp, #16
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800aa0e:	4b32      	ldr	r3, [pc, #200]	@ (800aad8 <prvAddCurrentTaskToDelayedList+0xd4>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa14:	4b31      	ldr	r3, [pc, #196]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	3304      	adds	r3, #4
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7fd fd34 	bl	8008488 <uxListRemove>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10b      	bne.n	800aa3e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800aa26:	4b2d      	ldr	r3, [pc, #180]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa32:	43da      	mvns	r2, r3
 800aa34:	4b2a      	ldr	r3, [pc, #168]	@ (800aae0 <prvAddCurrentTaskToDelayedList+0xdc>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	4013      	ands	r3, r2
 800aa3a:	4a29      	ldr	r2, [pc, #164]	@ (800aae0 <prvAddCurrentTaskToDelayedList+0xdc>)
 800aa3c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa44:	d110      	bne.n	800aa68 <prvAddCurrentTaskToDelayedList+0x64>
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00d      	beq.n	800aa68 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800aa4c:	4b23      	ldr	r3, [pc, #140]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	211b      	movs	r1, #27
 800aa52:	4618      	mov	r0, r3
 800aa54:	f002 fd2c 	bl	800d4b0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa58:	4b20      	ldr	r3, [pc, #128]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	3304      	adds	r3, #4
 800aa5e:	4619      	mov	r1, r3
 800aa60:	4820      	ldr	r0, [pc, #128]	@ (800aae4 <prvAddCurrentTaskToDelayedList+0xe0>)
 800aa62:	f7fd fcb4 	bl	80083ce <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800aa66:	e032      	b.n	800aace <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800aa68:	68fa      	ldr	r2, [r7, #12]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800aa70:	4b1a      	ldr	r3, [pc, #104]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	68ba      	ldr	r2, [r7, #8]
 800aa76:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800aa78:	68ba      	ldr	r2, [r7, #8]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d20f      	bcs.n	800aaa0 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800aa80:	4b16      	ldr	r3, [pc, #88]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	2104      	movs	r1, #4
 800aa86:	4618      	mov	r0, r3
 800aa88:	f002 fd12 	bl	800d4b0 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa8c:	4b16      	ldr	r3, [pc, #88]	@ (800aae8 <prvAddCurrentTaskToDelayedList+0xe4>)
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	4b12      	ldr	r3, [pc, #72]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	3304      	adds	r3, #4
 800aa96:	4619      	mov	r1, r3
 800aa98:	4610      	mov	r0, r2
 800aa9a:	f7fd fcbc 	bl	8008416 <vListInsert>
}
 800aa9e:	e016      	b.n	800aace <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 800aaa0:	4b0e      	ldr	r3, [pc, #56]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	2104      	movs	r1, #4
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f002 fd02 	bl	800d4b0 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aaac:	4b0f      	ldr	r3, [pc, #60]	@ (800aaec <prvAddCurrentTaskToDelayedList+0xe8>)
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	4b0a      	ldr	r3, [pc, #40]	@ (800aadc <prvAddCurrentTaskToDelayedList+0xd8>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	3304      	adds	r3, #4
 800aab6:	4619      	mov	r1, r3
 800aab8:	4610      	mov	r0, r2
 800aaba:	f7fd fcac 	bl	8008416 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800aabe:	4b0c      	ldr	r3, [pc, #48]	@ (800aaf0 <prvAddCurrentTaskToDelayedList+0xec>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d202      	bcs.n	800aace <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 800aac8:	4a09      	ldr	r2, [pc, #36]	@ (800aaf0 <prvAddCurrentTaskToDelayedList+0xec>)
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	6013      	str	r3, [r2, #0]
}
 800aace:	bf00      	nop
 800aad0:	3710      	adds	r7, #16
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	20000534 	.word	0x20000534
 800aadc:	20000458 	.word	0x20000458
 800aae0:	20000538 	.word	0x20000538
 800aae4:	2000051c 	.word	0x2000051c
 800aae8:	200004ec 	.word	0x200004ec
 800aaec:	200004e8 	.word	0x200004e8
 800aaf0:	20000550 	.word	0x20000550

0800aaf4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800aafa:	2300      	movs	r3, #0
 800aafc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800aafe:	f000 fb3f 	bl	800b180 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800ab02:	4b12      	ldr	r3, [pc, #72]	@ (800ab4c <xTimerCreateTimerTask+0x58>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d00b      	beq.n	800ab22 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800ab0a:	4b11      	ldr	r3, [pc, #68]	@ (800ab50 <xTimerCreateTimerTask+0x5c>)
 800ab0c:	9301      	str	r3, [sp, #4]
 800ab0e:	2302      	movs	r3, #2
 800ab10:	9300      	str	r3, [sp, #0]
 800ab12:	2300      	movs	r3, #0
 800ab14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800ab18:	490e      	ldr	r1, [pc, #56]	@ (800ab54 <xTimerCreateTimerTask+0x60>)
 800ab1a:	480f      	ldr	r0, [pc, #60]	@ (800ab58 <xTimerCreateTimerTask+0x64>)
 800ab1c:	f7fe fc98 	bl	8009450 <xTaskCreate>
 800ab20:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d10b      	bne.n	800ab40 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800ab28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab2c:	f383 8811 	msr	BASEPRI, r3
 800ab30:	f3bf 8f6f 	isb	sy
 800ab34:	f3bf 8f4f 	dsb	sy
 800ab38:	603b      	str	r3, [r7, #0]
    }
 800ab3a:	bf00      	nop
 800ab3c:	bf00      	nop
 800ab3e:	e7fd      	b.n	800ab3c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800ab40:	687b      	ldr	r3, [r7, #4]
    }
 800ab42:	4618      	mov	r0, r3
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	2000058c 	.word	0x2000058c
 800ab50:	20000590 	.word	0x20000590
 800ab54:	0800ecd8 	.word	0x0800ecd8
 800ab58:	0800ad51 	.word	0x0800ad51

0800ab5c <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b088      	sub	sp, #32
 800ab60:	af02      	add	r7, sp, #8
 800ab62:	60f8      	str	r0, [r7, #12]
 800ab64:	60b9      	str	r1, [r7, #8]
 800ab66:	607a      	str	r2, [r7, #4]
 800ab68:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800ab6a:	202c      	movs	r0, #44	@ 0x2c
 800ab6c:	f000 fe48 	bl	800b800 <pvPortMalloc>
 800ab70:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00d      	beq.n	800ab94 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ab80:	697b      	ldr	r3, [r7, #20]
 800ab82:	9301      	str	r3, [sp, #4]
 800ab84:	6a3b      	ldr	r3, [r7, #32]
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	687a      	ldr	r2, [r7, #4]
 800ab8c:	68b9      	ldr	r1, [r7, #8]
 800ab8e:	68f8      	ldr	r0, [r7, #12]
 800ab90:	f000 f805 	bl	800ab9e <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800ab94:	697b      	ldr	r3, [r7, #20]
        }
 800ab96:	4618      	mov	r0, r3
 800ab98:	3718      	adds	r7, #24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}

0800ab9e <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800ab9e:	b580      	push	{r7, lr}
 800aba0:	b086      	sub	sp, #24
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	60f8      	str	r0, [r7, #12]
 800aba6:	60b9      	str	r1, [r7, #8]
 800aba8:	607a      	str	r2, [r7, #4]
 800abaa:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d10b      	bne.n	800abca <prvInitialiseNewTimer+0x2c>
        __asm volatile
 800abb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb6:	f383 8811 	msr	BASEPRI, r3
 800abba:	f3bf 8f6f 	isb	sy
 800abbe:	f3bf 8f4f 	dsb	sy
 800abc2:	617b      	str	r3, [r7, #20]
    }
 800abc4:	bf00      	nop
 800abc6:	bf00      	nop
 800abc8:	e7fd      	b.n	800abc6 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 800abca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d01e      	beq.n	800ac0e <prvInitialiseNewTimer+0x70>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 800abd0:	f000 fad6 	bl	800b180 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 800abd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800abda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abdc:	68ba      	ldr	r2, [r7, #8]
 800abde:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 800abe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe2:	683a      	ldr	r2, [r7, #0]
 800abe4:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800abe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe8:	6a3a      	ldr	r2, [r7, #32]
 800abea:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800abec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abee:	3304      	adds	r3, #4
 800abf0:	4618      	mov	r0, r3
 800abf2:	f7fd fbdf 	bl	80083b4 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d008      	beq.n	800ac0e <prvInitialiseNewTimer+0x70>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800abfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac02:	f043 0304 	orr.w	r3, r3, #4
 800ac06:	b2da      	uxtb	r2, r3
 800ac08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 800ac0e:	bf00      	nop
 800ac10:	3718      	adds	r7, #24
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
	...

0800ac18 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b08a      	sub	sp, #40	@ 0x28
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	60f8      	str	r0, [r7, #12]
 800ac20:	60b9      	str	r1, [r7, #8]
 800ac22:	607a      	str	r2, [r7, #4]
 800ac24:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800ac26:	2300      	movs	r3, #0
 800ac28:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d10b      	bne.n	800ac48 <xTimerGenericCommand+0x30>
        __asm volatile
 800ac30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac34:	f383 8811 	msr	BASEPRI, r3
 800ac38:	f3bf 8f6f 	isb	sy
 800ac3c:	f3bf 8f4f 	dsb	sy
 800ac40:	623b      	str	r3, [r7, #32]
    }
 800ac42:	bf00      	nop
 800ac44:	bf00      	nop
 800ac46:	e7fd      	b.n	800ac44 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800ac48:	4b19      	ldr	r3, [pc, #100]	@ (800acb0 <xTimerGenericCommand+0x98>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d02a      	beq.n	800aca6 <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	2b05      	cmp	r3, #5
 800ac60:	dc18      	bgt.n	800ac94 <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ac62:	f7ff fa55 	bl	800a110 <xTaskGetSchedulerState>
 800ac66:	4603      	mov	r3, r0
 800ac68:	2b02      	cmp	r3, #2
 800ac6a:	d109      	bne.n	800ac80 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ac6c:	4b10      	ldr	r3, [pc, #64]	@ (800acb0 <xTimerGenericCommand+0x98>)
 800ac6e:	6818      	ldr	r0, [r3, #0]
 800ac70:	f107 0114 	add.w	r1, r7, #20
 800ac74:	2300      	movs	r3, #0
 800ac76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac78:	f7fd fd26 	bl	80086c8 <xQueueGenericSend>
 800ac7c:	6278      	str	r0, [r7, #36]	@ 0x24
 800ac7e:	e012      	b.n	800aca6 <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ac80:	4b0b      	ldr	r3, [pc, #44]	@ (800acb0 <xTimerGenericCommand+0x98>)
 800ac82:	6818      	ldr	r0, [r3, #0]
 800ac84:	f107 0114 	add.w	r1, r7, #20
 800ac88:	2300      	movs	r3, #0
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f7fd fd1c 	bl	80086c8 <xQueueGenericSend>
 800ac90:	6278      	str	r0, [r7, #36]	@ 0x24
 800ac92:	e008      	b.n	800aca6 <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ac94:	4b06      	ldr	r3, [pc, #24]	@ (800acb0 <xTimerGenericCommand+0x98>)
 800ac96:	6818      	ldr	r0, [r3, #0]
 800ac98:	f107 0114 	add.w	r1, r7, #20
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	f7fd fe3c 	bl	800891c <xQueueGenericSendFromISR>
 800aca4:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800aca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800aca8:	4618      	mov	r0, r3
 800acaa:	3728      	adds	r7, #40	@ 0x28
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}
 800acb0:	2000058c 	.word	0x2000058c

0800acb4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b088      	sub	sp, #32
 800acb8:	af02      	add	r7, sp, #8
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acbe:	4b23      	ldr	r3, [pc, #140]	@ (800ad4c <prvProcessExpiredTimer+0x98>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	68db      	ldr	r3, [r3, #12]
 800acc6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	3304      	adds	r3, #4
 800accc:	4618      	mov	r0, r3
 800acce:	f7fd fbdb 	bl	8008488 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acd8:	f003 0304 	and.w	r3, r3, #4
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d023      	beq.n	800ad28 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	699a      	ldr	r2, [r3, #24]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	18d1      	adds	r1, r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	683a      	ldr	r2, [r7, #0]
 800acec:	6978      	ldr	r0, [r7, #20]
 800acee:	f000 f8d5 	bl	800ae9c <prvInsertTimerInActiveList>
 800acf2:	4603      	mov	r3, r0
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d020      	beq.n	800ad3a <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800acf8:	2300      	movs	r3, #0
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	2300      	movs	r3, #0
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	2100      	movs	r1, #0
 800ad02:	6978      	ldr	r0, [r7, #20]
 800ad04:	f7ff ff88 	bl	800ac18 <xTimerGenericCommand>
 800ad08:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d114      	bne.n	800ad3a <prvProcessExpiredTimer+0x86>
        __asm volatile
 800ad10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad14:	f383 8811 	msr	BASEPRI, r3
 800ad18:	f3bf 8f6f 	isb	sy
 800ad1c:	f3bf 8f4f 	dsb	sy
 800ad20:	60fb      	str	r3, [r7, #12]
    }
 800ad22:	bf00      	nop
 800ad24:	bf00      	nop
 800ad26:	e7fd      	b.n	800ad24 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad2e:	f023 0301 	bic.w	r3, r3, #1
 800ad32:	b2da      	uxtb	r2, r3
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	6a1b      	ldr	r3, [r3, #32]
 800ad3e:	6978      	ldr	r0, [r7, #20]
 800ad40:	4798      	blx	r3
    }
 800ad42:	bf00      	nop
 800ad44:	3718      	adds	r7, #24
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	20000584 	.word	0x20000584

0800ad50 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b084      	sub	sp, #16
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ad58:	f107 0308 	add.w	r3, r7, #8
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f000 f859 	bl	800ae14 <prvGetNextExpireTime>
 800ad62:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	4619      	mov	r1, r3
 800ad68:	68f8      	ldr	r0, [r7, #12]
 800ad6a:	f000 f805 	bl	800ad78 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800ad6e:	f000 f8d7 	bl	800af20 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ad72:	bf00      	nop
 800ad74:	e7f0      	b.n	800ad58 <prvTimerTask+0x8>
	...

0800ad78 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800ad82:	f7fe fd2b 	bl	80097dc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ad86:	f107 0308 	add.w	r3, r7, #8
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 f866 	bl	800ae5c <prvSampleTimeNow>
 800ad90:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d130      	bne.n	800adfa <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10a      	bne.n	800adb4 <prvProcessTimerOrBlockTask+0x3c>
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	429a      	cmp	r2, r3
 800ada4:	d806      	bhi.n	800adb4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800ada6:	f7fe fd27 	bl	80097f8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800adaa:	68f9      	ldr	r1, [r7, #12]
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f7ff ff81 	bl	800acb4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800adb2:	e024      	b.n	800adfe <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d008      	beq.n	800adcc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800adba:	4b13      	ldr	r3, [pc, #76]	@ (800ae08 <prvProcessTimerOrBlockTask+0x90>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d101      	bne.n	800adc8 <prvProcessTimerOrBlockTask+0x50>
 800adc4:	2301      	movs	r3, #1
 800adc6:	e000      	b.n	800adca <prvProcessTimerOrBlockTask+0x52>
 800adc8:	2300      	movs	r3, #0
 800adca:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800adcc:	4b0f      	ldr	r3, [pc, #60]	@ (800ae0c <prvProcessTimerOrBlockTask+0x94>)
 800adce:	6818      	ldr	r0, [r3, #0]
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	1ad3      	subs	r3, r2, r3
 800add6:	683a      	ldr	r2, [r7, #0]
 800add8:	4619      	mov	r1, r3
 800adda:	f7fe fb05 	bl	80093e8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800adde:	f7fe fd0b 	bl	80097f8 <xTaskResumeAll>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d10a      	bne.n	800adfe <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800ade8:	4b09      	ldr	r3, [pc, #36]	@ (800ae10 <prvProcessTimerOrBlockTask+0x98>)
 800adea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adee:	601a      	str	r2, [r3, #0]
 800adf0:	f3bf 8f4f 	dsb	sy
 800adf4:	f3bf 8f6f 	isb	sy
    }
 800adf8:	e001      	b.n	800adfe <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800adfa:	f7fe fcfd 	bl	80097f8 <xTaskResumeAll>
    }
 800adfe:	bf00      	nop
 800ae00:	3710      	adds	r7, #16
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	20000588 	.word	0x20000588
 800ae0c:	2000058c 	.word	0x2000058c
 800ae10:	e000ed04 	.word	0xe000ed04

0800ae14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800ae14:	b480      	push	{r7}
 800ae16:	b085      	sub	sp, #20
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ae1c:	4b0e      	ldr	r3, [pc, #56]	@ (800ae58 <prvGetNextExpireTime+0x44>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d101      	bne.n	800ae2a <prvGetNextExpireTime+0x16>
 800ae26:	2201      	movs	r2, #1
 800ae28:	e000      	b.n	800ae2c <prvGetNextExpireTime+0x18>
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d105      	bne.n	800ae44 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae38:	4b07      	ldr	r3, [pc, #28]	@ (800ae58 <prvGetNextExpireTime+0x44>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	68db      	ldr	r3, [r3, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	60fb      	str	r3, [r7, #12]
 800ae42:	e001      	b.n	800ae48 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800ae44:	2300      	movs	r3, #0
 800ae46:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800ae48:	68fb      	ldr	r3, [r7, #12]
    }
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3714      	adds	r7, #20
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	20000584 	.word	0x20000584

0800ae5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b084      	sub	sp, #16
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800ae64:	f7fe fd6a 	bl	800993c <xTaskGetTickCount>
 800ae68:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800ae6a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae98 <prvSampleTimeNow+0x3c>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	68fa      	ldr	r2, [r7, #12]
 800ae70:	429a      	cmp	r2, r3
 800ae72:	d205      	bcs.n	800ae80 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800ae74:	f000 f91e 	bl	800b0b4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	601a      	str	r2, [r3, #0]
 800ae7e:	e002      	b.n	800ae86 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2200      	movs	r2, #0
 800ae84:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800ae86:	4a04      	ldr	r2, [pc, #16]	@ (800ae98 <prvSampleTimeNow+0x3c>)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
    }
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	20000594 	.word	0x20000594

0800ae9c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b086      	sub	sp, #24
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
 800aea8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	68ba      	ldr	r2, [r7, #8]
 800aeb2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	68fa      	ldr	r2, [r7, #12]
 800aeb8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800aeba:	68ba      	ldr	r2, [r7, #8]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d812      	bhi.n	800aee8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aec2:	687a      	ldr	r2, [r7, #4]
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	1ad2      	subs	r2, r2, r3
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	699b      	ldr	r3, [r3, #24]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d302      	bcc.n	800aed6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800aed0:	2301      	movs	r3, #1
 800aed2:	617b      	str	r3, [r7, #20]
 800aed4:	e01b      	b.n	800af0e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aed6:	4b10      	ldr	r3, [pc, #64]	@ (800af18 <prvInsertTimerInActiveList+0x7c>)
 800aed8:	681a      	ldr	r2, [r3, #0]
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	3304      	adds	r3, #4
 800aede:	4619      	mov	r1, r3
 800aee0:	4610      	mov	r0, r2
 800aee2:	f7fd fa98 	bl	8008416 <vListInsert>
 800aee6:	e012      	b.n	800af0e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aee8:	687a      	ldr	r2, [r7, #4]
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d206      	bcs.n	800aefe <prvInsertTimerInActiveList+0x62>
 800aef0:	68ba      	ldr	r2, [r7, #8]
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d302      	bcc.n	800aefe <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800aef8:	2301      	movs	r3, #1
 800aefa:	617b      	str	r3, [r7, #20]
 800aefc:	e007      	b.n	800af0e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aefe:	4b07      	ldr	r3, [pc, #28]	@ (800af1c <prvInsertTimerInActiveList+0x80>)
 800af00:	681a      	ldr	r2, [r3, #0]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	3304      	adds	r3, #4
 800af06:	4619      	mov	r1, r3
 800af08:	4610      	mov	r0, r2
 800af0a:	f7fd fa84 	bl	8008416 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800af0e:	697b      	ldr	r3, [r7, #20]
    }
 800af10:	4618      	mov	r0, r3
 800af12:	3718      	adds	r7, #24
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	20000588 	.word	0x20000588
 800af1c:	20000584 	.word	0x20000584

0800af20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800af20:	b580      	push	{r7, lr}
 800af22:	b08c      	sub	sp, #48	@ 0x30
 800af24:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af26:	e0b2      	b.n	800b08e <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f2c0 80af 	blt.w	800b08e <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800af34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af36:	695b      	ldr	r3, [r3, #20]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d004      	beq.n	800af46 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3e:	3304      	adds	r3, #4
 800af40:	4618      	mov	r0, r3
 800af42:	f7fd faa1 	bl	8008488 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800af46:	1d3b      	adds	r3, r7, #4
 800af48:	4618      	mov	r0, r3
 800af4a:	f7ff ff87 	bl	800ae5c <prvSampleTimeNow>
 800af4e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800af50:	68bb      	ldr	r3, [r7, #8]
 800af52:	2b09      	cmp	r3, #9
 800af54:	f200 8098 	bhi.w	800b088 <prvProcessReceivedCommands+0x168>
 800af58:	a201      	add	r2, pc, #4	@ (adr r2, 800af60 <prvProcessReceivedCommands+0x40>)
 800af5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af5e:	bf00      	nop
 800af60:	0800af89 	.word	0x0800af89
 800af64:	0800af89 	.word	0x0800af89
 800af68:	0800af89 	.word	0x0800af89
 800af6c:	0800afff 	.word	0x0800afff
 800af70:	0800b013 	.word	0x0800b013
 800af74:	0800b05f 	.word	0x0800b05f
 800af78:	0800af89 	.word	0x0800af89
 800af7c:	0800af89 	.word	0x0800af89
 800af80:	0800afff 	.word	0x0800afff
 800af84:	0800b013 	.word	0x0800b013
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800af88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af8e:	f043 0301 	orr.w	r3, r3, #1
 800af92:	b2da      	uxtb	r2, r3
 800af94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af9e:	699b      	ldr	r3, [r3, #24]
 800afa0:	18d1      	adds	r1, r2, r3
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6a3a      	ldr	r2, [r7, #32]
 800afa6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800afa8:	f7ff ff78 	bl	800ae9c <prvInsertTimerInActiveList>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d06c      	beq.n	800b08c <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800afb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afb4:	6a1b      	ldr	r3, [r3, #32]
 800afb6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800afb8:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afc0:	f003 0304 	and.w	r3, r3, #4
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d061      	beq.n	800b08c <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800afc8:	68fa      	ldr	r2, [r7, #12]
 800afca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afcc:	699b      	ldr	r3, [r3, #24]
 800afce:	441a      	add	r2, r3
 800afd0:	2300      	movs	r3, #0
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	2300      	movs	r3, #0
 800afd6:	2100      	movs	r1, #0
 800afd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800afda:	f7ff fe1d 	bl	800ac18 <xTimerGenericCommand>
 800afde:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800afe0:	69fb      	ldr	r3, [r7, #28]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d152      	bne.n	800b08c <prvProcessReceivedCommands+0x16c>
        __asm volatile
 800afe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afea:	f383 8811 	msr	BASEPRI, r3
 800afee:	f3bf 8f6f 	isb	sy
 800aff2:	f3bf 8f4f 	dsb	sy
 800aff6:	61bb      	str	r3, [r7, #24]
    }
 800aff8:	bf00      	nop
 800affa:	bf00      	nop
 800affc:	e7fd      	b.n	800affa <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800affe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b000:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b004:	f023 0301 	bic.w	r3, r3, #1
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b010:	e03d      	b.n	800b08e <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b014:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b018:	f043 0301 	orr.w	r3, r3, #1
 800b01c:	b2da      	uxtb	r2, r3
 800b01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b020:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b024:	68fa      	ldr	r2, [r7, #12]
 800b026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b028:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b02c:	699b      	ldr	r3, [r3, #24]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d10b      	bne.n	800b04a <prvProcessReceivedCommands+0x12a>
        __asm volatile
 800b032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b036:	f383 8811 	msr	BASEPRI, r3
 800b03a:	f3bf 8f6f 	isb	sy
 800b03e:	f3bf 8f4f 	dsb	sy
 800b042:	617b      	str	r3, [r7, #20]
    }
 800b044:	bf00      	nop
 800b046:	bf00      	nop
 800b048:	e7fd      	b.n	800b046 <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b04c:	699a      	ldr	r2, [r3, #24]
 800b04e:	6a3b      	ldr	r3, [r7, #32]
 800b050:	18d1      	adds	r1, r2, r3
 800b052:	6a3b      	ldr	r3, [r7, #32]
 800b054:	6a3a      	ldr	r2, [r7, #32]
 800b056:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b058:	f7ff ff20 	bl	800ae9c <prvInsertTimerInActiveList>
                        break;
 800b05c:	e017      	b.n	800b08e <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b064:	f003 0302 	and.w	r3, r3, #2
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d103      	bne.n	800b074 <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 800b06c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b06e:	f000 fca9 	bl	800b9c4 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800b072:	e00c      	b.n	800b08e <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b076:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b07a:	f023 0301 	bic.w	r3, r3, #1
 800b07e:	b2da      	uxtb	r2, r3
 800b080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b082:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b086:	e002      	b.n	800b08e <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 800b088:	bf00      	nop
 800b08a:	e000      	b.n	800b08e <prvProcessReceivedCommands+0x16e>
                        break;
 800b08c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b08e:	4b08      	ldr	r3, [pc, #32]	@ (800b0b0 <prvProcessReceivedCommands+0x190>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f107 0108 	add.w	r1, r7, #8
 800b096:	2200      	movs	r2, #0
 800b098:	4618      	mov	r0, r3
 800b09a:	f7fd fd01 	bl	8008aa0 <xQueueReceive>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f47f af41 	bne.w	800af28 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800b0a6:	bf00      	nop
 800b0a8:	bf00      	nop
 800b0aa:	3728      	adds	r7, #40	@ 0x28
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	2000058c 	.word	0x2000058c

0800b0b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b088      	sub	sp, #32
 800b0b8:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b0ba:	e049      	b.n	800b150 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b0bc:	4b2e      	ldr	r3, [pc, #184]	@ (800b178 <prvSwitchTimerLists+0xc4>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0c6:	4b2c      	ldr	r3, [pc, #176]	@ (800b178 <prvSwitchTimerLists+0xc4>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	68db      	ldr	r3, [r3, #12]
 800b0cc:	68db      	ldr	r3, [r3, #12]
 800b0ce:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	3304      	adds	r3, #4
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f7fd f9d7 	bl	8008488 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	6a1b      	ldr	r3, [r3, #32]
 800b0de:	68f8      	ldr	r0, [r7, #12]
 800b0e0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b0e8:	f003 0304 	and.w	r3, r3, #4
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d02f      	beq.n	800b150 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	699b      	ldr	r3, [r3, #24]
 800b0f4:	693a      	ldr	r2, [r7, #16]
 800b0f6:	4413      	add	r3, r2
 800b0f8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800b0fa:	68ba      	ldr	r2, [r7, #8]
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	429a      	cmp	r2, r3
 800b100:	d90e      	bls.n	800b120 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	68ba      	ldr	r2, [r7, #8]
 800b106:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	68fa      	ldr	r2, [r7, #12]
 800b10c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b10e:	4b1a      	ldr	r3, [pc, #104]	@ (800b178 <prvSwitchTimerLists+0xc4>)
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	3304      	adds	r3, #4
 800b116:	4619      	mov	r1, r3
 800b118:	4610      	mov	r0, r2
 800b11a:	f7fd f97c 	bl	8008416 <vListInsert>
 800b11e:	e017      	b.n	800b150 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b120:	2300      	movs	r3, #0
 800b122:	9300      	str	r3, [sp, #0]
 800b124:	2300      	movs	r3, #0
 800b126:	693a      	ldr	r2, [r7, #16]
 800b128:	2100      	movs	r1, #0
 800b12a:	68f8      	ldr	r0, [r7, #12]
 800b12c:	f7ff fd74 	bl	800ac18 <xTimerGenericCommand>
 800b130:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d10b      	bne.n	800b150 <prvSwitchTimerLists+0x9c>
        __asm volatile
 800b138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b13c:	f383 8811 	msr	BASEPRI, r3
 800b140:	f3bf 8f6f 	isb	sy
 800b144:	f3bf 8f4f 	dsb	sy
 800b148:	603b      	str	r3, [r7, #0]
    }
 800b14a:	bf00      	nop
 800b14c:	bf00      	nop
 800b14e:	e7fd      	b.n	800b14c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b150:	4b09      	ldr	r3, [pc, #36]	@ (800b178 <prvSwitchTimerLists+0xc4>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d1b0      	bne.n	800b0bc <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800b15a:	4b07      	ldr	r3, [pc, #28]	@ (800b178 <prvSwitchTimerLists+0xc4>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800b160:	4b06      	ldr	r3, [pc, #24]	@ (800b17c <prvSwitchTimerLists+0xc8>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4a04      	ldr	r2, [pc, #16]	@ (800b178 <prvSwitchTimerLists+0xc4>)
 800b166:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800b168:	4a04      	ldr	r2, [pc, #16]	@ (800b17c <prvSwitchTimerLists+0xc8>)
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	6013      	str	r3, [r2, #0]
    }
 800b16e:	bf00      	nop
 800b170:	3718      	adds	r7, #24
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	20000584 	.word	0x20000584
 800b17c:	20000588 	.word	0x20000588

0800b180 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800b180:	b580      	push	{r7, lr}
 800b182:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800b184:	f000 fa0a 	bl	800b59c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800b188:	4b12      	ldr	r3, [pc, #72]	@ (800b1d4 <prvCheckForValidListAndQueue+0x54>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d11d      	bne.n	800b1cc <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800b190:	4811      	ldr	r0, [pc, #68]	@ (800b1d8 <prvCheckForValidListAndQueue+0x58>)
 800b192:	f7fd f8ef 	bl	8008374 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800b196:	4811      	ldr	r0, [pc, #68]	@ (800b1dc <prvCheckForValidListAndQueue+0x5c>)
 800b198:	f7fd f8ec 	bl	8008374 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800b19c:	4b10      	ldr	r3, [pc, #64]	@ (800b1e0 <prvCheckForValidListAndQueue+0x60>)
 800b19e:	4a0e      	ldr	r2, [pc, #56]	@ (800b1d8 <prvCheckForValidListAndQueue+0x58>)
 800b1a0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800b1a2:	4b10      	ldr	r3, [pc, #64]	@ (800b1e4 <prvCheckForValidListAndQueue+0x64>)
 800b1a4:	4a0d      	ldr	r2, [pc, #52]	@ (800b1dc <prvCheckForValidListAndQueue+0x5c>)
 800b1a6:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	210c      	movs	r1, #12
 800b1ac:	200a      	movs	r0, #10
 800b1ae:	f7fd f9ff 	bl	80085b0 <xQueueGenericCreate>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	4a07      	ldr	r2, [pc, #28]	@ (800b1d4 <prvCheckForValidListAndQueue+0x54>)
 800b1b6:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800b1b8:	4b06      	ldr	r3, [pc, #24]	@ (800b1d4 <prvCheckForValidListAndQueue+0x54>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d005      	beq.n	800b1cc <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b1c0:	4b04      	ldr	r3, [pc, #16]	@ (800b1d4 <prvCheckForValidListAndQueue+0x54>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4908      	ldr	r1, [pc, #32]	@ (800b1e8 <prvCheckForValidListAndQueue+0x68>)
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7fe f8dc 	bl	8009384 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b1cc:	f000 fa18 	bl	800b600 <vPortExitCritical>
    }
 800b1d0:	bf00      	nop
 800b1d2:	bd80      	pop	{r7, pc}
 800b1d4:	2000058c 	.word	0x2000058c
 800b1d8:	2000055c 	.word	0x2000055c
 800b1dc:	20000570 	.word	0x20000570
 800b1e0:	20000584 	.word	0x20000584
 800b1e4:	20000588 	.word	0x20000588
 800b1e8:	0800ece0 	.word	0x0800ece0

0800b1ec <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b086      	sub	sp, #24
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d10b      	bne.n	800b216 <pvTimerGetTimerID+0x2a>
        __asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b202:	f383 8811 	msr	BASEPRI, r3
 800b206:	f3bf 8f6f 	isb	sy
 800b20a:	f3bf 8f4f 	dsb	sy
 800b20e:	60fb      	str	r3, [r7, #12]
    }
 800b210:	bf00      	nop
 800b212:	bf00      	nop
 800b214:	e7fd      	b.n	800b212 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 800b216:	f000 f9c1 	bl	800b59c <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 800b220:	f000 f9ee 	bl	800b600 <vPortExitCritical>

        return pvReturn;
 800b224:	693b      	ldr	r3, [r7, #16]
    }
 800b226:	4618      	mov	r0, r3
 800b228:	3718      	adds	r7, #24
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}
	...

0800b230 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800b230:	b480      	push	{r7}
 800b232:	b085      	sub	sp, #20
 800b234:	af00      	add	r7, sp, #0
 800b236:	60f8      	str	r0, [r7, #12]
 800b238:	60b9      	str	r1, [r7, #8]
 800b23a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	3b04      	subs	r3, #4
 800b240:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b248:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	3b04      	subs	r3, #4
 800b24e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	f023 0201 	bic.w	r2, r3, #1
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	3b04      	subs	r3, #4
 800b25e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800b260:	4a0c      	ldr	r2, [pc, #48]	@ (800b294 <pxPortInitialiseStack+0x64>)
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	3b14      	subs	r3, #20
 800b26a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	3b04      	subs	r3, #4
 800b276:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	f06f 0202 	mvn.w	r2, #2
 800b27e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	3b20      	subs	r3, #32
 800b284:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800b286:	68fb      	ldr	r3, [r7, #12]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3714      	adds	r7, #20
 800b28c:	46bd      	mov	sp, r7
 800b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b292:	4770      	bx	lr
 800b294:	0800b299 	.word	0x0800b299

0800b298 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b298:	b480      	push	{r7}
 800b29a:	b085      	sub	sp, #20
 800b29c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800b2a2:	4b13      	ldr	r3, [pc, #76]	@ (800b2f0 <prvTaskExitError+0x58>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2aa:	d00b      	beq.n	800b2c4 <prvTaskExitError+0x2c>
        __asm volatile
 800b2ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b0:	f383 8811 	msr	BASEPRI, r3
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	f3bf 8f4f 	dsb	sy
 800b2bc:	60fb      	str	r3, [r7, #12]
    }
 800b2be:	bf00      	nop
 800b2c0:	bf00      	nop
 800b2c2:	e7fd      	b.n	800b2c0 <prvTaskExitError+0x28>
        __asm volatile
 800b2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2c8:	f383 8811 	msr	BASEPRI, r3
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f3bf 8f4f 	dsb	sy
 800b2d4:	60bb      	str	r3, [r7, #8]
    }
 800b2d6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800b2d8:	bf00      	nop
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d0fc      	beq.n	800b2da <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800b2e0:	bf00      	nop
 800b2e2:	bf00      	nop
 800b2e4:	3714      	adds	r7, #20
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	20000084 	.word	0x20000084
	...

0800b300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800b300:	4b07      	ldr	r3, [pc, #28]	@ (800b320 <pxCurrentTCBConst2>)
 800b302:	6819      	ldr	r1, [r3, #0]
 800b304:	6808      	ldr	r0, [r1, #0]
 800b306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b30a:	f380 8809 	msr	PSP, r0
 800b30e:	f3bf 8f6f 	isb	sy
 800b312:	f04f 0000 	mov.w	r0, #0
 800b316:	f380 8811 	msr	BASEPRI, r0
 800b31a:	4770      	bx	lr
 800b31c:	f3af 8000 	nop.w

0800b320 <pxCurrentTCBConst2>:
 800b320:	20000458 	.word	0x20000458
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800b324:	bf00      	nop
 800b326:	bf00      	nop

0800b328 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800b328:	4808      	ldr	r0, [pc, #32]	@ (800b34c <prvPortStartFirstTask+0x24>)
 800b32a:	6800      	ldr	r0, [r0, #0]
 800b32c:	6800      	ldr	r0, [r0, #0]
 800b32e:	f380 8808 	msr	MSP, r0
 800b332:	f04f 0000 	mov.w	r0, #0
 800b336:	f380 8814 	msr	CONTROL, r0
 800b33a:	b662      	cpsie	i
 800b33c:	b661      	cpsie	f
 800b33e:	f3bf 8f4f 	dsb	sy
 800b342:	f3bf 8f6f 	isb	sy
 800b346:	df00      	svc	0
 800b348:	bf00      	nop
 800b34a:	0000      	.short	0x0000
 800b34c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800b350:	bf00      	nop
 800b352:	bf00      	nop

0800b354 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b086      	sub	sp, #24
 800b358:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b35a:	4b47      	ldr	r3, [pc, #284]	@ (800b478 <xPortStartScheduler+0x124>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	4a47      	ldr	r2, [pc, #284]	@ (800b47c <xPortStartScheduler+0x128>)
 800b360:	4293      	cmp	r3, r2
 800b362:	d10b      	bne.n	800b37c <xPortStartScheduler+0x28>
        __asm volatile
 800b364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b368:	f383 8811 	msr	BASEPRI, r3
 800b36c:	f3bf 8f6f 	isb	sy
 800b370:	f3bf 8f4f 	dsb	sy
 800b374:	613b      	str	r3, [r7, #16]
    }
 800b376:	bf00      	nop
 800b378:	bf00      	nop
 800b37a:	e7fd      	b.n	800b378 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b37c:	4b3e      	ldr	r3, [pc, #248]	@ (800b478 <xPortStartScheduler+0x124>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	4a3f      	ldr	r2, [pc, #252]	@ (800b480 <xPortStartScheduler+0x12c>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d10b      	bne.n	800b39e <xPortStartScheduler+0x4a>
        __asm volatile
 800b386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b38a:	f383 8811 	msr	BASEPRI, r3
 800b38e:	f3bf 8f6f 	isb	sy
 800b392:	f3bf 8f4f 	dsb	sy
 800b396:	60fb      	str	r3, [r7, #12]
    }
 800b398:	bf00      	nop
 800b39a:	bf00      	nop
 800b39c:	e7fd      	b.n	800b39a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b39e:	4b39      	ldr	r3, [pc, #228]	@ (800b484 <xPortStartScheduler+0x130>)
 800b3a0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	b2db      	uxtb	r3, r3
 800b3a8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	22ff      	movs	r2, #255	@ 0xff
 800b3ae:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	b2db      	uxtb	r3, r3
 800b3b6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b3b8:	78fb      	ldrb	r3, [r7, #3]
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b3c0:	b2da      	uxtb	r2, r3
 800b3c2:	4b31      	ldr	r3, [pc, #196]	@ (800b488 <xPortStartScheduler+0x134>)
 800b3c4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b3c6:	4b31      	ldr	r3, [pc, #196]	@ (800b48c <xPortStartScheduler+0x138>)
 800b3c8:	2207      	movs	r2, #7
 800b3ca:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b3cc:	e009      	b.n	800b3e2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800b3ce:	4b2f      	ldr	r3, [pc, #188]	@ (800b48c <xPortStartScheduler+0x138>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	3b01      	subs	r3, #1
 800b3d4:	4a2d      	ldr	r2, [pc, #180]	@ (800b48c <xPortStartScheduler+0x138>)
 800b3d6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b3d8:	78fb      	ldrb	r3, [r7, #3]
 800b3da:	b2db      	uxtb	r3, r3
 800b3dc:	005b      	lsls	r3, r3, #1
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b3e2:	78fb      	ldrb	r3, [r7, #3]
 800b3e4:	b2db      	uxtb	r3, r3
 800b3e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3ea:	2b80      	cmp	r3, #128	@ 0x80
 800b3ec:	d0ef      	beq.n	800b3ce <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b3ee:	4b27      	ldr	r3, [pc, #156]	@ (800b48c <xPortStartScheduler+0x138>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f1c3 0307 	rsb	r3, r3, #7
 800b3f6:	2b04      	cmp	r3, #4
 800b3f8:	d00b      	beq.n	800b412 <xPortStartScheduler+0xbe>
        __asm volatile
 800b3fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3fe:	f383 8811 	msr	BASEPRI, r3
 800b402:	f3bf 8f6f 	isb	sy
 800b406:	f3bf 8f4f 	dsb	sy
 800b40a:	60bb      	str	r3, [r7, #8]
    }
 800b40c:	bf00      	nop
 800b40e:	bf00      	nop
 800b410:	e7fd      	b.n	800b40e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b412:	4b1e      	ldr	r3, [pc, #120]	@ (800b48c <xPortStartScheduler+0x138>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	021b      	lsls	r3, r3, #8
 800b418:	4a1c      	ldr	r2, [pc, #112]	@ (800b48c <xPortStartScheduler+0x138>)
 800b41a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b41c:	4b1b      	ldr	r3, [pc, #108]	@ (800b48c <xPortStartScheduler+0x138>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b424:	4a19      	ldr	r2, [pc, #100]	@ (800b48c <xPortStartScheduler+0x138>)
 800b426:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	b2da      	uxtb	r2, r3
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800b430:	4b17      	ldr	r3, [pc, #92]	@ (800b490 <xPortStartScheduler+0x13c>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	4a16      	ldr	r2, [pc, #88]	@ (800b490 <xPortStartScheduler+0x13c>)
 800b436:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b43a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800b43c:	4b14      	ldr	r3, [pc, #80]	@ (800b490 <xPortStartScheduler+0x13c>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a13      	ldr	r2, [pc, #76]	@ (800b490 <xPortStartScheduler+0x13c>)
 800b442:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b446:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800b448:	f000 f968 	bl	800b71c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800b44c:	4b11      	ldr	r3, [pc, #68]	@ (800b494 <xPortStartScheduler+0x140>)
 800b44e:	2200      	movs	r2, #0
 800b450:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800b452:	f000 f987 	bl	800b764 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b456:	4b10      	ldr	r3, [pc, #64]	@ (800b498 <xPortStartScheduler+0x144>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	4a0f      	ldr	r2, [pc, #60]	@ (800b498 <xPortStartScheduler+0x144>)
 800b45c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b460:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800b462:	f7ff ff61 	bl	800b328 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800b466:	f7fe fb49 	bl	8009afc <vTaskSwitchContext>
    prvTaskExitError();
 800b46a:	f7ff ff15 	bl	800b298 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3718      	adds	r7, #24
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}
 800b478:	e000ed00 	.word	0xe000ed00
 800b47c:	410fc271 	.word	0x410fc271
 800b480:	410fc270 	.word	0x410fc270
 800b484:	e000e400 	.word	0xe000e400
 800b488:	20000598 	.word	0x20000598
 800b48c:	2000059c 	.word	0x2000059c
 800b490:	e000ed20 	.word	0xe000ed20
 800b494:	20000084 	.word	0x20000084
 800b498:	e000ef34 	.word	0xe000ef34

0800b49c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 800b49c:	b480      	push	{r7}
 800b49e:	b087      	sub	sp, #28
 800b4a0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b4a2:	4b38      	ldr	r3, [pc, #224]	@ (800b584 <vInitPrioGroupValue+0xe8>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	4a38      	ldr	r2, [pc, #224]	@ (800b588 <vInitPrioGroupValue+0xec>)
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d10b      	bne.n	800b4c4 <vInitPrioGroupValue+0x28>
        __asm volatile
 800b4ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	613b      	str	r3, [r7, #16]
    }
 800b4be:	bf00      	nop
 800b4c0:	bf00      	nop
 800b4c2:	e7fd      	b.n	800b4c0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b4c4:	4b2f      	ldr	r3, [pc, #188]	@ (800b584 <vInitPrioGroupValue+0xe8>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4a30      	ldr	r2, [pc, #192]	@ (800b58c <vInitPrioGroupValue+0xf0>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d10b      	bne.n	800b4e6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 800b4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4d2:	f383 8811 	msr	BASEPRI, r3
 800b4d6:	f3bf 8f6f 	isb	sy
 800b4da:	f3bf 8f4f 	dsb	sy
 800b4de:	60fb      	str	r3, [r7, #12]
    }
 800b4e0:	bf00      	nop
 800b4e2:	bf00      	nop
 800b4e4:	e7fd      	b.n	800b4e2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b4e6:	4b2a      	ldr	r3, [pc, #168]	@ (800b590 <vInitPrioGroupValue+0xf4>)
 800b4e8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	22ff      	movs	r2, #255	@ 0xff
 800b4f6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	b2db      	uxtb	r3, r3
 800b4fe:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b500:	78fb      	ldrb	r3, [r7, #3]
 800b502:	b2db      	uxtb	r3, r3
 800b504:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b508:	b2da      	uxtb	r2, r3
 800b50a:	4b22      	ldr	r3, [pc, #136]	@ (800b594 <vInitPrioGroupValue+0xf8>)
 800b50c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b50e:	4b22      	ldr	r3, [pc, #136]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b510:	2207      	movs	r2, #7
 800b512:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b514:	e009      	b.n	800b52a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800b516:	4b20      	ldr	r3, [pc, #128]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	3b01      	subs	r3, #1
 800b51c:	4a1e      	ldr	r2, [pc, #120]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b51e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b520:	78fb      	ldrb	r3, [r7, #3]
 800b522:	b2db      	uxtb	r3, r3
 800b524:	005b      	lsls	r3, r3, #1
 800b526:	b2db      	uxtb	r3, r3
 800b528:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b52a:	78fb      	ldrb	r3, [r7, #3]
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b532:	2b80      	cmp	r3, #128	@ 0x80
 800b534:	d0ef      	beq.n	800b516 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b536:	4b18      	ldr	r3, [pc, #96]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f1c3 0307 	rsb	r3, r3, #7
 800b53e:	2b04      	cmp	r3, #4
 800b540:	d00b      	beq.n	800b55a <vInitPrioGroupValue+0xbe>
        __asm volatile
 800b542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b546:	f383 8811 	msr	BASEPRI, r3
 800b54a:	f3bf 8f6f 	isb	sy
 800b54e:	f3bf 8f4f 	dsb	sy
 800b552:	60bb      	str	r3, [r7, #8]
    }
 800b554:	bf00      	nop
 800b556:	bf00      	nop
 800b558:	e7fd      	b.n	800b556 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b55a:	4b0f      	ldr	r3, [pc, #60]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	021b      	lsls	r3, r3, #8
 800b560:	4a0d      	ldr	r2, [pc, #52]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b562:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b564:	4b0c      	ldr	r3, [pc, #48]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b56c:	4a0a      	ldr	r2, [pc, #40]	@ (800b598 <vInitPrioGroupValue+0xfc>)
 800b56e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	b2da      	uxtb	r2, r3
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800b578:	bf00      	nop
 800b57a:	371c      	adds	r7, #28
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr
 800b584:	e000ed00 	.word	0xe000ed00
 800b588:	410fc271 	.word	0x410fc271
 800b58c:	410fc270 	.word	0x410fc270
 800b590:	e000e400 	.word	0xe000e400
 800b594:	20000598 	.word	0x20000598
 800b598:	2000059c 	.word	0x2000059c

0800b59c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b59c:	b480      	push	{r7}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
        __asm volatile
 800b5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a6:	f383 8811 	msr	BASEPRI, r3
 800b5aa:	f3bf 8f6f 	isb	sy
 800b5ae:	f3bf 8f4f 	dsb	sy
 800b5b2:	607b      	str	r3, [r7, #4]
    }
 800b5b4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800b5b6:	4b10      	ldr	r3, [pc, #64]	@ (800b5f8 <vPortEnterCritical+0x5c>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	4a0e      	ldr	r2, [pc, #56]	@ (800b5f8 <vPortEnterCritical+0x5c>)
 800b5be:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800b5c0:	4b0d      	ldr	r3, [pc, #52]	@ (800b5f8 <vPortEnterCritical+0x5c>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d110      	bne.n	800b5ea <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b5c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b5fc <vPortEnterCritical+0x60>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	b2db      	uxtb	r3, r3
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d00b      	beq.n	800b5ea <vPortEnterCritical+0x4e>
        __asm volatile
 800b5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d6:	f383 8811 	msr	BASEPRI, r3
 800b5da:	f3bf 8f6f 	isb	sy
 800b5de:	f3bf 8f4f 	dsb	sy
 800b5e2:	603b      	str	r3, [r7, #0]
    }
 800b5e4:	bf00      	nop
 800b5e6:	bf00      	nop
 800b5e8:	e7fd      	b.n	800b5e6 <vPortEnterCritical+0x4a>
    }
}
 800b5ea:	bf00      	nop
 800b5ec:	370c      	adds	r7, #12
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	20000084 	.word	0x20000084
 800b5fc:	e000ed04 	.word	0xe000ed04

0800b600 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b600:	b480      	push	{r7}
 800b602:	b083      	sub	sp, #12
 800b604:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800b606:	4b12      	ldr	r3, [pc, #72]	@ (800b650 <vPortExitCritical+0x50>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d10b      	bne.n	800b626 <vPortExitCritical+0x26>
        __asm volatile
 800b60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	607b      	str	r3, [r7, #4]
    }
 800b620:	bf00      	nop
 800b622:	bf00      	nop
 800b624:	e7fd      	b.n	800b622 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800b626:	4b0a      	ldr	r3, [pc, #40]	@ (800b650 <vPortExitCritical+0x50>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	3b01      	subs	r3, #1
 800b62c:	4a08      	ldr	r2, [pc, #32]	@ (800b650 <vPortExitCritical+0x50>)
 800b62e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800b630:	4b07      	ldr	r3, [pc, #28]	@ (800b650 <vPortExitCritical+0x50>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d105      	bne.n	800b644 <vPortExitCritical+0x44>
 800b638:	2300      	movs	r3, #0
 800b63a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	f383 8811 	msr	BASEPRI, r3
    }
 800b642:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800b644:	bf00      	nop
 800b646:	370c      	adds	r7, #12
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr
 800b650:	20000084 	.word	0x20000084
	...

0800b660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800b660:	f3ef 8009 	mrs	r0, PSP
 800b664:	f3bf 8f6f 	isb	sy
 800b668:	4b15      	ldr	r3, [pc, #84]	@ (800b6c0 <pxCurrentTCBConst>)
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	f01e 0f10 	tst.w	lr, #16
 800b670:	bf08      	it	eq
 800b672:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b676:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b67a:	6010      	str	r0, [r2, #0]
 800b67c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b680:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b684:	f380 8811 	msr	BASEPRI, r0
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	f3bf 8f6f 	isb	sy
 800b690:	f7fe fa34 	bl	8009afc <vTaskSwitchContext>
 800b694:	f04f 0000 	mov.w	r0, #0
 800b698:	f380 8811 	msr	BASEPRI, r0
 800b69c:	bc09      	pop	{r0, r3}
 800b69e:	6819      	ldr	r1, [r3, #0]
 800b6a0:	6808      	ldr	r0, [r1, #0]
 800b6a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a6:	f01e 0f10 	tst.w	lr, #16
 800b6aa:	bf08      	it	eq
 800b6ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b6b0:	f380 8809 	msr	PSP, r0
 800b6b4:	f3bf 8f6f 	isb	sy
 800b6b8:	4770      	bx	lr
 800b6ba:	bf00      	nop
 800b6bc:	f3af 8000 	nop.w

0800b6c0 <pxCurrentTCBConst>:
 800b6c0:	20000458 	.word	0x20000458
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800b6c4:	bf00      	nop
 800b6c6:	bf00      	nop

0800b6c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b082      	sub	sp, #8
 800b6cc:	af00      	add	r7, sp, #0
        __asm volatile
 800b6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	607b      	str	r3, [r7, #4]
    }
 800b6e0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 800b6e2:	f001 fd89 	bl	800d1f8 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800b6e6:	f7fe f94b 	bl	8009980 <xTaskIncrementTick>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d006      	beq.n	800b6fe <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800b6f0:	f001 fde0 	bl	800d2b4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b6f4:	4b08      	ldr	r3, [pc, #32]	@ (800b718 <SysTick_Handler+0x50>)
 800b6f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6fa:	601a      	str	r2, [r3, #0]
 800b6fc:	e001      	b.n	800b702 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800b6fe:	f001 fdbd 	bl	800d27c <SEGGER_SYSVIEW_RecordExitISR>
 800b702:	2300      	movs	r3, #0
 800b704:	603b      	str	r3, [r7, #0]
        __asm volatile
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	f383 8811 	msr	BASEPRI, r3
    }
 800b70c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800b70e:	bf00      	nop
 800b710:	3708      	adds	r7, #8
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	e000ed04 	.word	0xe000ed04

0800b71c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800b71c:	b480      	push	{r7}
 800b71e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b720:	4b0b      	ldr	r3, [pc, #44]	@ (800b750 <vPortSetupTimerInterrupt+0x34>)
 800b722:	2200      	movs	r2, #0
 800b724:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b726:	4b0b      	ldr	r3, [pc, #44]	@ (800b754 <vPortSetupTimerInterrupt+0x38>)
 800b728:	2200      	movs	r2, #0
 800b72a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b72c:	4b0a      	ldr	r3, [pc, #40]	@ (800b758 <vPortSetupTimerInterrupt+0x3c>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a0a      	ldr	r2, [pc, #40]	@ (800b75c <vPortSetupTimerInterrupt+0x40>)
 800b732:	fba2 2303 	umull	r2, r3, r2, r3
 800b736:	099b      	lsrs	r3, r3, #6
 800b738:	4a09      	ldr	r2, [pc, #36]	@ (800b760 <vPortSetupTimerInterrupt+0x44>)
 800b73a:	3b01      	subs	r3, #1
 800b73c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b73e:	4b04      	ldr	r3, [pc, #16]	@ (800b750 <vPortSetupTimerInterrupt+0x34>)
 800b740:	2207      	movs	r2, #7
 800b742:	601a      	str	r2, [r3, #0]
}
 800b744:	bf00      	nop
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr
 800b74e:	bf00      	nop
 800b750:	e000e010 	.word	0xe000e010
 800b754:	e000e018 	.word	0xe000e018
 800b758:	20000074 	.word	0x20000074
 800b75c:	10624dd3 	.word	0x10624dd3
 800b760:	e000e014 	.word	0xe000e014

0800b764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800b764:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b774 <vPortEnableVFP+0x10>
 800b768:	6801      	ldr	r1, [r0, #0]
 800b76a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b76e:	6001      	str	r1, [r0, #0]
 800b770:	4770      	bx	lr
 800b772:	0000      	.short	0x0000
 800b774:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800b778:	bf00      	nop
 800b77a:	bf00      	nop

0800b77c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800b77c:	b480      	push	{r7}
 800b77e:	b085      	sub	sp, #20
 800b780:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800b782:	f3ef 8305 	mrs	r3, IPSR
 800b786:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2b0f      	cmp	r3, #15
 800b78c:	d915      	bls.n	800b7ba <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b78e:	4a18      	ldr	r2, [pc, #96]	@ (800b7f0 <vPortValidateInterruptPriority+0x74>)
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	4413      	add	r3, r2
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b798:	4b16      	ldr	r3, [pc, #88]	@ (800b7f4 <vPortValidateInterruptPriority+0x78>)
 800b79a:	781b      	ldrb	r3, [r3, #0]
 800b79c:	7afa      	ldrb	r2, [r7, #11]
 800b79e:	429a      	cmp	r2, r3
 800b7a0:	d20b      	bcs.n	800b7ba <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 800b7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a6:	f383 8811 	msr	BASEPRI, r3
 800b7aa:	f3bf 8f6f 	isb	sy
 800b7ae:	f3bf 8f4f 	dsb	sy
 800b7b2:	607b      	str	r3, [r7, #4]
    }
 800b7b4:	bf00      	nop
 800b7b6:	bf00      	nop
 800b7b8:	e7fd      	b.n	800b7b6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b7ba:	4b0f      	ldr	r3, [pc, #60]	@ (800b7f8 <vPortValidateInterruptPriority+0x7c>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b7c2:	4b0e      	ldr	r3, [pc, #56]	@ (800b7fc <vPortValidateInterruptPriority+0x80>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d90b      	bls.n	800b7e2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800b7ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	603b      	str	r3, [r7, #0]
    }
 800b7dc:	bf00      	nop
 800b7de:	bf00      	nop
 800b7e0:	e7fd      	b.n	800b7de <vPortValidateInterruptPriority+0x62>
    }
 800b7e2:	bf00      	nop
 800b7e4:	3714      	adds	r7, #20
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ec:	4770      	bx	lr
 800b7ee:	bf00      	nop
 800b7f0:	e000e3f0 	.word	0xe000e3f0
 800b7f4:	20000598 	.word	0x20000598
 800b7f8:	e000ed0c 	.word	0xe000ed0c
 800b7fc:	2000059c 	.word	0x2000059c

0800b800 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b08a      	sub	sp, #40	@ 0x28
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 800b808:	2300      	movs	r3, #0
 800b80a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800b80c:	f7fd ffe6 	bl	80097dc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800b810:	4b66      	ldr	r3, [pc, #408]	@ (800b9ac <pvPortMalloc+0x1ac>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d101      	bne.n	800b81c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800b818:	f000 f938 	bl	800ba8c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b81c:	4b64      	ldr	r3, [pc, #400]	@ (800b9b0 <pvPortMalloc+0x1b0>)
 800b81e:	681a      	ldr	r2, [r3, #0]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	4013      	ands	r3, r2
 800b824:	2b00      	cmp	r3, #0
 800b826:	f040 80a9 	bne.w	800b97c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d02e      	beq.n	800b88e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800b830:	2208      	movs	r2, #8
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800b836:	687a      	ldr	r2, [r7, #4]
 800b838:	429a      	cmp	r2, r3
 800b83a:	d228      	bcs.n	800b88e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800b83c:	2208      	movs	r2, #8
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	4413      	add	r3, r2
 800b842:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f003 0307 	and.w	r3, r3, #7
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d022      	beq.n	800b894 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f023 0307 	bic.w	r3, r3, #7
 800b854:	3308      	adds	r3, #8
 800b856:	687a      	ldr	r2, [r7, #4]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d215      	bcs.n	800b888 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f023 0307 	bic.w	r3, r3, #7
 800b862:	3308      	adds	r3, #8
 800b864:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f003 0307 	and.w	r3, r3, #7
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d011      	beq.n	800b894 <pvPortMalloc+0x94>
        __asm volatile
 800b870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b874:	f383 8811 	msr	BASEPRI, r3
 800b878:	f3bf 8f6f 	isb	sy
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	617b      	str	r3, [r7, #20]
    }
 800b882:	bf00      	nop
 800b884:	bf00      	nop
 800b886:	e7fd      	b.n	800b884 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 800b888:	2300      	movs	r3, #0
 800b88a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b88c:	e002      	b.n	800b894 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800b88e:	2300      	movs	r3, #0
 800b890:	607b      	str	r3, [r7, #4]
 800b892:	e000      	b.n	800b896 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b894:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d06f      	beq.n	800b97c <pvPortMalloc+0x17c>
 800b89c:	4b45      	ldr	r3, [pc, #276]	@ (800b9b4 <pvPortMalloc+0x1b4>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	d86a      	bhi.n	800b97c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800b8a6:	4b44      	ldr	r3, [pc, #272]	@ (800b9b8 <pvPortMalloc+0x1b8>)
 800b8a8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800b8aa:	4b43      	ldr	r3, [pc, #268]	@ (800b9b8 <pvPortMalloc+0x1b8>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8b0:	e004      	b.n	800b8bc <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 800b8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8b4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800b8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	687a      	ldr	r2, [r7, #4]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d903      	bls.n	800b8ce <pvPortMalloc+0xce>
 800b8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d1f1      	bne.n	800b8b2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800b8ce:	4b37      	ldr	r3, [pc, #220]	@ (800b9ac <pvPortMalloc+0x1ac>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d051      	beq.n	800b97c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b8d8:	6a3b      	ldr	r3, [r7, #32]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	2208      	movs	r2, #8
 800b8de:	4413      	add	r3, r2
 800b8e0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	6a3b      	ldr	r3, [r7, #32]
 800b8e8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ec:	685a      	ldr	r2, [r3, #4]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	1ad2      	subs	r2, r2, r3
 800b8f2:	2308      	movs	r3, #8
 800b8f4:	005b      	lsls	r3, r3, #1
 800b8f6:	429a      	cmp	r2, r3
 800b8f8:	d920      	bls.n	800b93c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b8fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	4413      	add	r3, r2
 800b900:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	f003 0307 	and.w	r3, r3, #7
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d00b      	beq.n	800b924 <pvPortMalloc+0x124>
        __asm volatile
 800b90c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b910:	f383 8811 	msr	BASEPRI, r3
 800b914:	f3bf 8f6f 	isb	sy
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	613b      	str	r3, [r7, #16]
    }
 800b91e:	bf00      	nop
 800b920:	bf00      	nop
 800b922:	e7fd      	b.n	800b920 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b926:	685a      	ldr	r2, [r3, #4]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	1ad2      	subs	r2, r2, r3
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800b930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b932:	687a      	ldr	r2, [r7, #4]
 800b934:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b936:	69b8      	ldr	r0, [r7, #24]
 800b938:	f000 f90a 	bl	800bb50 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b93c:	4b1d      	ldr	r3, [pc, #116]	@ (800b9b4 <pvPortMalloc+0x1b4>)
 800b93e:	681a      	ldr	r2, [r3, #0]
 800b940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b942:	685b      	ldr	r3, [r3, #4]
 800b944:	1ad3      	subs	r3, r2, r3
 800b946:	4a1b      	ldr	r2, [pc, #108]	@ (800b9b4 <pvPortMalloc+0x1b4>)
 800b948:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b94a:	4b1a      	ldr	r3, [pc, #104]	@ (800b9b4 <pvPortMalloc+0x1b4>)
 800b94c:	681a      	ldr	r2, [r3, #0]
 800b94e:	4b1b      	ldr	r3, [pc, #108]	@ (800b9bc <pvPortMalloc+0x1bc>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	429a      	cmp	r2, r3
 800b954:	d203      	bcs.n	800b95e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b956:	4b17      	ldr	r3, [pc, #92]	@ (800b9b4 <pvPortMalloc+0x1b4>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4a18      	ldr	r2, [pc, #96]	@ (800b9bc <pvPortMalloc+0x1bc>)
 800b95c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b960:	685a      	ldr	r2, [r3, #4]
 800b962:	4b13      	ldr	r3, [pc, #76]	@ (800b9b0 <pvPortMalloc+0x1b0>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	431a      	orrs	r2, r3
 800b968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b96a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800b96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b96e:	2200      	movs	r2, #0
 800b970:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800b972:	4b13      	ldr	r3, [pc, #76]	@ (800b9c0 <pvPortMalloc+0x1c0>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	3301      	adds	r3, #1
 800b978:	4a11      	ldr	r2, [pc, #68]	@ (800b9c0 <pvPortMalloc+0x1c0>)
 800b97a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800b97c:	f7fd ff3c 	bl	80097f8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	f003 0307 	and.w	r3, r3, #7
 800b986:	2b00      	cmp	r3, #0
 800b988:	d00b      	beq.n	800b9a2 <pvPortMalloc+0x1a2>
        __asm volatile
 800b98a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b98e:	f383 8811 	msr	BASEPRI, r3
 800b992:	f3bf 8f6f 	isb	sy
 800b996:	f3bf 8f4f 	dsb	sy
 800b99a:	60fb      	str	r3, [r7, #12]
    }
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	e7fd      	b.n	800b99e <pvPortMalloc+0x19e>
    return pvReturn;
 800b9a2:	69fb      	ldr	r3, [r7, #28]
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3728      	adds	r7, #40	@ 0x28
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}
 800b9ac:	200195a8 	.word	0x200195a8
 800b9b0:	200195bc 	.word	0x200195bc
 800b9b4:	200195ac 	.word	0x200195ac
 800b9b8:	200195a0 	.word	0x200195a0
 800b9bc:	200195b0 	.word	0x200195b0
 800b9c0:	200195b4 	.word	0x200195b4

0800b9c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b086      	sub	sp, #24
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d04f      	beq.n	800ba76 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800b9d6:	2308      	movs	r3, #8
 800b9d8:	425b      	negs	r3, r3
 800b9da:	697a      	ldr	r2, [r7, #20]
 800b9dc:	4413      	add	r3, r2
 800b9de:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	685a      	ldr	r2, [r3, #4]
 800b9e8:	4b25      	ldr	r3, [pc, #148]	@ (800ba80 <vPortFree+0xbc>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	4013      	ands	r3, r2
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d10b      	bne.n	800ba0a <vPortFree+0x46>
        __asm volatile
 800b9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9f6:	f383 8811 	msr	BASEPRI, r3
 800b9fa:	f3bf 8f6f 	isb	sy
 800b9fe:	f3bf 8f4f 	dsb	sy
 800ba02:	60fb      	str	r3, [r7, #12]
    }
 800ba04:	bf00      	nop
 800ba06:	bf00      	nop
 800ba08:	e7fd      	b.n	800ba06 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ba0a:	693b      	ldr	r3, [r7, #16]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d00b      	beq.n	800ba2a <vPortFree+0x66>
        __asm volatile
 800ba12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba16:	f383 8811 	msr	BASEPRI, r3
 800ba1a:	f3bf 8f6f 	isb	sy
 800ba1e:	f3bf 8f4f 	dsb	sy
 800ba22:	60bb      	str	r3, [r7, #8]
    }
 800ba24:	bf00      	nop
 800ba26:	bf00      	nop
 800ba28:	e7fd      	b.n	800ba26 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ba2a:	693b      	ldr	r3, [r7, #16]
 800ba2c:	685a      	ldr	r2, [r3, #4]
 800ba2e:	4b14      	ldr	r3, [pc, #80]	@ (800ba80 <vPortFree+0xbc>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4013      	ands	r3, r2
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d01e      	beq.n	800ba76 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d11a      	bne.n	800ba76 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ba40:	693b      	ldr	r3, [r7, #16]
 800ba42:	685a      	ldr	r2, [r3, #4]
 800ba44:	4b0e      	ldr	r3, [pc, #56]	@ (800ba80 <vPortFree+0xbc>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	43db      	mvns	r3, r3
 800ba4a:	401a      	ands	r2, r3
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 800ba50:	f7fd fec4 	bl	80097dc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	685a      	ldr	r2, [r3, #4]
 800ba58:	4b0a      	ldr	r3, [pc, #40]	@ (800ba84 <vPortFree+0xc0>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4413      	add	r3, r2
 800ba5e:	4a09      	ldr	r2, [pc, #36]	@ (800ba84 <vPortFree+0xc0>)
 800ba60:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ba62:	6938      	ldr	r0, [r7, #16]
 800ba64:	f000 f874 	bl	800bb50 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800ba68:	4b07      	ldr	r3, [pc, #28]	@ (800ba88 <vPortFree+0xc4>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	4a06      	ldr	r2, [pc, #24]	@ (800ba88 <vPortFree+0xc4>)
 800ba70:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800ba72:	f7fd fec1 	bl	80097f8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800ba76:	bf00      	nop
 800ba78:	3718      	adds	r7, #24
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}
 800ba7e:	bf00      	nop
 800ba80:	200195bc 	.word	0x200195bc
 800ba84:	200195ac 	.word	0x200195ac
 800ba88:	200195b8 	.word	0x200195b8

0800ba8c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	b085      	sub	sp, #20
 800ba90:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ba92:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 800ba96:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800ba98:	4b27      	ldr	r3, [pc, #156]	@ (800bb38 <prvHeapInit+0xac>)
 800ba9a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f003 0307 	and.w	r3, r3, #7
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d00c      	beq.n	800bac0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	3307      	adds	r3, #7
 800baaa:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	f023 0307 	bic.w	r3, r3, #7
 800bab2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bab4:	68ba      	ldr	r2, [r7, #8]
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	1ad3      	subs	r3, r2, r3
 800baba:	4a1f      	ldr	r2, [pc, #124]	@ (800bb38 <prvHeapInit+0xac>)
 800babc:	4413      	add	r3, r2
 800babe:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bac4:	4a1d      	ldr	r2, [pc, #116]	@ (800bb3c <prvHeapInit+0xb0>)
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800baca:	4b1c      	ldr	r3, [pc, #112]	@ (800bb3c <prvHeapInit+0xb0>)
 800bacc:	2200      	movs	r2, #0
 800bace:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	68ba      	ldr	r2, [r7, #8]
 800bad4:	4413      	add	r3, r2
 800bad6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800bad8:	2208      	movs	r2, #8
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	1a9b      	subs	r3, r3, r2
 800bade:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f023 0307 	bic.w	r3, r3, #7
 800bae6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	4a15      	ldr	r2, [pc, #84]	@ (800bb40 <prvHeapInit+0xb4>)
 800baec:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800baee:	4b14      	ldr	r3, [pc, #80]	@ (800bb40 <prvHeapInit+0xb4>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	2200      	movs	r2, #0
 800baf4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800baf6:	4b12      	ldr	r3, [pc, #72]	@ (800bb40 <prvHeapInit+0xb4>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	2200      	movs	r2, #0
 800bafc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	68fa      	ldr	r2, [r7, #12]
 800bb06:	1ad2      	subs	r2, r2, r3
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bb0c:	4b0c      	ldr	r3, [pc, #48]	@ (800bb40 <prvHeapInit+0xb4>)
 800bb0e:	681a      	ldr	r2, [r3, #0]
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	4a0a      	ldr	r2, [pc, #40]	@ (800bb44 <prvHeapInit+0xb8>)
 800bb1a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	4a09      	ldr	r2, [pc, #36]	@ (800bb48 <prvHeapInit+0xbc>)
 800bb22:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb24:	4b09      	ldr	r3, [pc, #36]	@ (800bb4c <prvHeapInit+0xc0>)
 800bb26:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bb2a:	601a      	str	r2, [r3, #0]
}
 800bb2c:	bf00      	nop
 800bb2e:	3714      	adds	r7, #20
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr
 800bb38:	200005a0 	.word	0x200005a0
 800bb3c:	200195a0 	.word	0x200195a0
 800bb40:	200195a8 	.word	0x200195a8
 800bb44:	200195b0 	.word	0x200195b0
 800bb48:	200195ac 	.word	0x200195ac
 800bb4c:	200195bc 	.word	0x200195bc

0800bb50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800bb50:	b480      	push	{r7}
 800bb52:	b085      	sub	sp, #20
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bb58:	4b28      	ldr	r3, [pc, #160]	@ (800bbfc <prvInsertBlockIntoFreeList+0xac>)
 800bb5a:	60fb      	str	r3, [r7, #12]
 800bb5c:	e002      	b.n	800bb64 <prvInsertBlockIntoFreeList+0x14>
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	60fb      	str	r3, [r7, #12]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d8f7      	bhi.n	800bb5e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	68ba      	ldr	r2, [r7, #8]
 800bb78:	4413      	add	r3, r2
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	d108      	bne.n	800bb92 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	685a      	ldr	r2, [r3, #4]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	441a      	add	r2, r3
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	685b      	ldr	r3, [r3, #4]
 800bb9a:	68ba      	ldr	r2, [r7, #8]
 800bb9c:	441a      	add	r2, r3
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d118      	bne.n	800bbd8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681a      	ldr	r2, [r3, #0]
 800bbaa:	4b15      	ldr	r3, [pc, #84]	@ (800bc00 <prvInsertBlockIntoFreeList+0xb0>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d00d      	beq.n	800bbce <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	685a      	ldr	r2, [r3, #4]
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	685b      	ldr	r3, [r3, #4]
 800bbbc:	441a      	add	r2, r3
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	681a      	ldr	r2, [r3, #0]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	601a      	str	r2, [r3, #0]
 800bbcc:	e008      	b.n	800bbe0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bbce:	4b0c      	ldr	r3, [pc, #48]	@ (800bc00 <prvInsertBlockIntoFreeList+0xb0>)
 800bbd0:	681a      	ldr	r2, [r3, #0]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	601a      	str	r2, [r3, #0]
 800bbd6:	e003      	b.n	800bbe0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681a      	ldr	r2, [r3, #0]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800bbe0:	68fa      	ldr	r2, [r7, #12]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	d002      	beq.n	800bbee <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	687a      	ldr	r2, [r7, #4]
 800bbec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800bbee:	bf00      	nop
 800bbf0:	3714      	adds	r7, #20
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr
 800bbfa:	bf00      	nop
 800bbfc:	200195a0 	.word	0x200195a0
 800bc00:	200195a8 	.word	0x200195a8

0800bc04 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800bc04:	b580      	push	{r7, lr}
 800bc06:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800bc08:	4803      	ldr	r0, [pc, #12]	@ (800bc18 <_cbSendSystemDesc+0x14>)
 800bc0a:	f001 fa9f 	bl	800d14c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800bc0e:	4803      	ldr	r0, [pc, #12]	@ (800bc1c <_cbSendSystemDesc+0x18>)
 800bc10:	f001 fa9c 	bl	800d14c <SEGGER_SYSVIEW_SendSysDesc>
}
 800bc14:	bf00      	nop
 800bc16:	bd80      	pop	{r7, pc}
 800bc18:	0800ece8 	.word	0x0800ece8
 800bc1c:	0800ed28 	.word	0x0800ed28

0800bc20 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800bc20:	b580      	push	{r7, lr}
 800bc22:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800bc24:	4b06      	ldr	r3, [pc, #24]	@ (800bc40 <SEGGER_SYSVIEW_Conf+0x20>)
 800bc26:	6818      	ldr	r0, [r3, #0]
 800bc28:	4b05      	ldr	r3, [pc, #20]	@ (800bc40 <SEGGER_SYSVIEW_Conf+0x20>)
 800bc2a:	6819      	ldr	r1, [r3, #0]
 800bc2c:	4b05      	ldr	r3, [pc, #20]	@ (800bc44 <SEGGER_SYSVIEW_Conf+0x24>)
 800bc2e:	4a06      	ldr	r2, [pc, #24]	@ (800bc48 <SEGGER_SYSVIEW_Conf+0x28>)
 800bc30:	f000 fd5c 	bl	800c6ec <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800bc34:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800bc38:	f000 fd9c 	bl	800c774 <SEGGER_SYSVIEW_SetRAMBase>
}
 800bc3c:	bf00      	nop
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	20000074 	.word	0x20000074
 800bc44:	0800bc05 	.word	0x0800bc05
 800bc48:	0800edc4 	.word	0x0800edc4

0800bc4c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800bc4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc4e:	b085      	sub	sp, #20
 800bc50:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800bc52:	2300      	movs	r3, #0
 800bc54:	607b      	str	r3, [r7, #4]
 800bc56:	e033      	b.n	800bcc0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800bc58:	491e      	ldr	r1, [pc, #120]	@ (800bcd4 <_cbSendTaskList+0x88>)
 800bc5a:	687a      	ldr	r2, [r7, #4]
 800bc5c:	4613      	mov	r3, r2
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	4413      	add	r3, r2
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	440b      	add	r3, r1
 800bc66:	6818      	ldr	r0, [r3, #0]
 800bc68:	491a      	ldr	r1, [pc, #104]	@ (800bcd4 <_cbSendTaskList+0x88>)
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	4613      	mov	r3, r2
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	4413      	add	r3, r2
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	440b      	add	r3, r1
 800bc76:	3304      	adds	r3, #4
 800bc78:	6819      	ldr	r1, [r3, #0]
 800bc7a:	4c16      	ldr	r4, [pc, #88]	@ (800bcd4 <_cbSendTaskList+0x88>)
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	4613      	mov	r3, r2
 800bc80:	009b      	lsls	r3, r3, #2
 800bc82:	4413      	add	r3, r2
 800bc84:	009b      	lsls	r3, r3, #2
 800bc86:	4423      	add	r3, r4
 800bc88:	3308      	adds	r3, #8
 800bc8a:	681c      	ldr	r4, [r3, #0]
 800bc8c:	4d11      	ldr	r5, [pc, #68]	@ (800bcd4 <_cbSendTaskList+0x88>)
 800bc8e:	687a      	ldr	r2, [r7, #4]
 800bc90:	4613      	mov	r3, r2
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	4413      	add	r3, r2
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	442b      	add	r3, r5
 800bc9a:	330c      	adds	r3, #12
 800bc9c:	681d      	ldr	r5, [r3, #0]
 800bc9e:	4e0d      	ldr	r6, [pc, #52]	@ (800bcd4 <_cbSendTaskList+0x88>)
 800bca0:	687a      	ldr	r2, [r7, #4]
 800bca2:	4613      	mov	r3, r2
 800bca4:	009b      	lsls	r3, r3, #2
 800bca6:	4413      	add	r3, r2
 800bca8:	009b      	lsls	r3, r3, #2
 800bcaa:	4433      	add	r3, r6
 800bcac:	3310      	adds	r3, #16
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	462b      	mov	r3, r5
 800bcb4:	4622      	mov	r2, r4
 800bcb6:	f000 f8bd 	bl	800be34 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	607b      	str	r3, [r7, #4]
 800bcc0:	4b05      	ldr	r3, [pc, #20]	@ (800bcd8 <_cbSendTaskList+0x8c>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	687a      	ldr	r2, [r7, #4]
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	d3c6      	bcc.n	800bc58 <_cbSendTaskList+0xc>
  }
}
 800bcca:	bf00      	nop
 800bccc:	bf00      	nop
 800bcce:	370c      	adds	r7, #12
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcd4:	200195c0 	.word	0x200195c0
 800bcd8:	20019660 	.word	0x20019660

0800bcdc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800bcdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bce0:	b082      	sub	sp, #8
 800bce2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800bce4:	f7fd fe3a 	bl	800995c <xTaskGetTickCountFromISR>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2200      	movs	r2, #0
 800bcec:	469a      	mov	sl, r3
 800bcee:	4693      	mov	fp, r2
 800bcf0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800bcf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	460b      	mov	r3, r1
 800bcfc:	f04f 0a00 	mov.w	sl, #0
 800bd00:	f04f 0b00 	mov.w	fp, #0
 800bd04:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800bd08:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800bd0c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800bd10:	4652      	mov	r2, sl
 800bd12:	465b      	mov	r3, fp
 800bd14:	1a14      	subs	r4, r2, r0
 800bd16:	eb63 0501 	sbc.w	r5, r3, r1
 800bd1a:	f04f 0200 	mov.w	r2, #0
 800bd1e:	f04f 0300 	mov.w	r3, #0
 800bd22:	00ab      	lsls	r3, r5, #2
 800bd24:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800bd28:	00a2      	lsls	r2, r4, #2
 800bd2a:	4614      	mov	r4, r2
 800bd2c:	461d      	mov	r5, r3
 800bd2e:	eb14 0800 	adds.w	r8, r4, r0
 800bd32:	eb45 0901 	adc.w	r9, r5, r1
 800bd36:	f04f 0200 	mov.w	r2, #0
 800bd3a:	f04f 0300 	mov.w	r3, #0
 800bd3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bd42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bd46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bd4a:	4690      	mov	r8, r2
 800bd4c:	4699      	mov	r9, r3
 800bd4e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800bd52:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800bd56:	4610      	mov	r0, r2
 800bd58:	4619      	mov	r1, r3
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800bd64 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b086      	sub	sp, #24
 800bd68:	af02      	add	r7, sp, #8
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	607a      	str	r2, [r7, #4]
 800bd70:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800bd72:	2205      	movs	r2, #5
 800bd74:	492b      	ldr	r1, [pc, #172]	@ (800be24 <SYSVIEW_AddTask+0xc0>)
 800bd76:	68b8      	ldr	r0, [r7, #8]
 800bd78:	f001 fd6c 	bl	800d854 <memcmp>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d04b      	beq.n	800be1a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800bd82:	4b29      	ldr	r3, [pc, #164]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b07      	cmp	r3, #7
 800bd88:	d903      	bls.n	800bd92 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800bd8a:	4828      	ldr	r0, [pc, #160]	@ (800be2c <SYSVIEW_AddTask+0xc8>)
 800bd8c:	f001 fce6 	bl	800d75c <SEGGER_SYSVIEW_Warn>
    return;
 800bd90:	e044      	b.n	800be1c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800bd92:	4b25      	ldr	r3, [pc, #148]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800bd94:	681a      	ldr	r2, [r3, #0]
 800bd96:	4926      	ldr	r1, [pc, #152]	@ (800be30 <SYSVIEW_AddTask+0xcc>)
 800bd98:	4613      	mov	r3, r2
 800bd9a:	009b      	lsls	r3, r3, #2
 800bd9c:	4413      	add	r3, r2
 800bd9e:	009b      	lsls	r3, r3, #2
 800bda0:	440b      	add	r3, r1
 800bda2:	68fa      	ldr	r2, [r7, #12]
 800bda4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800bda6:	4b20      	ldr	r3, [pc, #128]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	4921      	ldr	r1, [pc, #132]	@ (800be30 <SYSVIEW_AddTask+0xcc>)
 800bdac:	4613      	mov	r3, r2
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	4413      	add	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	440b      	add	r3, r1
 800bdb6:	3304      	adds	r3, #4
 800bdb8:	68ba      	ldr	r2, [r7, #8]
 800bdba:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800bdbc:	4b1a      	ldr	r3, [pc, #104]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800bdbe:	681a      	ldr	r2, [r3, #0]
 800bdc0:	491b      	ldr	r1, [pc, #108]	@ (800be30 <SYSVIEW_AddTask+0xcc>)
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	009b      	lsls	r3, r3, #2
 800bdc6:	4413      	add	r3, r2
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	440b      	add	r3, r1
 800bdcc:	3308      	adds	r3, #8
 800bdce:	687a      	ldr	r2, [r7, #4]
 800bdd0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800bdd2:	4b15      	ldr	r3, [pc, #84]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800bdd4:	681a      	ldr	r2, [r3, #0]
 800bdd6:	4916      	ldr	r1, [pc, #88]	@ (800be30 <SYSVIEW_AddTask+0xcc>)
 800bdd8:	4613      	mov	r3, r2
 800bdda:	009b      	lsls	r3, r3, #2
 800bddc:	4413      	add	r3, r2
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	440b      	add	r3, r1
 800bde2:	330c      	adds	r3, #12
 800bde4:	683a      	ldr	r2, [r7, #0]
 800bde6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800bde8:	4b0f      	ldr	r3, [pc, #60]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800bdea:	681a      	ldr	r2, [r3, #0]
 800bdec:	4910      	ldr	r1, [pc, #64]	@ (800be30 <SYSVIEW_AddTask+0xcc>)
 800bdee:	4613      	mov	r3, r2
 800bdf0:	009b      	lsls	r3, r3, #2
 800bdf2:	4413      	add	r3, r2
 800bdf4:	009b      	lsls	r3, r3, #2
 800bdf6:	440b      	add	r3, r1
 800bdf8:	3310      	adds	r3, #16
 800bdfa:	69ba      	ldr	r2, [r7, #24]
 800bdfc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800bdfe:	4b0a      	ldr	r3, [pc, #40]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	3301      	adds	r3, #1
 800be04:	4a08      	ldr	r2, [pc, #32]	@ (800be28 <SYSVIEW_AddTask+0xc4>)
 800be06:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800be08:	69bb      	ldr	r3, [r7, #24]
 800be0a:	9300      	str	r3, [sp, #0]
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	687a      	ldr	r2, [r7, #4]
 800be10:	68b9      	ldr	r1, [r7, #8]
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f000 f80e 	bl	800be34 <SYSVIEW_SendTaskInfo>
 800be18:	e000      	b.n	800be1c <SYSVIEW_AddTask+0xb8>
    return;
 800be1a:	bf00      	nop

}
 800be1c:	3710      	adds	r7, #16
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}
 800be22:	bf00      	nop
 800be24:	0800ed38 	.word	0x0800ed38
 800be28:	20019660 	.word	0x20019660
 800be2c:	0800ed40 	.word	0x0800ed40
 800be30:	200195c0 	.word	0x200195c0

0800be34 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800be34:	b580      	push	{r7, lr}
 800be36:	b08a      	sub	sp, #40	@ 0x28
 800be38:	af00      	add	r7, sp, #0
 800be3a:	60f8      	str	r0, [r7, #12]
 800be3c:	60b9      	str	r1, [r7, #8]
 800be3e:	607a      	str	r2, [r7, #4]
 800be40:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800be42:	f107 0314 	add.w	r3, r7, #20
 800be46:	2214      	movs	r2, #20
 800be48:	2100      	movs	r1, #0
 800be4a:	4618      	mov	r0, r3
 800be4c:	f001 fd12 	bl	800d874 <memset>
  TaskInfo.TaskID     = TaskID;
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800be60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be62:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800be64:	f107 0314 	add.w	r3, r7, #20
 800be68:	4618      	mov	r0, r3
 800be6a:	f001 f877 	bl	800cf5c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800be6e:	bf00      	nop
 800be70:	3728      	adds	r7, #40	@ 0x28
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
	...

0800be78 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800be7e:	4b26      	ldr	r3, [pc, #152]	@ (800bf18 <_DoInit+0xa0>)
 800be80:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800be82:	22a8      	movs	r2, #168	@ 0xa8
 800be84:	2100      	movs	r1, #0
 800be86:	6838      	ldr	r0, [r7, #0]
 800be88:	f001 fcf4 	bl	800d874 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	2203      	movs	r2, #3
 800be90:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	2203      	movs	r2, #3
 800be96:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	4a20      	ldr	r2, [pc, #128]	@ (800bf1c <_DoInit+0xa4>)
 800be9c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	4a1f      	ldr	r2, [pc, #124]	@ (800bf20 <_DoInit+0xa8>)
 800bea2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800beaa:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	2200      	movs	r2, #0
 800beb0:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	2200      	movs	r2, #0
 800beb6:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	2200      	movs	r2, #0
 800bebc:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	4a16      	ldr	r2, [pc, #88]	@ (800bf1c <_DoInit+0xa4>)
 800bec2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	4a17      	ldr	r2, [pc, #92]	@ (800bf24 <_DoInit+0xac>)
 800bec8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	2210      	movs	r2, #16
 800bece:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	2200      	movs	r2, #0
 800bed4:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	2200      	movs	r2, #0
 800beda:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	2200      	movs	r2, #0
 800bee0:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800bee2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800bee6:	2300      	movs	r3, #0
 800bee8:	607b      	str	r3, [r7, #4]
 800beea:	e00c      	b.n	800bf06 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f1c3 030f 	rsb	r3, r3, #15
 800bef2:	4a0d      	ldr	r2, [pc, #52]	@ (800bf28 <_DoInit+0xb0>)
 800bef4:	5cd1      	ldrb	r1, [r2, r3]
 800bef6:	683a      	ldr	r2, [r7, #0]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	4413      	add	r3, r2
 800befc:	460a      	mov	r2, r1
 800befe:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	3301      	adds	r3, #1
 800bf04:	607b      	str	r3, [r7, #4]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2b0f      	cmp	r3, #15
 800bf0a:	d9ef      	bls.n	800beec <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800bf0c:	f3bf 8f5f 	dmb	sy
}
 800bf10:	bf00      	nop
 800bf12:	3708      	adds	r7, #8
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	20019664 	.word	0x20019664
 800bf1c:	0800ed90 	.word	0x0800ed90
 800bf20:	2001970c 	.word	0x2001970c
 800bf24:	20019b0c 	.word	0x20019b0c
 800bf28:	0800edcc 	.word	0x0800edcc

0800bf2c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b08c      	sub	sp, #48	@ 0x30
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	60f8      	str	r0, [r7, #12]
 800bf34:	60b9      	str	r1, [r7, #8]
 800bf36:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800bf38:	4b3e      	ldr	r3, [pc, #248]	@ (800c034 <SEGGER_RTT_ReadNoLock+0x108>)
 800bf3a:	623b      	str	r3, [r7, #32]
 800bf3c:	6a3b      	ldr	r3, [r7, #32]
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	2b53      	cmp	r3, #83	@ 0x53
 800bf44:	d001      	beq.n	800bf4a <SEGGER_RTT_ReadNoLock+0x1e>
 800bf46:	f7ff ff97 	bl	800be78 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800bf4a:	68fa      	ldr	r2, [r7, #12]
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	005b      	lsls	r3, r3, #1
 800bf50:	4413      	add	r3, r2
 800bf52:	00db      	lsls	r3, r3, #3
 800bf54:	3360      	adds	r3, #96	@ 0x60
 800bf56:	4a37      	ldr	r2, [pc, #220]	@ (800c034 <SEGGER_RTT_ReadNoLock+0x108>)
 800bf58:	4413      	add	r3, r2
 800bf5a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800bf60:	69fb      	ldr	r3, [r7, #28]
 800bf62:	691b      	ldr	r3, [r3, #16]
 800bf64:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800bf66:	69fb      	ldr	r3, [r7, #28]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800bf70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf72:	69bb      	ldr	r3, [r7, #24]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d92b      	bls.n	800bfd0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800bf78:	69fb      	ldr	r3, [r7, #28]
 800bf7a:	689a      	ldr	r2, [r3, #8]
 800bf7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf7e:	1ad3      	subs	r3, r2, r3
 800bf80:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800bf82:	697a      	ldr	r2, [r7, #20]
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	4293      	cmp	r3, r2
 800bf88:	bf28      	it	cs
 800bf8a:	4613      	movcs	r3, r2
 800bf8c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800bf8e:	69fb      	ldr	r3, [r7, #28]
 800bf90:	685a      	ldr	r2, [r3, #4]
 800bf92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf94:	4413      	add	r3, r2
 800bf96:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800bf98:	697a      	ldr	r2, [r7, #20]
 800bf9a:	6939      	ldr	r1, [r7, #16]
 800bf9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf9e:	f001 fc9d 	bl	800d8dc <memcpy>
    NumBytesRead += NumBytesRem;
 800bfa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	4413      	add	r3, r2
 800bfa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800bfaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfac:	697b      	ldr	r3, [r7, #20]
 800bfae:	4413      	add	r3, r2
 800bfb0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	1ad3      	subs	r3, r2, r3
 800bfb8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800bfba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	4413      	add	r3, r2
 800bfc0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	689b      	ldr	r3, [r3, #8]
 800bfc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d101      	bne.n	800bfd0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800bfcc:	2300      	movs	r3, #0
 800bfce:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800bfd0:	69ba      	ldr	r2, [r7, #24]
 800bfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd4:	1ad3      	subs	r3, r2, r3
 800bfd6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800bfd8:	697a      	ldr	r2, [r7, #20]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	bf28      	it	cs
 800bfe0:	4613      	movcs	r3, r2
 800bfe2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d019      	beq.n	800c01e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800bfea:	69fb      	ldr	r3, [r7, #28]
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bff0:	4413      	add	r3, r2
 800bff2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800bff4:	697a      	ldr	r2, [r7, #20]
 800bff6:	6939      	ldr	r1, [r7, #16]
 800bff8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bffa:	f001 fc6f 	bl	800d8dc <memcpy>
    NumBytesRead += NumBytesRem;
 800bffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	4413      	add	r3, r2
 800c004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800c006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	4413      	add	r3, r2
 800c00c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800c00e:	687a      	ldr	r2, [r7, #4]
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	1ad3      	subs	r3, r2, r3
 800c014:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800c016:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	4413      	add	r3, r2
 800c01c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800c01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c020:	2b00      	cmp	r3, #0
 800c022:	d002      	beq.n	800c02a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800c024:	69fb      	ldr	r3, [r7, #28]
 800c026:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c028:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800c02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c02c:	4618      	mov	r0, r3
 800c02e:	3730      	adds	r7, #48	@ 0x30
 800c030:	46bd      	mov	sp, r7
 800c032:	bd80      	pop	{r7, pc}
 800c034:	20019664 	.word	0x20019664

0800c038 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800c038:	b580      	push	{r7, lr}
 800c03a:	b088      	sub	sp, #32
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	60f8      	str	r0, [r7, #12]
 800c040:	60b9      	str	r1, [r7, #8]
 800c042:	607a      	str	r2, [r7, #4]
 800c044:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800c046:	4b3d      	ldr	r3, [pc, #244]	@ (800c13c <SEGGER_RTT_AllocUpBuffer+0x104>)
 800c048:	61bb      	str	r3, [r7, #24]
 800c04a:	69bb      	ldr	r3, [r7, #24]
 800c04c:	781b      	ldrb	r3, [r3, #0]
 800c04e:	b2db      	uxtb	r3, r3
 800c050:	2b53      	cmp	r3, #83	@ 0x53
 800c052:	d001      	beq.n	800c058 <SEGGER_RTT_AllocUpBuffer+0x20>
 800c054:	f7ff ff10 	bl	800be78 <_DoInit>
  SEGGER_RTT_LOCK();
 800c058:	f3ef 8311 	mrs	r3, BASEPRI
 800c05c:	f04f 0120 	mov.w	r1, #32
 800c060:	f381 8811 	msr	BASEPRI, r1
 800c064:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c066:	4b35      	ldr	r3, [pc, #212]	@ (800c13c <SEGGER_RTT_AllocUpBuffer+0x104>)
 800c068:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800c06a:	2300      	movs	r3, #0
 800c06c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800c06e:	6939      	ldr	r1, [r7, #16]
 800c070:	69fb      	ldr	r3, [r7, #28]
 800c072:	1c5a      	adds	r2, r3, #1
 800c074:	4613      	mov	r3, r2
 800c076:	005b      	lsls	r3, r3, #1
 800c078:	4413      	add	r3, r2
 800c07a:	00db      	lsls	r3, r3, #3
 800c07c:	440b      	add	r3, r1
 800c07e:	3304      	adds	r3, #4
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d008      	beq.n	800c098 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800c086:	69fb      	ldr	r3, [r7, #28]
 800c088:	3301      	adds	r3, #1
 800c08a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	691b      	ldr	r3, [r3, #16]
 800c090:	69fa      	ldr	r2, [r7, #28]
 800c092:	429a      	cmp	r2, r3
 800c094:	dbeb      	blt.n	800c06e <SEGGER_RTT_AllocUpBuffer+0x36>
 800c096:	e000      	b.n	800c09a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800c098:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800c09a:	693b      	ldr	r3, [r7, #16]
 800c09c:	691b      	ldr	r3, [r3, #16]
 800c09e:	69fa      	ldr	r2, [r7, #28]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	da3f      	bge.n	800c124 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800c0a4:	6939      	ldr	r1, [r7, #16]
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	1c5a      	adds	r2, r3, #1
 800c0aa:	4613      	mov	r3, r2
 800c0ac:	005b      	lsls	r3, r3, #1
 800c0ae:	4413      	add	r3, r2
 800c0b0:	00db      	lsls	r3, r3, #3
 800c0b2:	440b      	add	r3, r1
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800c0b8:	6939      	ldr	r1, [r7, #16]
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	1c5a      	adds	r2, r3, #1
 800c0be:	4613      	mov	r3, r2
 800c0c0:	005b      	lsls	r3, r3, #1
 800c0c2:	4413      	add	r3, r2
 800c0c4:	00db      	lsls	r3, r3, #3
 800c0c6:	440b      	add	r3, r1
 800c0c8:	3304      	adds	r3, #4
 800c0ca:	68ba      	ldr	r2, [r7, #8]
 800c0cc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800c0ce:	6939      	ldr	r1, [r7, #16]
 800c0d0:	69fa      	ldr	r2, [r7, #28]
 800c0d2:	4613      	mov	r3, r2
 800c0d4:	005b      	lsls	r3, r3, #1
 800c0d6:	4413      	add	r3, r2
 800c0d8:	00db      	lsls	r3, r3, #3
 800c0da:	440b      	add	r3, r1
 800c0dc:	3320      	adds	r3, #32
 800c0de:	687a      	ldr	r2, [r7, #4]
 800c0e0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800c0e2:	6939      	ldr	r1, [r7, #16]
 800c0e4:	69fa      	ldr	r2, [r7, #28]
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	005b      	lsls	r3, r3, #1
 800c0ea:	4413      	add	r3, r2
 800c0ec:	00db      	lsls	r3, r3, #3
 800c0ee:	440b      	add	r3, r1
 800c0f0:	3328      	adds	r3, #40	@ 0x28
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800c0f6:	6939      	ldr	r1, [r7, #16]
 800c0f8:	69fa      	ldr	r2, [r7, #28]
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	005b      	lsls	r3, r3, #1
 800c0fe:	4413      	add	r3, r2
 800c100:	00db      	lsls	r3, r3, #3
 800c102:	440b      	add	r3, r1
 800c104:	3324      	adds	r3, #36	@ 0x24
 800c106:	2200      	movs	r2, #0
 800c108:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800c10a:	6939      	ldr	r1, [r7, #16]
 800c10c:	69fa      	ldr	r2, [r7, #28]
 800c10e:	4613      	mov	r3, r2
 800c110:	005b      	lsls	r3, r3, #1
 800c112:	4413      	add	r3, r2
 800c114:	00db      	lsls	r3, r3, #3
 800c116:	440b      	add	r3, r1
 800c118:	332c      	adds	r3, #44	@ 0x2c
 800c11a:	683a      	ldr	r2, [r7, #0]
 800c11c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c11e:	f3bf 8f5f 	dmb	sy
 800c122:	e002      	b.n	800c12a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800c124:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c128:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800c130:	69fb      	ldr	r3, [r7, #28]
}
 800c132:	4618      	mov	r0, r3
 800c134:	3720      	adds	r7, #32
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}
 800c13a:	bf00      	nop
 800c13c:	20019664 	.word	0x20019664

0800c140 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800c140:	b580      	push	{r7, lr}
 800c142:	b08a      	sub	sp, #40	@ 0x28
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	607a      	str	r2, [r7, #4]
 800c14c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800c14e:	4b21      	ldr	r3, [pc, #132]	@ (800c1d4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800c150:	623b      	str	r3, [r7, #32]
 800c152:	6a3b      	ldr	r3, [r7, #32]
 800c154:	781b      	ldrb	r3, [r3, #0]
 800c156:	b2db      	uxtb	r3, r3
 800c158:	2b53      	cmp	r3, #83	@ 0x53
 800c15a:	d001      	beq.n	800c160 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800c15c:	f7ff fe8c 	bl	800be78 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c160:	4b1c      	ldr	r3, [pc, #112]	@ (800c1d4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800c162:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2b02      	cmp	r3, #2
 800c168:	d82c      	bhi.n	800c1c4 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800c16a:	f3ef 8311 	mrs	r3, BASEPRI
 800c16e:	f04f 0120 	mov.w	r1, #32
 800c172:	f381 8811 	msr	BASEPRI, r1
 800c176:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800c178:	68fa      	ldr	r2, [r7, #12]
 800c17a:	4613      	mov	r3, r2
 800c17c:	005b      	lsls	r3, r3, #1
 800c17e:	4413      	add	r3, r2
 800c180:	00db      	lsls	r3, r3, #3
 800c182:	3360      	adds	r3, #96	@ 0x60
 800c184:	69fa      	ldr	r2, [r7, #28]
 800c186:	4413      	add	r3, r2
 800c188:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d00e      	beq.n	800c1ae <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	68ba      	ldr	r2, [r7, #8]
 800c194:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800c196:	697b      	ldr	r3, [r7, #20]
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	683a      	ldr	r2, [r7, #0]
 800c1a0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1b2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c1b4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800c1b8:	69bb      	ldr	r3, [r7, #24]
 800c1ba:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1c2:	e002      	b.n	800c1ca <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800c1c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c1c8:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800c1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3728      	adds	r7, #40	@ 0x28
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	20019664 	.word	0x20019664

0800c1d8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800c1d8:	b480      	push	{r7}
 800c1da:	b087      	sub	sp, #28
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	60fa      	str	r2, [r7, #12]
 800c1ee:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2b80      	cmp	r3, #128	@ 0x80
 800c1f4:	d90a      	bls.n	800c20c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800c1f6:	2380      	movs	r3, #128	@ 0x80
 800c1f8:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 800c1fa:	e007      	b.n	800c20c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 800c1fc:	68ba      	ldr	r2, [r7, #8]
 800c1fe:	1c53      	adds	r3, r2, #1
 800c200:	60bb      	str	r3, [r7, #8]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	1c59      	adds	r1, r3, #1
 800c206:	60f9      	str	r1, [r7, #12]
 800c208:	7812      	ldrb	r2, [r2, #0]
 800c20a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	1e5a      	subs	r2, r3, #1
 800c210:	607a      	str	r2, [r7, #4]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d003      	beq.n	800c21e <_EncodeStr+0x46>
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d1ee      	bne.n	800c1fc <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800c21e:	68ba      	ldr	r2, [r7, #8]
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	1ad3      	subs	r3, r2, r3
 800c224:	b2da      	uxtb	r2, r3
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 800c22a:	68fb      	ldr	r3, [r7, #12]
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	371c      	adds	r7, #28
 800c230:	46bd      	mov	sp, r7
 800c232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c236:	4770      	bx	lr

0800c238 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800c238:	b480      	push	{r7}
 800c23a:	b083      	sub	sp, #12
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	3307      	adds	r3, #7
}
 800c244:	4618      	mov	r0, r3
 800c246:	370c      	adds	r7, #12
 800c248:	46bd      	mov	sp, r7
 800c24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24e:	4770      	bx	lr

0800c250 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800c250:	b580      	push	{r7, lr}
 800c252:	b082      	sub	sp, #8
 800c254:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800c256:	4b34      	ldr	r3, [pc, #208]	@ (800c328 <_HandleIncomingPacket+0xd8>)
 800c258:	7e1b      	ldrb	r3, [r3, #24]
 800c25a:	4618      	mov	r0, r3
 800c25c:	1cfb      	adds	r3, r7, #3
 800c25e:	2201      	movs	r2, #1
 800c260:	4619      	mov	r1, r3
 800c262:	f7ff fe63 	bl	800bf2c <SEGGER_RTT_ReadNoLock>
 800c266:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d057      	beq.n	800c31e <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800c26e:	78fb      	ldrb	r3, [r7, #3]
 800c270:	2b80      	cmp	r3, #128	@ 0x80
 800c272:	d031      	beq.n	800c2d8 <_HandleIncomingPacket+0x88>
 800c274:	2b80      	cmp	r3, #128	@ 0x80
 800c276:	dc40      	bgt.n	800c2fa <_HandleIncomingPacket+0xaa>
 800c278:	2b07      	cmp	r3, #7
 800c27a:	dc15      	bgt.n	800c2a8 <_HandleIncomingPacket+0x58>
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	dd3c      	ble.n	800c2fa <_HandleIncomingPacket+0xaa>
 800c280:	3b01      	subs	r3, #1
 800c282:	2b06      	cmp	r3, #6
 800c284:	d839      	bhi.n	800c2fa <_HandleIncomingPacket+0xaa>
 800c286:	a201      	add	r2, pc, #4	@ (adr r2, 800c28c <_HandleIncomingPacket+0x3c>)
 800c288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c28c:	0800c2af 	.word	0x0800c2af
 800c290:	0800c2b5 	.word	0x0800c2b5
 800c294:	0800c2bb 	.word	0x0800c2bb
 800c298:	0800c2c1 	.word	0x0800c2c1
 800c29c:	0800c2c7 	.word	0x0800c2c7
 800c2a0:	0800c2cd 	.word	0x0800c2cd
 800c2a4:	0800c2d3 	.word	0x0800c2d3
 800c2a8:	2b7f      	cmp	r3, #127	@ 0x7f
 800c2aa:	d033      	beq.n	800c314 <_HandleIncomingPacket+0xc4>
 800c2ac:	e025      	b.n	800c2fa <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800c2ae:	f000 fcdb 	bl	800cc68 <SEGGER_SYSVIEW_Start>
      break;
 800c2b2:	e034      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800c2b4:	f000 fd92 	bl	800cddc <SEGGER_SYSVIEW_Stop>
      break;
 800c2b8:	e031      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800c2ba:	f000 ff6b 	bl	800d194 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800c2be:	e02e      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800c2c0:	f000 ff30 	bl	800d124 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800c2c4:	e02b      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800c2c6:	f000 fdaf 	bl	800ce28 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800c2ca:	e028      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800c2cc:	f001 fa08 	bl	800d6e0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800c2d0:	e025      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800c2d2:	f001 f9e7 	bl	800d6a4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800c2d6:	e022      	b.n	800c31e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800c2d8:	4b13      	ldr	r3, [pc, #76]	@ (800c328 <_HandleIncomingPacket+0xd8>)
 800c2da:	7e1b      	ldrb	r3, [r3, #24]
 800c2dc:	4618      	mov	r0, r3
 800c2de:	1cfb      	adds	r3, r7, #3
 800c2e0:	2201      	movs	r2, #1
 800c2e2:	4619      	mov	r1, r3
 800c2e4:	f7ff fe22 	bl	800bf2c <SEGGER_RTT_ReadNoLock>
 800c2e8:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d013      	beq.n	800c318 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800c2f0:	78fb      	ldrb	r3, [r7, #3]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f001 f94c 	bl	800d590 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800c2f8:	e00e      	b.n	800c318 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800c2fa:	78fb      	ldrb	r3, [r7, #3]
 800c2fc:	b25b      	sxtb	r3, r3
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	da0c      	bge.n	800c31c <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800c302:	4b09      	ldr	r3, [pc, #36]	@ (800c328 <_HandleIncomingPacket+0xd8>)
 800c304:	7e1b      	ldrb	r3, [r3, #24]
 800c306:	4618      	mov	r0, r3
 800c308:	1cfb      	adds	r3, r7, #3
 800c30a:	2201      	movs	r2, #1
 800c30c:	4619      	mov	r1, r3
 800c30e:	f7ff fe0d 	bl	800bf2c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800c312:	e003      	b.n	800c31c <_HandleIncomingPacket+0xcc>
      break;
 800c314:	bf00      	nop
 800c316:	e002      	b.n	800c31e <_HandleIncomingPacket+0xce>
      break;
 800c318:	bf00      	nop
 800c31a:	e000      	b.n	800c31e <_HandleIncomingPacket+0xce>
      break;
 800c31c:	bf00      	nop
    }
  }
}
 800c31e:	bf00      	nop
 800c320:	3708      	adds	r7, #8
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}
 800c326:	bf00      	nop
 800c328:	2001ab24 	.word	0x2001ab24

0800c32c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b08c      	sub	sp, #48	@ 0x30
 800c330:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800c332:	2301      	movs	r3, #1
 800c334:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800c336:	1d3b      	adds	r3, r7, #4
 800c338:	3301      	adds	r3, #1
 800c33a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800c33c:	69fb      	ldr	r3, [r7, #28]
 800c33e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c340:	4b31      	ldr	r3, [pc, #196]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c342:	695b      	ldr	r3, [r3, #20]
 800c344:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c346:	e00b      	b.n	800c360 <_TrySendOverflowPacket+0x34>
 800c348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c34a:	b2da      	uxtb	r2, r3
 800c34c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c34e:	1c59      	adds	r1, r3, #1
 800c350:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800c352:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c356:	b2d2      	uxtb	r2, r2
 800c358:	701a      	strb	r2, [r3, #0]
 800c35a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c35c:	09db      	lsrs	r3, r3, #7
 800c35e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c362:	2b7f      	cmp	r3, #127	@ 0x7f
 800c364:	d8f0      	bhi.n	800c348 <_TrySendOverflowPacket+0x1c>
 800c366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c368:	1c5a      	adds	r2, r3, #1
 800c36a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c36c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c36e:	b2d2      	uxtb	r2, r2
 800c370:	701a      	strb	r2, [r3, #0]
 800c372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c374:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800c376:	4b25      	ldr	r3, [pc, #148]	@ (800c40c <_TrySendOverflowPacket+0xe0>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800c37c:	4b22      	ldr	r3, [pc, #136]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	69ba      	ldr	r2, [r7, #24]
 800c382:	1ad3      	subs	r3, r2, r3
 800c384:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800c386:	69fb      	ldr	r3, [r7, #28]
 800c388:	627b      	str	r3, [r7, #36]	@ 0x24
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	623b      	str	r3, [r7, #32]
 800c38e:	e00b      	b.n	800c3a8 <_TrySendOverflowPacket+0x7c>
 800c390:	6a3b      	ldr	r3, [r7, #32]
 800c392:	b2da      	uxtb	r2, r3
 800c394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c396:	1c59      	adds	r1, r3, #1
 800c398:	6279      	str	r1, [r7, #36]	@ 0x24
 800c39a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c39e:	b2d2      	uxtb	r2, r2
 800c3a0:	701a      	strb	r2, [r3, #0]
 800c3a2:	6a3b      	ldr	r3, [r7, #32]
 800c3a4:	09db      	lsrs	r3, r3, #7
 800c3a6:	623b      	str	r3, [r7, #32]
 800c3a8:	6a3b      	ldr	r3, [r7, #32]
 800c3aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800c3ac:	d8f0      	bhi.n	800c390 <_TrySendOverflowPacket+0x64>
 800c3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b0:	1c5a      	adds	r2, r3, #1
 800c3b2:	627a      	str	r2, [r7, #36]	@ 0x24
 800c3b4:	6a3a      	ldr	r2, [r7, #32]
 800c3b6:	b2d2      	uxtb	r2, r2
 800c3b8:	701a      	strb	r2, [r3, #0]
 800c3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3bc:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800c3be:	4b12      	ldr	r3, [pc, #72]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c3c0:	785b      	ldrb	r3, [r3, #1]
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	1d3b      	adds	r3, r7, #4
 800c3c6:	69fa      	ldr	r2, [r7, #28]
 800c3c8:	1ad3      	subs	r3, r2, r3
 800c3ca:	461a      	mov	r2, r3
 800c3cc:	1d3b      	adds	r3, r7, #4
 800c3ce:	4619      	mov	r1, r3
 800c3d0:	f7f3 fefe 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d009      	beq.n	800c3f2 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800c3de:	4a0a      	ldr	r2, [pc, #40]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c3e0:	69bb      	ldr	r3, [r7, #24]
 800c3e2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800c3e4:	4b08      	ldr	r3, [pc, #32]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	3b01      	subs	r3, #1
 800c3ea:	b2da      	uxtb	r2, r3
 800c3ec:	4b06      	ldr	r3, [pc, #24]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c3ee:	701a      	strb	r2, [r3, #0]
 800c3f0:	e004      	b.n	800c3fc <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800c3f2:	4b05      	ldr	r3, [pc, #20]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c3f4:	695b      	ldr	r3, [r3, #20]
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	4a03      	ldr	r2, [pc, #12]	@ (800c408 <_TrySendOverflowPacket+0xdc>)
 800c3fa:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800c3fc:	693b      	ldr	r3, [r7, #16]
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3730      	adds	r7, #48	@ 0x30
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	2001ab24 	.word	0x2001ab24
 800c40c:	e0001004 	.word	0xe0001004

0800c410 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800c410:	b580      	push	{r7, lr}
 800c412:	b08a      	sub	sp, #40	@ 0x28
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	60b9      	str	r1, [r7, #8]
 800c41a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800c41c:	4b98      	ldr	r3, [pc, #608]	@ (800c680 <_SendPacket+0x270>)
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	2b01      	cmp	r3, #1
 800c422:	d010      	beq.n	800c446 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800c424:	4b96      	ldr	r3, [pc, #600]	@ (800c680 <_SendPacket+0x270>)
 800c426:	781b      	ldrb	r3, [r3, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	f000 812d 	beq.w	800c688 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800c42e:	4b94      	ldr	r3, [pc, #592]	@ (800c680 <_SendPacket+0x270>)
 800c430:	781b      	ldrb	r3, [r3, #0]
 800c432:	2b02      	cmp	r3, #2
 800c434:	d109      	bne.n	800c44a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800c436:	f7ff ff79 	bl	800c32c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800c43a:	4b91      	ldr	r3, [pc, #580]	@ (800c680 <_SendPacket+0x270>)
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	2b01      	cmp	r3, #1
 800c440:	f040 8124 	bne.w	800c68c <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800c444:	e001      	b.n	800c44a <_SendPacket+0x3a>
    goto Send;
 800c446:	bf00      	nop
 800c448:	e000      	b.n	800c44c <_SendPacket+0x3c>
Send:
 800c44a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b1f      	cmp	r3, #31
 800c450:	d809      	bhi.n	800c466 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800c452:	4b8b      	ldr	r3, [pc, #556]	@ (800c680 <_SendPacket+0x270>)
 800c454:	69da      	ldr	r2, [r3, #28]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	fa22 f303 	lsr.w	r3, r2, r3
 800c45c:	f003 0301 	and.w	r3, r3, #1
 800c460:	2b00      	cmp	r3, #0
 800c462:	f040 8115 	bne.w	800c690 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2b17      	cmp	r3, #23
 800c46a:	d807      	bhi.n	800c47c <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	3b01      	subs	r3, #1
 800c470:	60fb      	str	r3, [r7, #12]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	b2da      	uxtb	r2, r3
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	701a      	strb	r2, [r3, #0]
 800c47a:	e0c4      	b.n	800c606 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800c47c:	68ba      	ldr	r2, [r7, #8]
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	1ad3      	subs	r3, r2, r3
 800c482:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800c484:	69fb      	ldr	r3, [r7, #28]
 800c486:	2b7f      	cmp	r3, #127	@ 0x7f
 800c488:	d912      	bls.n	800c4b0 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800c48a:	69fb      	ldr	r3, [r7, #28]
 800c48c:	09da      	lsrs	r2, r3, #7
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	3b01      	subs	r3, #1
 800c492:	60fb      	str	r3, [r7, #12]
 800c494:	b2d2      	uxtb	r2, r2
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800c49a:	69fb      	ldr	r3, [r7, #28]
 800c49c:	b2db      	uxtb	r3, r3
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	3a01      	subs	r2, #1
 800c4a2:	60fa      	str	r2, [r7, #12]
 800c4a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c4a8:	b2da      	uxtb	r2, r3
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	701a      	strb	r2, [r3, #0]
 800c4ae:	e006      	b.n	800c4be <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	3b01      	subs	r3, #1
 800c4b4:	60fb      	str	r3, [r7, #12]
 800c4b6:	69fb      	ldr	r3, [r7, #28]
 800c4b8:	b2da      	uxtb	r2, r3
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2b7e      	cmp	r3, #126	@ 0x7e
 800c4c2:	d807      	bhi.n	800c4d4 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	60fb      	str	r3, [r7, #12]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	b2da      	uxtb	r2, r3
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	701a      	strb	r2, [r3, #0]
 800c4d2:	e098      	b.n	800c606 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c4da:	d212      	bcs.n	800c502 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	09da      	lsrs	r2, r3, #7
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	60fb      	str	r3, [r7, #12]
 800c4e6:	b2d2      	uxtb	r2, r2
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	b2db      	uxtb	r3, r3
 800c4f0:	68fa      	ldr	r2, [r7, #12]
 800c4f2:	3a01      	subs	r2, #1
 800c4f4:	60fa      	str	r2, [r7, #12]
 800c4f6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c4fa:	b2da      	uxtb	r2, r3
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	701a      	strb	r2, [r3, #0]
 800c500:	e081      	b.n	800c606 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c508:	d21d      	bcs.n	800c546 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	0b9a      	lsrs	r2, r3, #14
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	3b01      	subs	r3, #1
 800c512:	60fb      	str	r3, [r7, #12]
 800c514:	b2d2      	uxtb	r2, r2
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	09db      	lsrs	r3, r3, #7
 800c51e:	b2db      	uxtb	r3, r3
 800c520:	68fa      	ldr	r2, [r7, #12]
 800c522:	3a01      	subs	r2, #1
 800c524:	60fa      	str	r2, [r7, #12]
 800c526:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c52a:	b2da      	uxtb	r2, r3
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	b2db      	uxtb	r3, r3
 800c534:	68fa      	ldr	r2, [r7, #12]
 800c536:	3a01      	subs	r2, #1
 800c538:	60fa      	str	r2, [r7, #12]
 800c53a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c53e:	b2da      	uxtb	r2, r3
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	701a      	strb	r2, [r3, #0]
 800c544:	e05f      	b.n	800c606 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c54c:	d228      	bcs.n	800c5a0 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	0d5a      	lsrs	r2, r3, #21
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	3b01      	subs	r3, #1
 800c556:	60fb      	str	r3, [r7, #12]
 800c558:	b2d2      	uxtb	r2, r2
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	0b9b      	lsrs	r3, r3, #14
 800c562:	b2db      	uxtb	r3, r3
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	3a01      	subs	r2, #1
 800c568:	60fa      	str	r2, [r7, #12]
 800c56a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c56e:	b2da      	uxtb	r2, r3
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	09db      	lsrs	r3, r3, #7
 800c578:	b2db      	uxtb	r3, r3
 800c57a:	68fa      	ldr	r2, [r7, #12]
 800c57c:	3a01      	subs	r2, #1
 800c57e:	60fa      	str	r2, [r7, #12]
 800c580:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c584:	b2da      	uxtb	r2, r3
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	b2db      	uxtb	r3, r3
 800c58e:	68fa      	ldr	r2, [r7, #12]
 800c590:	3a01      	subs	r2, #1
 800c592:	60fa      	str	r2, [r7, #12]
 800c594:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c598:	b2da      	uxtb	r2, r3
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	701a      	strb	r2, [r3, #0]
 800c59e:	e032      	b.n	800c606 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	0f1a      	lsrs	r2, r3, #28
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	60fb      	str	r3, [r7, #12]
 800c5aa:	b2d2      	uxtb	r2, r2
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	0d5b      	lsrs	r3, r3, #21
 800c5b4:	b2db      	uxtb	r3, r3
 800c5b6:	68fa      	ldr	r2, [r7, #12]
 800c5b8:	3a01      	subs	r2, #1
 800c5ba:	60fa      	str	r2, [r7, #12]
 800c5bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5c0:	b2da      	uxtb	r2, r3
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	0b9b      	lsrs	r3, r3, #14
 800c5ca:	b2db      	uxtb	r3, r3
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	3a01      	subs	r2, #1
 800c5d0:	60fa      	str	r2, [r7, #12]
 800c5d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5d6:	b2da      	uxtb	r2, r3
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	09db      	lsrs	r3, r3, #7
 800c5e0:	b2db      	uxtb	r3, r3
 800c5e2:	68fa      	ldr	r2, [r7, #12]
 800c5e4:	3a01      	subs	r2, #1
 800c5e6:	60fa      	str	r2, [r7, #12]
 800c5e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5ec:	b2da      	uxtb	r2, r3
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	68fa      	ldr	r2, [r7, #12]
 800c5f8:	3a01      	subs	r2, #1
 800c5fa:	60fa      	str	r2, [r7, #12]
 800c5fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c600:	b2da      	uxtb	r2, r3
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800c606:	4b1f      	ldr	r3, [pc, #124]	@ (800c684 <_SendPacket+0x274>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800c60c:	4b1c      	ldr	r3, [pc, #112]	@ (800c680 <_SendPacket+0x270>)
 800c60e:	68db      	ldr	r3, [r3, #12]
 800c610:	69ba      	ldr	r2, [r7, #24]
 800c612:	1ad3      	subs	r3, r2, r3
 800c614:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	627b      	str	r3, [r7, #36]	@ 0x24
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	623b      	str	r3, [r7, #32]
 800c61e:	e00b      	b.n	800c638 <_SendPacket+0x228>
 800c620:	6a3b      	ldr	r3, [r7, #32]
 800c622:	b2da      	uxtb	r2, r3
 800c624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c626:	1c59      	adds	r1, r3, #1
 800c628:	6279      	str	r1, [r7, #36]	@ 0x24
 800c62a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c62e:	b2d2      	uxtb	r2, r2
 800c630:	701a      	strb	r2, [r3, #0]
 800c632:	6a3b      	ldr	r3, [r7, #32]
 800c634:	09db      	lsrs	r3, r3, #7
 800c636:	623b      	str	r3, [r7, #32]
 800c638:	6a3b      	ldr	r3, [r7, #32]
 800c63a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c63c:	d8f0      	bhi.n	800c620 <_SendPacket+0x210>
 800c63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c640:	1c5a      	adds	r2, r3, #1
 800c642:	627a      	str	r2, [r7, #36]	@ 0x24
 800c644:	6a3a      	ldr	r2, [r7, #32]
 800c646:	b2d2      	uxtb	r2, r2
 800c648:	701a      	strb	r2, [r3, #0]
 800c64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64c:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800c64e:	4b0c      	ldr	r3, [pc, #48]	@ (800c680 <_SendPacket+0x270>)
 800c650:	785b      	ldrb	r3, [r3, #1]
 800c652:	4618      	mov	r0, r3
 800c654:	68ba      	ldr	r2, [r7, #8]
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	1ad3      	subs	r3, r2, r3
 800c65a:	461a      	mov	r2, r3
 800c65c:	68f9      	ldr	r1, [r7, #12]
 800c65e:	f7f3 fdb7 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800c662:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d003      	beq.n	800c672 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800c66a:	4a05      	ldr	r2, [pc, #20]	@ (800c680 <_SendPacket+0x270>)
 800c66c:	69bb      	ldr	r3, [r7, #24]
 800c66e:	60d3      	str	r3, [r2, #12]
 800c670:	e00f      	b.n	800c692 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800c672:	4b03      	ldr	r3, [pc, #12]	@ (800c680 <_SendPacket+0x270>)
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	3301      	adds	r3, #1
 800c678:	b2da      	uxtb	r2, r3
 800c67a:	4b01      	ldr	r3, [pc, #4]	@ (800c680 <_SendPacket+0x270>)
 800c67c:	701a      	strb	r2, [r3, #0]
 800c67e:	e008      	b.n	800c692 <_SendPacket+0x282>
 800c680:	2001ab24 	.word	0x2001ab24
 800c684:	e0001004 	.word	0xe0001004
    goto SendDone;
 800c688:	bf00      	nop
 800c68a:	e002      	b.n	800c692 <_SendPacket+0x282>
      goto SendDone;
 800c68c:	bf00      	nop
 800c68e:	e000      	b.n	800c692 <_SendPacket+0x282>
      goto SendDone;
 800c690:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800c692:	4b14      	ldr	r3, [pc, #80]	@ (800c6e4 <_SendPacket+0x2d4>)
 800c694:	7e1b      	ldrb	r3, [r3, #24]
 800c696:	4619      	mov	r1, r3
 800c698:	4a13      	ldr	r2, [pc, #76]	@ (800c6e8 <_SendPacket+0x2d8>)
 800c69a:	460b      	mov	r3, r1
 800c69c:	005b      	lsls	r3, r3, #1
 800c69e:	440b      	add	r3, r1
 800c6a0:	00db      	lsls	r3, r3, #3
 800c6a2:	4413      	add	r3, r2
 800c6a4:	336c      	adds	r3, #108	@ 0x6c
 800c6a6:	681a      	ldr	r2, [r3, #0]
 800c6a8:	4b0e      	ldr	r3, [pc, #56]	@ (800c6e4 <_SendPacket+0x2d4>)
 800c6aa:	7e1b      	ldrb	r3, [r3, #24]
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	490e      	ldr	r1, [pc, #56]	@ (800c6e8 <_SendPacket+0x2d8>)
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	005b      	lsls	r3, r3, #1
 800c6b4:	4403      	add	r3, r0
 800c6b6:	00db      	lsls	r3, r3, #3
 800c6b8:	440b      	add	r3, r1
 800c6ba:	3370      	adds	r3, #112	@ 0x70
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d00b      	beq.n	800c6da <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800c6c2:	4b08      	ldr	r3, [pc, #32]	@ (800c6e4 <_SendPacket+0x2d4>)
 800c6c4:	789b      	ldrb	r3, [r3, #2]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d107      	bne.n	800c6da <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800c6ca:	4b06      	ldr	r3, [pc, #24]	@ (800c6e4 <_SendPacket+0x2d4>)
 800c6cc:	2201      	movs	r2, #1
 800c6ce:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800c6d0:	f7ff fdbe 	bl	800c250 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800c6d4:	4b03      	ldr	r3, [pc, #12]	@ (800c6e4 <_SendPacket+0x2d4>)
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800c6da:	bf00      	nop
 800c6dc:	3728      	adds	r7, #40	@ 0x28
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}
 800c6e2:	bf00      	nop
 800c6e4:	2001ab24 	.word	0x2001ab24
 800c6e8:	20019664 	.word	0x20019664

0800c6ec <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b086      	sub	sp, #24
 800c6f0:	af02      	add	r7, sp, #8
 800c6f2:	60f8      	str	r0, [r7, #12]
 800c6f4:	60b9      	str	r1, [r7, #8]
 800c6f6:	607a      	str	r2, [r7, #4]
 800c6f8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c700:	4917      	ldr	r1, [pc, #92]	@ (800c760 <SEGGER_SYSVIEW_Init+0x74>)
 800c702:	4818      	ldr	r0, [pc, #96]	@ (800c764 <SEGGER_SYSVIEW_Init+0x78>)
 800c704:	f7ff fc98 	bl	800c038 <SEGGER_RTT_AllocUpBuffer>
 800c708:	4603      	mov	r3, r0
 800c70a:	b2da      	uxtb	r2, r3
 800c70c:	4b16      	ldr	r3, [pc, #88]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c70e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800c710:	4b15      	ldr	r3, [pc, #84]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c712:	785a      	ldrb	r2, [r3, #1]
 800c714:	4b14      	ldr	r3, [pc, #80]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c716:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800c718:	4b13      	ldr	r3, [pc, #76]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c71a:	7e1b      	ldrb	r3, [r3, #24]
 800c71c:	4618      	mov	r0, r3
 800c71e:	2300      	movs	r3, #0
 800c720:	9300      	str	r3, [sp, #0]
 800c722:	2308      	movs	r3, #8
 800c724:	4a11      	ldr	r2, [pc, #68]	@ (800c76c <SEGGER_SYSVIEW_Init+0x80>)
 800c726:	490f      	ldr	r1, [pc, #60]	@ (800c764 <SEGGER_SYSVIEW_Init+0x78>)
 800c728:	f7ff fd0a 	bl	800c140 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800c72c:	4b0e      	ldr	r3, [pc, #56]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c72e:	2200      	movs	r2, #0
 800c730:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800c732:	4b0f      	ldr	r3, [pc, #60]	@ (800c770 <SEGGER_SYSVIEW_Init+0x84>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	4a0c      	ldr	r2, [pc, #48]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c738:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800c73a:	4a0b      	ldr	r2, [pc, #44]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800c740:	4a09      	ldr	r2, [pc, #36]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800c746:	4a08      	ldr	r2, [pc, #32]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800c74c:	4a06      	ldr	r2, [pc, #24]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800c752:	4b05      	ldr	r3, [pc, #20]	@ (800c768 <SEGGER_SYSVIEW_Init+0x7c>)
 800c754:	2200      	movs	r2, #0
 800c756:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800c758:	bf00      	nop
 800c75a:	3710      	adds	r7, #16
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}
 800c760:	20019b1c 	.word	0x20019b1c
 800c764:	0800eda4 	.word	0x0800eda4
 800c768:	2001ab24 	.word	0x2001ab24
 800c76c:	2001ab1c 	.word	0x2001ab1c
 800c770:	e0001004 	.word	0xe0001004

0800c774 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800c77c:	4a04      	ldr	r2, [pc, #16]	@ (800c790 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6113      	str	r3, [r2, #16]
}
 800c782:	bf00      	nop
 800c784:	370c      	adds	r7, #12
 800c786:	46bd      	mov	sp, r7
 800c788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78c:	4770      	bx	lr
 800c78e:	bf00      	nop
 800c790:	2001ab24 	.word	0x2001ab24

0800c794 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800c79c:	f3ef 8311 	mrs	r3, BASEPRI
 800c7a0:	f04f 0120 	mov.w	r1, #32
 800c7a4:	f381 8811 	msr	BASEPRI, r1
 800c7a8:	60fb      	str	r3, [r7, #12]
 800c7aa:	4808      	ldr	r0, [pc, #32]	@ (800c7cc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800c7ac:	f7ff fd44 	bl	800c238 <_PreparePacket>
 800c7b0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800c7b2:	687a      	ldr	r2, [r7, #4]
 800c7b4:	68b9      	ldr	r1, [r7, #8]
 800c7b6:	68b8      	ldr	r0, [r7, #8]
 800c7b8:	f7ff fe2a 	bl	800c410 <_SendPacket>
  RECORD_END();
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	f383 8811 	msr	BASEPRI, r3
}
 800c7c2:	bf00      	nop
 800c7c4:	3710      	adds	r7, #16
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	2001ab54 	.word	0x2001ab54

0800c7d0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b088      	sub	sp, #32
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
 800c7d8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800c7da:	f3ef 8311 	mrs	r3, BASEPRI
 800c7de:	f04f 0120 	mov.w	r1, #32
 800c7e2:	f381 8811 	msr	BASEPRI, r1
 800c7e6:	617b      	str	r3, [r7, #20]
 800c7e8:	4816      	ldr	r0, [pc, #88]	@ (800c844 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800c7ea:	f7ff fd25 	bl	800c238 <_PreparePacket>
 800c7ee:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	61fb      	str	r3, [r7, #28]
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	61bb      	str	r3, [r7, #24]
 800c7fc:	e00b      	b.n	800c816 <SEGGER_SYSVIEW_RecordU32+0x46>
 800c7fe:	69bb      	ldr	r3, [r7, #24]
 800c800:	b2da      	uxtb	r2, r3
 800c802:	69fb      	ldr	r3, [r7, #28]
 800c804:	1c59      	adds	r1, r3, #1
 800c806:	61f9      	str	r1, [r7, #28]
 800c808:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c80c:	b2d2      	uxtb	r2, r2
 800c80e:	701a      	strb	r2, [r3, #0]
 800c810:	69bb      	ldr	r3, [r7, #24]
 800c812:	09db      	lsrs	r3, r3, #7
 800c814:	61bb      	str	r3, [r7, #24]
 800c816:	69bb      	ldr	r3, [r7, #24]
 800c818:	2b7f      	cmp	r3, #127	@ 0x7f
 800c81a:	d8f0      	bhi.n	800c7fe <SEGGER_SYSVIEW_RecordU32+0x2e>
 800c81c:	69fb      	ldr	r3, [r7, #28]
 800c81e:	1c5a      	adds	r2, r3, #1
 800c820:	61fa      	str	r2, [r7, #28]
 800c822:	69ba      	ldr	r2, [r7, #24]
 800c824:	b2d2      	uxtb	r2, r2
 800c826:	701a      	strb	r2, [r3, #0]
 800c828:	69fb      	ldr	r3, [r7, #28]
 800c82a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800c82c:	687a      	ldr	r2, [r7, #4]
 800c82e:	68f9      	ldr	r1, [r7, #12]
 800c830:	6938      	ldr	r0, [r7, #16]
 800c832:	f7ff fded 	bl	800c410 <_SendPacket>
  RECORD_END();
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	f383 8811 	msr	BASEPRI, r3
}
 800c83c:	bf00      	nop
 800c83e:	3720      	adds	r7, #32
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}
 800c844:	2001ab54 	.word	0x2001ab54

0800c848 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800c848:	b580      	push	{r7, lr}
 800c84a:	b08c      	sub	sp, #48	@ 0x30
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	60f8      	str	r0, [r7, #12]
 800c850:	60b9      	str	r1, [r7, #8]
 800c852:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800c854:	f3ef 8311 	mrs	r3, BASEPRI
 800c858:	f04f 0120 	mov.w	r1, #32
 800c85c:	f381 8811 	msr	BASEPRI, r1
 800c860:	61fb      	str	r3, [r7, #28]
 800c862:	4825      	ldr	r0, [pc, #148]	@ (800c8f8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800c864:	f7ff fce8 	bl	800c238 <_PreparePacket>
 800c868:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c876:	e00b      	b.n	800c890 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800c878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c87a:	b2da      	uxtb	r2, r3
 800c87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c87e:	1c59      	adds	r1, r3, #1
 800c880:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800c882:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c886:	b2d2      	uxtb	r2, r2
 800c888:	701a      	strb	r2, [r3, #0]
 800c88a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c88c:	09db      	lsrs	r3, r3, #7
 800c88e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c892:	2b7f      	cmp	r3, #127	@ 0x7f
 800c894:	d8f0      	bhi.n	800c878 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800c896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c898:	1c5a      	adds	r2, r3, #1
 800c89a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c89c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c89e:	b2d2      	uxtb	r2, r2
 800c8a0:	701a      	strb	r2, [r3, #0]
 800c8a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8a4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	623b      	str	r3, [r7, #32]
 800c8ae:	e00b      	b.n	800c8c8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800c8b0:	6a3b      	ldr	r3, [r7, #32]
 800c8b2:	b2da      	uxtb	r2, r3
 800c8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b6:	1c59      	adds	r1, r3, #1
 800c8b8:	6279      	str	r1, [r7, #36]	@ 0x24
 800c8ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c8be:	b2d2      	uxtb	r2, r2
 800c8c0:	701a      	strb	r2, [r3, #0]
 800c8c2:	6a3b      	ldr	r3, [r7, #32]
 800c8c4:	09db      	lsrs	r3, r3, #7
 800c8c6:	623b      	str	r3, [r7, #32]
 800c8c8:	6a3b      	ldr	r3, [r7, #32]
 800c8ca:	2b7f      	cmp	r3, #127	@ 0x7f
 800c8cc:	d8f0      	bhi.n	800c8b0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800c8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8d0:	1c5a      	adds	r2, r3, #1
 800c8d2:	627a      	str	r2, [r7, #36]	@ 0x24
 800c8d4:	6a3a      	ldr	r2, [r7, #32]
 800c8d6:	b2d2      	uxtb	r2, r2
 800c8d8:	701a      	strb	r2, [r3, #0]
 800c8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8dc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800c8de:	68fa      	ldr	r2, [r7, #12]
 800c8e0:	6979      	ldr	r1, [r7, #20]
 800c8e2:	69b8      	ldr	r0, [r7, #24]
 800c8e4:	f7ff fd94 	bl	800c410 <_SendPacket>
  RECORD_END();
 800c8e8:	69fb      	ldr	r3, [r7, #28]
 800c8ea:	f383 8811 	msr	BASEPRI, r3
}
 800c8ee:	bf00      	nop
 800c8f0:	3730      	adds	r7, #48	@ 0x30
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	2001ab54 	.word	0x2001ab54

0800c8fc <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b08e      	sub	sp, #56	@ 0x38
 800c900:	af00      	add	r7, sp, #0
 800c902:	60f8      	str	r0, [r7, #12]
 800c904:	60b9      	str	r1, [r7, #8]
 800c906:	607a      	str	r2, [r7, #4]
 800c908:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800c90a:	f3ef 8311 	mrs	r3, BASEPRI
 800c90e:	f04f 0120 	mov.w	r1, #32
 800c912:	f381 8811 	msr	BASEPRI, r1
 800c916:	61fb      	str	r3, [r7, #28]
 800c918:	4832      	ldr	r0, [pc, #200]	@ (800c9e4 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800c91a:	f7ff fc8d 	bl	800c238 <_PreparePacket>
 800c91e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800c920:	69bb      	ldr	r3, [r7, #24]
 800c922:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	637b      	str	r3, [r7, #52]	@ 0x34
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c92c:	e00b      	b.n	800c946 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800c92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c930:	b2da      	uxtb	r2, r3
 800c932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c934:	1c59      	adds	r1, r3, #1
 800c936:	6379      	str	r1, [r7, #52]	@ 0x34
 800c938:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c93c:	b2d2      	uxtb	r2, r2
 800c93e:	701a      	strb	r2, [r3, #0]
 800c940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c942:	09db      	lsrs	r3, r3, #7
 800c944:	633b      	str	r3, [r7, #48]	@ 0x30
 800c946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c948:	2b7f      	cmp	r3, #127	@ 0x7f
 800c94a:	d8f0      	bhi.n	800c92e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800c94c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c94e:	1c5a      	adds	r2, r3, #1
 800c950:	637a      	str	r2, [r7, #52]	@ 0x34
 800c952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c954:	b2d2      	uxtb	r2, r2
 800c956:	701a      	strb	r2, [r3, #0]
 800c958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c95a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c964:	e00b      	b.n	800c97e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800c966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c968:	b2da      	uxtb	r2, r3
 800c96a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c96c:	1c59      	adds	r1, r3, #1
 800c96e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800c970:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c974:	b2d2      	uxtb	r2, r2
 800c976:	701a      	strb	r2, [r3, #0]
 800c978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c97a:	09db      	lsrs	r3, r3, #7
 800c97c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c980:	2b7f      	cmp	r3, #127	@ 0x7f
 800c982:	d8f0      	bhi.n	800c966 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800c984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c986:	1c5a      	adds	r2, r3, #1
 800c988:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c98a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c98c:	b2d2      	uxtb	r2, r2
 800c98e:	701a      	strb	r2, [r3, #0]
 800c990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c992:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	627b      	str	r3, [r7, #36]	@ 0x24
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	623b      	str	r3, [r7, #32]
 800c99c:	e00b      	b.n	800c9b6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800c99e:	6a3b      	ldr	r3, [r7, #32]
 800c9a0:	b2da      	uxtb	r2, r3
 800c9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9a4:	1c59      	adds	r1, r3, #1
 800c9a6:	6279      	str	r1, [r7, #36]	@ 0x24
 800c9a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c9ac:	b2d2      	uxtb	r2, r2
 800c9ae:	701a      	strb	r2, [r3, #0]
 800c9b0:	6a3b      	ldr	r3, [r7, #32]
 800c9b2:	09db      	lsrs	r3, r3, #7
 800c9b4:	623b      	str	r3, [r7, #32]
 800c9b6:	6a3b      	ldr	r3, [r7, #32]
 800c9b8:	2b7f      	cmp	r3, #127	@ 0x7f
 800c9ba:	d8f0      	bhi.n	800c99e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800c9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9be:	1c5a      	adds	r2, r3, #1
 800c9c0:	627a      	str	r2, [r7, #36]	@ 0x24
 800c9c2:	6a3a      	ldr	r2, [r7, #32]
 800c9c4:	b2d2      	uxtb	r2, r2
 800c9c6:	701a      	strb	r2, [r3, #0]
 800c9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ca:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800c9cc:	68fa      	ldr	r2, [r7, #12]
 800c9ce:	6979      	ldr	r1, [r7, #20]
 800c9d0:	69b8      	ldr	r0, [r7, #24]
 800c9d2:	f7ff fd1d 	bl	800c410 <_SendPacket>
  RECORD_END();
 800c9d6:	69fb      	ldr	r3, [r7, #28]
 800c9d8:	f383 8811 	msr	BASEPRI, r3
}
 800c9dc:	bf00      	nop
 800c9de:	3738      	adds	r7, #56	@ 0x38
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}
 800c9e4:	2001ab54 	.word	0x2001ab54

0800c9e8 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b090      	sub	sp, #64	@ 0x40
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	60f8      	str	r0, [r7, #12]
 800c9f0:	60b9      	str	r1, [r7, #8]
 800c9f2:	607a      	str	r2, [r7, #4]
 800c9f4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800c9f6:	f3ef 8311 	mrs	r3, BASEPRI
 800c9fa:	f04f 0120 	mov.w	r1, #32
 800c9fe:	f381 8811 	msr	BASEPRI, r1
 800ca02:	61fb      	str	r3, [r7, #28]
 800ca04:	4840      	ldr	r0, [pc, #256]	@ (800cb08 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800ca06:	f7ff fc17 	bl	800c238 <_PreparePacket>
 800ca0a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800ca0c:	69bb      	ldr	r3, [r7, #24]
 800ca0e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca18:	e00b      	b.n	800ca32 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800ca1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca1c:	b2da      	uxtb	r2, r3
 800ca1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca20:	1c59      	adds	r1, r3, #1
 800ca22:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800ca24:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ca28:	b2d2      	uxtb	r2, r2
 800ca2a:	701a      	strb	r2, [r3, #0]
 800ca2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca2e:	09db      	lsrs	r3, r3, #7
 800ca30:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca34:	2b7f      	cmp	r3, #127	@ 0x7f
 800ca36:	d8f0      	bhi.n	800ca1a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800ca38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca3a:	1c5a      	adds	r2, r3, #1
 800ca3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800ca3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca40:	b2d2      	uxtb	r2, r2
 800ca42:	701a      	strb	r2, [r3, #0]
 800ca44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca46:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca50:	e00b      	b.n	800ca6a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800ca52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca54:	b2da      	uxtb	r2, r3
 800ca56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca58:	1c59      	adds	r1, r3, #1
 800ca5a:	6379      	str	r1, [r7, #52]	@ 0x34
 800ca5c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ca60:	b2d2      	uxtb	r2, r2
 800ca62:	701a      	strb	r2, [r3, #0]
 800ca64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca66:	09db      	lsrs	r3, r3, #7
 800ca68:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca6c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ca6e:	d8f0      	bhi.n	800ca52 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800ca70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca72:	1c5a      	adds	r2, r3, #1
 800ca74:	637a      	str	r2, [r7, #52]	@ 0x34
 800ca76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca78:	b2d2      	uxtb	r2, r2
 800ca7a:	701a      	strb	r2, [r3, #0]
 800ca7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca7e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ca88:	e00b      	b.n	800caa2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800ca8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca8c:	b2da      	uxtb	r2, r3
 800ca8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca90:	1c59      	adds	r1, r3, #1
 800ca92:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ca94:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ca98:	b2d2      	uxtb	r2, r2
 800ca9a:	701a      	strb	r2, [r3, #0]
 800ca9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca9e:	09db      	lsrs	r3, r3, #7
 800caa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800caa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa4:	2b7f      	cmp	r3, #127	@ 0x7f
 800caa6:	d8f0      	bhi.n	800ca8a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800caa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caaa:	1c5a      	adds	r2, r3, #1
 800caac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800caae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cab0:	b2d2      	uxtb	r2, r2
 800cab2:	701a      	strb	r2, [r3, #0]
 800cab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cab6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	627b      	str	r3, [r7, #36]	@ 0x24
 800cabc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cabe:	623b      	str	r3, [r7, #32]
 800cac0:	e00b      	b.n	800cada <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800cac2:	6a3b      	ldr	r3, [r7, #32]
 800cac4:	b2da      	uxtb	r2, r3
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	1c59      	adds	r1, r3, #1
 800caca:	6279      	str	r1, [r7, #36]	@ 0x24
 800cacc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cad0:	b2d2      	uxtb	r2, r2
 800cad2:	701a      	strb	r2, [r3, #0]
 800cad4:	6a3b      	ldr	r3, [r7, #32]
 800cad6:	09db      	lsrs	r3, r3, #7
 800cad8:	623b      	str	r3, [r7, #32]
 800cada:	6a3b      	ldr	r3, [r7, #32]
 800cadc:	2b7f      	cmp	r3, #127	@ 0x7f
 800cade:	d8f0      	bhi.n	800cac2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800cae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cae2:	1c5a      	adds	r2, r3, #1
 800cae4:	627a      	str	r2, [r7, #36]	@ 0x24
 800cae6:	6a3a      	ldr	r2, [r7, #32]
 800cae8:	b2d2      	uxtb	r2, r2
 800caea:	701a      	strb	r2, [r3, #0]
 800caec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caee:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800caf0:	68fa      	ldr	r2, [r7, #12]
 800caf2:	6979      	ldr	r1, [r7, #20]
 800caf4:	69b8      	ldr	r0, [r7, #24]
 800caf6:	f7ff fc8b 	bl	800c410 <_SendPacket>
  RECORD_END();
 800cafa:	69fb      	ldr	r3, [r7, #28]
 800cafc:	f383 8811 	msr	BASEPRI, r3
}
 800cb00:	bf00      	nop
 800cb02:	3740      	adds	r7, #64	@ 0x40
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}
 800cb08:	2001ab54 	.word	0x2001ab54

0800cb0c <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b092      	sub	sp, #72	@ 0x48
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	60f8      	str	r0, [r7, #12]
 800cb14:	60b9      	str	r1, [r7, #8]
 800cb16:	607a      	str	r2, [r7, #4]
 800cb18:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 800cb1a:	f3ef 8311 	mrs	r3, BASEPRI
 800cb1e:	f04f 0120 	mov.w	r1, #32
 800cb22:	f381 8811 	msr	BASEPRI, r1
 800cb26:	61fb      	str	r3, [r7, #28]
 800cb28:	484e      	ldr	r0, [pc, #312]	@ (800cc64 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 800cb2a:	f7ff fb85 	bl	800c238 <_PreparePacket>
 800cb2e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800cb30:	69bb      	ldr	r3, [r7, #24]
 800cb32:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb3c:	e00b      	b.n	800cb56 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 800cb3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb40:	b2da      	uxtb	r2, r3
 800cb42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb44:	1c59      	adds	r1, r3, #1
 800cb46:	6479      	str	r1, [r7, #68]	@ 0x44
 800cb48:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cb4c:	b2d2      	uxtb	r2, r2
 800cb4e:	701a      	strb	r2, [r3, #0]
 800cb50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb52:	09db      	lsrs	r3, r3, #7
 800cb54:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb58:	2b7f      	cmp	r3, #127	@ 0x7f
 800cb5a:	d8f0      	bhi.n	800cb3e <SEGGER_SYSVIEW_RecordU32x5+0x32>
 800cb5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb5e:	1c5a      	adds	r2, r3, #1
 800cb60:	647a      	str	r2, [r7, #68]	@ 0x44
 800cb62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb64:	b2d2      	uxtb	r2, r2
 800cb66:	701a      	strb	r2, [r3, #0]
 800cb68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb6a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb74:	e00b      	b.n	800cb8e <SEGGER_SYSVIEW_RecordU32x5+0x82>
 800cb76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb78:	b2da      	uxtb	r2, r3
 800cb7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb7c:	1c59      	adds	r1, r3, #1
 800cb7e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800cb80:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cb84:	b2d2      	uxtb	r2, r2
 800cb86:	701a      	strb	r2, [r3, #0]
 800cb88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb8a:	09db      	lsrs	r3, r3, #7
 800cb8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb90:	2b7f      	cmp	r3, #127	@ 0x7f
 800cb92:	d8f0      	bhi.n	800cb76 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 800cb94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb96:	1c5a      	adds	r2, r3, #1
 800cb98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800cb9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb9c:	b2d2      	uxtb	r2, r2
 800cb9e:	701a      	strb	r2, [r3, #0]
 800cba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cba2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	637b      	str	r3, [r7, #52]	@ 0x34
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbac:	e00b      	b.n	800cbc6 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 800cbae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbb0:	b2da      	uxtb	r2, r3
 800cbb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbb4:	1c59      	adds	r1, r3, #1
 800cbb6:	6379      	str	r1, [r7, #52]	@ 0x34
 800cbb8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cbbc:	b2d2      	uxtb	r2, r2
 800cbbe:	701a      	strb	r2, [r3, #0]
 800cbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc2:	09db      	lsrs	r3, r3, #7
 800cbc4:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc8:	2b7f      	cmp	r3, #127	@ 0x7f
 800cbca:	d8f0      	bhi.n	800cbae <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 800cbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbce:	1c5a      	adds	r2, r3, #1
 800cbd0:	637a      	str	r2, [r7, #52]	@ 0x34
 800cbd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbd4:	b2d2      	uxtb	r2, r2
 800cbd6:	701a      	strb	r2, [r3, #0]
 800cbd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbda:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800cbdc:	697b      	ldr	r3, [r7, #20]
 800cbde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cbe0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbe2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbe4:	e00b      	b.n	800cbfe <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 800cbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbe8:	b2da      	uxtb	r2, r3
 800cbea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbec:	1c59      	adds	r1, r3, #1
 800cbee:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800cbf0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cbf4:	b2d2      	uxtb	r2, r2
 800cbf6:	701a      	strb	r2, [r3, #0]
 800cbf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbfa:	09db      	lsrs	r3, r3, #7
 800cbfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc00:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc02:	d8f0      	bhi.n	800cbe6 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 800cc04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc06:	1c5a      	adds	r2, r3, #1
 800cc08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cc0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc0c:	b2d2      	uxtb	r2, r2
 800cc0e:	701a      	strb	r2, [r3, #0]
 800cc10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc12:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 800cc14:	697b      	ldr	r3, [r7, #20]
 800cc16:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc1a:	623b      	str	r3, [r7, #32]
 800cc1c:	e00b      	b.n	800cc36 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 800cc1e:	6a3b      	ldr	r3, [r7, #32]
 800cc20:	b2da      	uxtb	r2, r3
 800cc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc24:	1c59      	adds	r1, r3, #1
 800cc26:	6279      	str	r1, [r7, #36]	@ 0x24
 800cc28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cc2c:	b2d2      	uxtb	r2, r2
 800cc2e:	701a      	strb	r2, [r3, #0]
 800cc30:	6a3b      	ldr	r3, [r7, #32]
 800cc32:	09db      	lsrs	r3, r3, #7
 800cc34:	623b      	str	r3, [r7, #32]
 800cc36:	6a3b      	ldr	r3, [r7, #32]
 800cc38:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc3a:	d8f0      	bhi.n	800cc1e <SEGGER_SYSVIEW_RecordU32x5+0x112>
 800cc3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc3e:	1c5a      	adds	r2, r3, #1
 800cc40:	627a      	str	r2, [r7, #36]	@ 0x24
 800cc42:	6a3a      	ldr	r2, [r7, #32]
 800cc44:	b2d2      	uxtb	r2, r2
 800cc46:	701a      	strb	r2, [r3, #0]
 800cc48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc4a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800cc4c:	68fa      	ldr	r2, [r7, #12]
 800cc4e:	6979      	ldr	r1, [r7, #20]
 800cc50:	69b8      	ldr	r0, [r7, #24]
 800cc52:	f7ff fbdd 	bl	800c410 <_SendPacket>
  RECORD_END();
 800cc56:	69fb      	ldr	r3, [r7, #28]
 800cc58:	f383 8811 	msr	BASEPRI, r3
}
 800cc5c:	bf00      	nop
 800cc5e:	3748      	adds	r7, #72	@ 0x48
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	2001ab54 	.word	0x2001ab54

0800cc68 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b08c      	sub	sp, #48	@ 0x30
 800cc6c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800cc6e:	4b58      	ldr	r3, [pc, #352]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800cc70:	2201      	movs	r2, #1
 800cc72:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800cc74:	f3ef 8311 	mrs	r3, BASEPRI
 800cc78:	f04f 0120 	mov.w	r1, #32
 800cc7c:	f381 8811 	msr	BASEPRI, r1
 800cc80:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800cc82:	4b53      	ldr	r3, [pc, #332]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800cc84:	785b      	ldrb	r3, [r3, #1]
 800cc86:	220a      	movs	r2, #10
 800cc88:	4952      	ldr	r1, [pc, #328]	@ (800cdd4 <SEGGER_SYSVIEW_Start+0x16c>)
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f7f3 faa0 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800cc96:	200a      	movs	r0, #10
 800cc98:	f7ff fd7c 	bl	800c794 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800cc9c:	f3ef 8311 	mrs	r3, BASEPRI
 800cca0:	f04f 0120 	mov.w	r1, #32
 800cca4:	f381 8811 	msr	BASEPRI, r1
 800cca8:	60bb      	str	r3, [r7, #8]
 800ccaa:	484b      	ldr	r0, [pc, #300]	@ (800cdd8 <SEGGER_SYSVIEW_Start+0x170>)
 800ccac:	f7ff fac4 	bl	800c238 <_PreparePacket>
 800ccb0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ccba:	4b45      	ldr	r3, [pc, #276]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800ccbc:	685b      	ldr	r3, [r3, #4]
 800ccbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ccc0:	e00b      	b.n	800ccda <SEGGER_SYSVIEW_Start+0x72>
 800ccc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccc4:	b2da      	uxtb	r2, r3
 800ccc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccc8:	1c59      	adds	r1, r3, #1
 800ccca:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800cccc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ccd0:	b2d2      	uxtb	r2, r2
 800ccd2:	701a      	strb	r2, [r3, #0]
 800ccd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccd6:	09db      	lsrs	r3, r3, #7
 800ccd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ccda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccdc:	2b7f      	cmp	r3, #127	@ 0x7f
 800ccde:	d8f0      	bhi.n	800ccc2 <SEGGER_SYSVIEW_Start+0x5a>
 800cce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cce2:	1c5a      	adds	r2, r3, #1
 800cce4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cce6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cce8:	b2d2      	uxtb	r2, r2
 800ccea:	701a      	strb	r2, [r3, #0]
 800ccec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccee:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccf4:	4b36      	ldr	r3, [pc, #216]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800ccf6:	689b      	ldr	r3, [r3, #8]
 800ccf8:	623b      	str	r3, [r7, #32]
 800ccfa:	e00b      	b.n	800cd14 <SEGGER_SYSVIEW_Start+0xac>
 800ccfc:	6a3b      	ldr	r3, [r7, #32]
 800ccfe:	b2da      	uxtb	r2, r3
 800cd00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd02:	1c59      	adds	r1, r3, #1
 800cd04:	6279      	str	r1, [r7, #36]	@ 0x24
 800cd06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cd0a:	b2d2      	uxtb	r2, r2
 800cd0c:	701a      	strb	r2, [r3, #0]
 800cd0e:	6a3b      	ldr	r3, [r7, #32]
 800cd10:	09db      	lsrs	r3, r3, #7
 800cd12:	623b      	str	r3, [r7, #32]
 800cd14:	6a3b      	ldr	r3, [r7, #32]
 800cd16:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd18:	d8f0      	bhi.n	800ccfc <SEGGER_SYSVIEW_Start+0x94>
 800cd1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd1c:	1c5a      	adds	r2, r3, #1
 800cd1e:	627a      	str	r2, [r7, #36]	@ 0x24
 800cd20:	6a3a      	ldr	r2, [r7, #32]
 800cd22:	b2d2      	uxtb	r2, r2
 800cd24:	701a      	strb	r2, [r3, #0]
 800cd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd28:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	61fb      	str	r3, [r7, #28]
 800cd2e:	4b28      	ldr	r3, [pc, #160]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800cd30:	691b      	ldr	r3, [r3, #16]
 800cd32:	61bb      	str	r3, [r7, #24]
 800cd34:	e00b      	b.n	800cd4e <SEGGER_SYSVIEW_Start+0xe6>
 800cd36:	69bb      	ldr	r3, [r7, #24]
 800cd38:	b2da      	uxtb	r2, r3
 800cd3a:	69fb      	ldr	r3, [r7, #28]
 800cd3c:	1c59      	adds	r1, r3, #1
 800cd3e:	61f9      	str	r1, [r7, #28]
 800cd40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cd44:	b2d2      	uxtb	r2, r2
 800cd46:	701a      	strb	r2, [r3, #0]
 800cd48:	69bb      	ldr	r3, [r7, #24]
 800cd4a:	09db      	lsrs	r3, r3, #7
 800cd4c:	61bb      	str	r3, [r7, #24]
 800cd4e:	69bb      	ldr	r3, [r7, #24]
 800cd50:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd52:	d8f0      	bhi.n	800cd36 <SEGGER_SYSVIEW_Start+0xce>
 800cd54:	69fb      	ldr	r3, [r7, #28]
 800cd56:	1c5a      	adds	r2, r3, #1
 800cd58:	61fa      	str	r2, [r7, #28]
 800cd5a:	69ba      	ldr	r2, [r7, #24]
 800cd5c:	b2d2      	uxtb	r2, r2
 800cd5e:	701a      	strb	r2, [r3, #0]
 800cd60:	69fb      	ldr	r3, [r7, #28]
 800cd62:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	617b      	str	r3, [r7, #20]
 800cd68:	2300      	movs	r3, #0
 800cd6a:	613b      	str	r3, [r7, #16]
 800cd6c:	e00b      	b.n	800cd86 <SEGGER_SYSVIEW_Start+0x11e>
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	b2da      	uxtb	r2, r3
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	1c59      	adds	r1, r3, #1
 800cd76:	6179      	str	r1, [r7, #20]
 800cd78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cd7c:	b2d2      	uxtb	r2, r2
 800cd7e:	701a      	strb	r2, [r3, #0]
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	09db      	lsrs	r3, r3, #7
 800cd84:	613b      	str	r3, [r7, #16]
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd8a:	d8f0      	bhi.n	800cd6e <SEGGER_SYSVIEW_Start+0x106>
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	1c5a      	adds	r2, r3, #1
 800cd90:	617a      	str	r2, [r7, #20]
 800cd92:	693a      	ldr	r2, [r7, #16]
 800cd94:	b2d2      	uxtb	r2, r2
 800cd96:	701a      	strb	r2, [r3, #0]
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800cd9c:	2218      	movs	r2, #24
 800cd9e:	6839      	ldr	r1, [r7, #0]
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f7ff fb35 	bl	800c410 <_SendPacket>
      RECORD_END();
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800cdac:	4b08      	ldr	r3, [pc, #32]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800cdae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d002      	beq.n	800cdba <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800cdb4:	4b06      	ldr	r3, [pc, #24]	@ (800cdd0 <SEGGER_SYSVIEW_Start+0x168>)
 800cdb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdb8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800cdba:	f000 f9eb 	bl	800d194 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800cdbe:	f000 f9b1 	bl	800d124 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800cdc2:	f000 fc8d 	bl	800d6e0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800cdc6:	bf00      	nop
 800cdc8:	3730      	adds	r7, #48	@ 0x30
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	2001ab24 	.word	0x2001ab24
 800cdd4:	0800ede0 	.word	0x0800ede0
 800cdd8:	2001ab54 	.word	0x2001ab54

0800cddc <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b082      	sub	sp, #8
 800cde0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800cde2:	f3ef 8311 	mrs	r3, BASEPRI
 800cde6:	f04f 0120 	mov.w	r1, #32
 800cdea:	f381 8811 	msr	BASEPRI, r1
 800cdee:	607b      	str	r3, [r7, #4]
 800cdf0:	480b      	ldr	r0, [pc, #44]	@ (800ce20 <SEGGER_SYSVIEW_Stop+0x44>)
 800cdf2:	f7ff fa21 	bl	800c238 <_PreparePacket>
 800cdf6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800cdf8:	4b0a      	ldr	r3, [pc, #40]	@ (800ce24 <SEGGER_SYSVIEW_Stop+0x48>)
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d007      	beq.n	800ce10 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800ce00:	220b      	movs	r2, #11
 800ce02:	6839      	ldr	r1, [r7, #0]
 800ce04:	6838      	ldr	r0, [r7, #0]
 800ce06:	f7ff fb03 	bl	800c410 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800ce0a:	4b06      	ldr	r3, [pc, #24]	@ (800ce24 <SEGGER_SYSVIEW_Stop+0x48>)
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	f383 8811 	msr	BASEPRI, r3
}
 800ce16:	bf00      	nop
 800ce18:	3708      	adds	r7, #8
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}
 800ce1e:	bf00      	nop
 800ce20:	2001ab54 	.word	0x2001ab54
 800ce24:	2001ab24 	.word	0x2001ab24

0800ce28 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b08c      	sub	sp, #48	@ 0x30
 800ce2c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800ce2e:	f3ef 8311 	mrs	r3, BASEPRI
 800ce32:	f04f 0120 	mov.w	r1, #32
 800ce36:	f381 8811 	msr	BASEPRI, r1
 800ce3a:	60fb      	str	r3, [r7, #12]
 800ce3c:	4845      	ldr	r0, [pc, #276]	@ (800cf54 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800ce3e:	f7ff f9fb 	bl	800c238 <_PreparePacket>
 800ce42:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce4c:	4b42      	ldr	r3, [pc, #264]	@ (800cf58 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce52:	e00b      	b.n	800ce6c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800ce54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce56:	b2da      	uxtb	r2, r3
 800ce58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce5a:	1c59      	adds	r1, r3, #1
 800ce5c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ce5e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ce62:	b2d2      	uxtb	r2, r2
 800ce64:	701a      	strb	r2, [r3, #0]
 800ce66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce68:	09db      	lsrs	r3, r3, #7
 800ce6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ce70:	d8f0      	bhi.n	800ce54 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800ce72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce74:	1c5a      	adds	r2, r3, #1
 800ce76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ce78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce7a:	b2d2      	uxtb	r2, r2
 800ce7c:	701a      	strb	r2, [r3, #0]
 800ce7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce80:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce86:	4b34      	ldr	r3, [pc, #208]	@ (800cf58 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ce88:	689b      	ldr	r3, [r3, #8]
 800ce8a:	623b      	str	r3, [r7, #32]
 800ce8c:	e00b      	b.n	800cea6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800ce8e:	6a3b      	ldr	r3, [r7, #32]
 800ce90:	b2da      	uxtb	r2, r3
 800ce92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce94:	1c59      	adds	r1, r3, #1
 800ce96:	6279      	str	r1, [r7, #36]	@ 0x24
 800ce98:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ce9c:	b2d2      	uxtb	r2, r2
 800ce9e:	701a      	strb	r2, [r3, #0]
 800cea0:	6a3b      	ldr	r3, [r7, #32]
 800cea2:	09db      	lsrs	r3, r3, #7
 800cea4:	623b      	str	r3, [r7, #32]
 800cea6:	6a3b      	ldr	r3, [r7, #32]
 800cea8:	2b7f      	cmp	r3, #127	@ 0x7f
 800ceaa:	d8f0      	bhi.n	800ce8e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800ceac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceae:	1c5a      	adds	r2, r3, #1
 800ceb0:	627a      	str	r2, [r7, #36]	@ 0x24
 800ceb2:	6a3a      	ldr	r2, [r7, #32]
 800ceb4:	b2d2      	uxtb	r2, r2
 800ceb6:	701a      	strb	r2, [r3, #0]
 800ceb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	61fb      	str	r3, [r7, #28]
 800cec0:	4b25      	ldr	r3, [pc, #148]	@ (800cf58 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800cec2:	691b      	ldr	r3, [r3, #16]
 800cec4:	61bb      	str	r3, [r7, #24]
 800cec6:	e00b      	b.n	800cee0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800cec8:	69bb      	ldr	r3, [r7, #24]
 800ceca:	b2da      	uxtb	r2, r3
 800cecc:	69fb      	ldr	r3, [r7, #28]
 800cece:	1c59      	adds	r1, r3, #1
 800ced0:	61f9      	str	r1, [r7, #28]
 800ced2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ced6:	b2d2      	uxtb	r2, r2
 800ced8:	701a      	strb	r2, [r3, #0]
 800ceda:	69bb      	ldr	r3, [r7, #24]
 800cedc:	09db      	lsrs	r3, r3, #7
 800cede:	61bb      	str	r3, [r7, #24]
 800cee0:	69bb      	ldr	r3, [r7, #24]
 800cee2:	2b7f      	cmp	r3, #127	@ 0x7f
 800cee4:	d8f0      	bhi.n	800cec8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800cee6:	69fb      	ldr	r3, [r7, #28]
 800cee8:	1c5a      	adds	r2, r3, #1
 800ceea:	61fa      	str	r2, [r7, #28]
 800ceec:	69ba      	ldr	r2, [r7, #24]
 800ceee:	b2d2      	uxtb	r2, r2
 800cef0:	701a      	strb	r2, [r3, #0]
 800cef2:	69fb      	ldr	r3, [r7, #28]
 800cef4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	617b      	str	r3, [r7, #20]
 800cefa:	2300      	movs	r3, #0
 800cefc:	613b      	str	r3, [r7, #16]
 800cefe:	e00b      	b.n	800cf18 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	b2da      	uxtb	r2, r3
 800cf04:	697b      	ldr	r3, [r7, #20]
 800cf06:	1c59      	adds	r1, r3, #1
 800cf08:	6179      	str	r1, [r7, #20]
 800cf0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cf0e:	b2d2      	uxtb	r2, r2
 800cf10:	701a      	strb	r2, [r3, #0]
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	09db      	lsrs	r3, r3, #7
 800cf16:	613b      	str	r3, [r7, #16]
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	2b7f      	cmp	r3, #127	@ 0x7f
 800cf1c:	d8f0      	bhi.n	800cf00 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	1c5a      	adds	r2, r3, #1
 800cf22:	617a      	str	r2, [r7, #20]
 800cf24:	693a      	ldr	r2, [r7, #16]
 800cf26:	b2d2      	uxtb	r2, r2
 800cf28:	701a      	strb	r2, [r3, #0]
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800cf2e:	2218      	movs	r2, #24
 800cf30:	6879      	ldr	r1, [r7, #4]
 800cf32:	68b8      	ldr	r0, [r7, #8]
 800cf34:	f7ff fa6c 	bl	800c410 <_SendPacket>
  RECORD_END();
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800cf3e:	4b06      	ldr	r3, [pc, #24]	@ (800cf58 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800cf40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d002      	beq.n	800cf4c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800cf46:	4b04      	ldr	r3, [pc, #16]	@ (800cf58 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800cf48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf4a:	4798      	blx	r3
  }
}
 800cf4c:	bf00      	nop
 800cf4e:	3730      	adds	r7, #48	@ 0x30
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	2001ab54 	.word	0x2001ab54
 800cf58:	2001ab24 	.word	0x2001ab24

0800cf5c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b092      	sub	sp, #72	@ 0x48
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800cf64:	f3ef 8311 	mrs	r3, BASEPRI
 800cf68:	f04f 0120 	mov.w	r1, #32
 800cf6c:	f381 8811 	msr	BASEPRI, r1
 800cf70:	617b      	str	r3, [r7, #20]
 800cf72:	486a      	ldr	r0, [pc, #424]	@ (800d11c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800cf74:	f7ff f960 	bl	800c238 <_PreparePacket>
 800cf78:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800cf7a:	693b      	ldr	r3, [r7, #16]
 800cf7c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	4b66      	ldr	r3, [pc, #408]	@ (800d120 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800cf88:	691b      	ldr	r3, [r3, #16]
 800cf8a:	1ad3      	subs	r3, r2, r3
 800cf8c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf8e:	e00b      	b.n	800cfa8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800cf90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf92:	b2da      	uxtb	r2, r3
 800cf94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf96:	1c59      	adds	r1, r3, #1
 800cf98:	6479      	str	r1, [r7, #68]	@ 0x44
 800cf9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cf9e:	b2d2      	uxtb	r2, r2
 800cfa0:	701a      	strb	r2, [r3, #0]
 800cfa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfa4:	09db      	lsrs	r3, r3, #7
 800cfa6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfaa:	2b7f      	cmp	r3, #127	@ 0x7f
 800cfac:	d8f0      	bhi.n	800cf90 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800cfae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfb0:	1c5a      	adds	r2, r3, #1
 800cfb2:	647a      	str	r2, [r7, #68]	@ 0x44
 800cfb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cfb6:	b2d2      	uxtb	r2, r2
 800cfb8:	701a      	strb	r2, [r3, #0]
 800cfba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfbc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	689b      	ldr	r3, [r3, #8]
 800cfc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cfc8:	e00b      	b.n	800cfe2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800cfca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfcc:	b2da      	uxtb	r2, r3
 800cfce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfd0:	1c59      	adds	r1, r3, #1
 800cfd2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800cfd4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cfd8:	b2d2      	uxtb	r2, r2
 800cfda:	701a      	strb	r2, [r3, #0]
 800cfdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfde:	09db      	lsrs	r3, r3, #7
 800cfe0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cfe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfe4:	2b7f      	cmp	r3, #127	@ 0x7f
 800cfe6:	d8f0      	bhi.n	800cfca <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800cfe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfea:	1c5a      	adds	r2, r3, #1
 800cfec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800cfee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cff0:	b2d2      	uxtb	r2, r2
 800cff2:	701a      	strb	r2, [r3, #0]
 800cff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cff6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	2220      	movs	r2, #32
 800cffe:	4619      	mov	r1, r3
 800d000:	68f8      	ldr	r0, [r7, #12]
 800d002:	f7ff f8e9 	bl	800c1d8 <_EncodeStr>
 800d006:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800d008:	2209      	movs	r2, #9
 800d00a:	68f9      	ldr	r1, [r7, #12]
 800d00c:	6938      	ldr	r0, [r7, #16]
 800d00e:	f7ff f9ff 	bl	800c410 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800d012:	693b      	ldr	r3, [r7, #16]
 800d014:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	637b      	str	r3, [r7, #52]	@ 0x34
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681a      	ldr	r2, [r3, #0]
 800d01e:	4b40      	ldr	r3, [pc, #256]	@ (800d120 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d020:	691b      	ldr	r3, [r3, #16]
 800d022:	1ad3      	subs	r3, r2, r3
 800d024:	633b      	str	r3, [r7, #48]	@ 0x30
 800d026:	e00b      	b.n	800d040 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800d028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02a:	b2da      	uxtb	r2, r3
 800d02c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d02e:	1c59      	adds	r1, r3, #1
 800d030:	6379      	str	r1, [r7, #52]	@ 0x34
 800d032:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d036:	b2d2      	uxtb	r2, r2
 800d038:	701a      	strb	r2, [r3, #0]
 800d03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d03c:	09db      	lsrs	r3, r3, #7
 800d03e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d042:	2b7f      	cmp	r3, #127	@ 0x7f
 800d044:	d8f0      	bhi.n	800d028 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800d046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d048:	1c5a      	adds	r2, r3, #1
 800d04a:	637a      	str	r2, [r7, #52]	@ 0x34
 800d04c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d04e:	b2d2      	uxtb	r2, r2
 800d050:	701a      	strb	r2, [r3, #0]
 800d052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d054:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	68db      	ldr	r3, [r3, #12]
 800d05e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d060:	e00b      	b.n	800d07a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800d062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d064:	b2da      	uxtb	r2, r3
 800d066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d068:	1c59      	adds	r1, r3, #1
 800d06a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d06c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d070:	b2d2      	uxtb	r2, r2
 800d072:	701a      	strb	r2, [r3, #0]
 800d074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d076:	09db      	lsrs	r3, r3, #7
 800d078:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d07c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d07e:	d8f0      	bhi.n	800d062 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800d080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d082:	1c5a      	adds	r2, r3, #1
 800d084:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d086:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d088:	b2d2      	uxtb	r2, r2
 800d08a:	701a      	strb	r2, [r3, #0]
 800d08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d08e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	627b      	str	r3, [r7, #36]	@ 0x24
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	691b      	ldr	r3, [r3, #16]
 800d098:	623b      	str	r3, [r7, #32]
 800d09a:	e00b      	b.n	800d0b4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800d09c:	6a3b      	ldr	r3, [r7, #32]
 800d09e:	b2da      	uxtb	r2, r3
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a2:	1c59      	adds	r1, r3, #1
 800d0a4:	6279      	str	r1, [r7, #36]	@ 0x24
 800d0a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d0aa:	b2d2      	uxtb	r2, r2
 800d0ac:	701a      	strb	r2, [r3, #0]
 800d0ae:	6a3b      	ldr	r3, [r7, #32]
 800d0b0:	09db      	lsrs	r3, r3, #7
 800d0b2:	623b      	str	r3, [r7, #32]
 800d0b4:	6a3b      	ldr	r3, [r7, #32]
 800d0b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d0b8:	d8f0      	bhi.n	800d09c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800d0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0bc:	1c5a      	adds	r2, r3, #1
 800d0be:	627a      	str	r2, [r7, #36]	@ 0x24
 800d0c0:	6a3a      	ldr	r2, [r7, #32]
 800d0c2:	b2d2      	uxtb	r2, r2
 800d0c4:	701a      	strb	r2, [r3, #0]
 800d0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	61fb      	str	r3, [r7, #28]
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	61bb      	str	r3, [r7, #24]
 800d0d2:	e00b      	b.n	800d0ec <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800d0d4:	69bb      	ldr	r3, [r7, #24]
 800d0d6:	b2da      	uxtb	r2, r3
 800d0d8:	69fb      	ldr	r3, [r7, #28]
 800d0da:	1c59      	adds	r1, r3, #1
 800d0dc:	61f9      	str	r1, [r7, #28]
 800d0de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d0e2:	b2d2      	uxtb	r2, r2
 800d0e4:	701a      	strb	r2, [r3, #0]
 800d0e6:	69bb      	ldr	r3, [r7, #24]
 800d0e8:	09db      	lsrs	r3, r3, #7
 800d0ea:	61bb      	str	r3, [r7, #24]
 800d0ec:	69bb      	ldr	r3, [r7, #24]
 800d0ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800d0f0:	d8f0      	bhi.n	800d0d4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800d0f2:	69fb      	ldr	r3, [r7, #28]
 800d0f4:	1c5a      	adds	r2, r3, #1
 800d0f6:	61fa      	str	r2, [r7, #28]
 800d0f8:	69ba      	ldr	r2, [r7, #24]
 800d0fa:	b2d2      	uxtb	r2, r2
 800d0fc:	701a      	strb	r2, [r3, #0]
 800d0fe:	69fb      	ldr	r3, [r7, #28]
 800d100:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800d102:	2215      	movs	r2, #21
 800d104:	68f9      	ldr	r1, [r7, #12]
 800d106:	6938      	ldr	r0, [r7, #16]
 800d108:	f7ff f982 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	f383 8811 	msr	BASEPRI, r3
}
 800d112:	bf00      	nop
 800d114:	3748      	adds	r7, #72	@ 0x48
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}
 800d11a:	bf00      	nop
 800d11c:	2001ab54 	.word	0x2001ab54
 800d120:	2001ab24 	.word	0x2001ab24

0800d124 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800d124:	b580      	push	{r7, lr}
 800d126:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800d128:	4b07      	ldr	r3, [pc, #28]	@ (800d148 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d12a:	6a1b      	ldr	r3, [r3, #32]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d008      	beq.n	800d142 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800d130:	4b05      	ldr	r3, [pc, #20]	@ (800d148 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d132:	6a1b      	ldr	r3, [r3, #32]
 800d134:	685b      	ldr	r3, [r3, #4]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d003      	beq.n	800d142 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800d13a:	4b03      	ldr	r3, [pc, #12]	@ (800d148 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d13c:	6a1b      	ldr	r3, [r3, #32]
 800d13e:	685b      	ldr	r3, [r3, #4]
 800d140:	4798      	blx	r3
  }
}
 800d142:	bf00      	nop
 800d144:	bd80      	pop	{r7, pc}
 800d146:	bf00      	nop
 800d148:	2001ab24 	.word	0x2001ab24

0800d14c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b086      	sub	sp, #24
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d154:	f3ef 8311 	mrs	r3, BASEPRI
 800d158:	f04f 0120 	mov.w	r1, #32
 800d15c:	f381 8811 	msr	BASEPRI, r1
 800d160:	617b      	str	r3, [r7, #20]
 800d162:	480b      	ldr	r0, [pc, #44]	@ (800d190 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800d164:	f7ff f868 	bl	800c238 <_PreparePacket>
 800d168:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d16a:	2280      	movs	r2, #128	@ 0x80
 800d16c:	6879      	ldr	r1, [r7, #4]
 800d16e:	6938      	ldr	r0, [r7, #16]
 800d170:	f7ff f832 	bl	800c1d8 <_EncodeStr>
 800d174:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800d176:	220e      	movs	r2, #14
 800d178:	68f9      	ldr	r1, [r7, #12]
 800d17a:	6938      	ldr	r0, [r7, #16]
 800d17c:	f7ff f948 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	f383 8811 	msr	BASEPRI, r3
}
 800d186:	bf00      	nop
 800d188:	3718      	adds	r7, #24
 800d18a:	46bd      	mov	sp, r7
 800d18c:	bd80      	pop	{r7, pc}
 800d18e:	bf00      	nop
 800d190:	2001ab54 	.word	0x2001ab54

0800d194 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800d194:	b590      	push	{r4, r7, lr}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800d19a:	4b15      	ldr	r3, [pc, #84]	@ (800d1f0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800d19c:	6a1b      	ldr	r3, [r3, #32]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d01a      	beq.n	800d1d8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800d1a2:	4b13      	ldr	r3, [pc, #76]	@ (800d1f0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800d1a4:	6a1b      	ldr	r3, [r3, #32]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d015      	beq.n	800d1d8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800d1ac:	4b10      	ldr	r3, [pc, #64]	@ (800d1f0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800d1ae:	6a1b      	ldr	r3, [r3, #32]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	4798      	blx	r3
 800d1b4:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800d1b8:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800d1ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1be:	f04f 0200 	mov.w	r2, #0
 800d1c2:	f04f 0300 	mov.w	r3, #0
 800d1c6:	000a      	movs	r2, r1
 800d1c8:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800d1ca:	4613      	mov	r3, r2
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	4621      	mov	r1, r4
 800d1d0:	200d      	movs	r0, #13
 800d1d2:	f7ff fb39 	bl	800c848 <SEGGER_SYSVIEW_RecordU32x2>
 800d1d6:	e006      	b.n	800d1e6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800d1d8:	4b06      	ldr	r3, [pc, #24]	@ (800d1f4 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	4619      	mov	r1, r3
 800d1de:	200c      	movs	r0, #12
 800d1e0:	f7ff faf6 	bl	800c7d0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800d1e4:	bf00      	nop
 800d1e6:	bf00      	nop
 800d1e8:	370c      	adds	r7, #12
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd90      	pop	{r4, r7, pc}
 800d1ee:	bf00      	nop
 800d1f0:	2001ab24 	.word	0x2001ab24
 800d1f4:	e0001004 	.word	0xe0001004

0800d1f8 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b086      	sub	sp, #24
 800d1fc:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d1fe:	f3ef 8311 	mrs	r3, BASEPRI
 800d202:	f04f 0120 	mov.w	r1, #32
 800d206:	f381 8811 	msr	BASEPRI, r1
 800d20a:	60fb      	str	r3, [r7, #12]
 800d20c:	4819      	ldr	r0, [pc, #100]	@ (800d274 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800d20e:	f7ff f813 	bl	800c238 <_PreparePacket>
 800d212:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800d218:	4b17      	ldr	r3, [pc, #92]	@ (800d278 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d220:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	617b      	str	r3, [r7, #20]
 800d226:	683b      	ldr	r3, [r7, #0]
 800d228:	613b      	str	r3, [r7, #16]
 800d22a:	e00b      	b.n	800d244 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800d22c:	693b      	ldr	r3, [r7, #16]
 800d22e:	b2da      	uxtb	r2, r3
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	1c59      	adds	r1, r3, #1
 800d234:	6179      	str	r1, [r7, #20]
 800d236:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d23a:	b2d2      	uxtb	r2, r2
 800d23c:	701a      	strb	r2, [r3, #0]
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	09db      	lsrs	r3, r3, #7
 800d242:	613b      	str	r3, [r7, #16]
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	2b7f      	cmp	r3, #127	@ 0x7f
 800d248:	d8f0      	bhi.n	800d22c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	1c5a      	adds	r2, r3, #1
 800d24e:	617a      	str	r2, [r7, #20]
 800d250:	693a      	ldr	r2, [r7, #16]
 800d252:	b2d2      	uxtb	r2, r2
 800d254:	701a      	strb	r2, [r3, #0]
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800d25a:	2202      	movs	r2, #2
 800d25c:	6879      	ldr	r1, [r7, #4]
 800d25e:	68b8      	ldr	r0, [r7, #8]
 800d260:	f7ff f8d6 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f383 8811 	msr	BASEPRI, r3
}
 800d26a:	bf00      	nop
 800d26c:	3718      	adds	r7, #24
 800d26e:	46bd      	mov	sp, r7
 800d270:	bd80      	pop	{r7, pc}
 800d272:	bf00      	nop
 800d274:	2001ab54 	.word	0x2001ab54
 800d278:	e000ed04 	.word	0xe000ed04

0800d27c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b082      	sub	sp, #8
 800d280:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d282:	f3ef 8311 	mrs	r3, BASEPRI
 800d286:	f04f 0120 	mov.w	r1, #32
 800d28a:	f381 8811 	msr	BASEPRI, r1
 800d28e:	607b      	str	r3, [r7, #4]
 800d290:	4807      	ldr	r0, [pc, #28]	@ (800d2b0 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800d292:	f7fe ffd1 	bl	800c238 <_PreparePacket>
 800d296:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800d298:	2203      	movs	r2, #3
 800d29a:	6839      	ldr	r1, [r7, #0]
 800d29c:	6838      	ldr	r0, [r7, #0]
 800d29e:	f7ff f8b7 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f383 8811 	msr	BASEPRI, r3
}
 800d2a8:	bf00      	nop
 800d2aa:	3708      	adds	r7, #8
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	bd80      	pop	{r7, pc}
 800d2b0:	2001ab54 	.word	0x2001ab54

0800d2b4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b082      	sub	sp, #8
 800d2b8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d2ba:	f3ef 8311 	mrs	r3, BASEPRI
 800d2be:	f04f 0120 	mov.w	r1, #32
 800d2c2:	f381 8811 	msr	BASEPRI, r1
 800d2c6:	607b      	str	r3, [r7, #4]
 800d2c8:	4807      	ldr	r0, [pc, #28]	@ (800d2e8 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800d2ca:	f7fe ffb5 	bl	800c238 <_PreparePacket>
 800d2ce:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800d2d0:	2212      	movs	r2, #18
 800d2d2:	6839      	ldr	r1, [r7, #0]
 800d2d4:	6838      	ldr	r0, [r7, #0]
 800d2d6:	f7ff f89b 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f383 8811 	msr	BASEPRI, r3
}
 800d2e0:	bf00      	nop
 800d2e2:	3708      	adds	r7, #8
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}
 800d2e8:	2001ab54 	.word	0x2001ab54

0800d2ec <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b082      	sub	sp, #8
 800d2f0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d2f2:	f3ef 8311 	mrs	r3, BASEPRI
 800d2f6:	f04f 0120 	mov.w	r1, #32
 800d2fa:	f381 8811 	msr	BASEPRI, r1
 800d2fe:	607b      	str	r3, [r7, #4]
 800d300:	4807      	ldr	r0, [pc, #28]	@ (800d320 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800d302:	f7fe ff99 	bl	800c238 <_PreparePacket>
 800d306:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800d308:	2211      	movs	r2, #17
 800d30a:	6839      	ldr	r1, [r7, #0]
 800d30c:	6838      	ldr	r0, [r7, #0]
 800d30e:	f7ff f87f 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	f383 8811 	msr	BASEPRI, r3
}
 800d318:	bf00      	nop
 800d31a:	3708      	adds	r7, #8
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}
 800d320:	2001ab54 	.word	0x2001ab54

0800d324 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800d324:	b580      	push	{r7, lr}
 800d326:	b088      	sub	sp, #32
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d32c:	f3ef 8311 	mrs	r3, BASEPRI
 800d330:	f04f 0120 	mov.w	r1, #32
 800d334:	f381 8811 	msr	BASEPRI, r1
 800d338:	617b      	str	r3, [r7, #20]
 800d33a:	4819      	ldr	r0, [pc, #100]	@ (800d3a0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800d33c:	f7fe ff7c 	bl	800c238 <_PreparePacket>
 800d340:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d342:	693b      	ldr	r3, [r7, #16]
 800d344:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800d346:	4b17      	ldr	r3, [pc, #92]	@ (800d3a4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800d348:	691b      	ldr	r3, [r3, #16]
 800d34a:	687a      	ldr	r2, [r7, #4]
 800d34c:	1ad3      	subs	r3, r2, r3
 800d34e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	61fb      	str	r3, [r7, #28]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	61bb      	str	r3, [r7, #24]
 800d358:	e00b      	b.n	800d372 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800d35a:	69bb      	ldr	r3, [r7, #24]
 800d35c:	b2da      	uxtb	r2, r3
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	1c59      	adds	r1, r3, #1
 800d362:	61f9      	str	r1, [r7, #28]
 800d364:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d368:	b2d2      	uxtb	r2, r2
 800d36a:	701a      	strb	r2, [r3, #0]
 800d36c:	69bb      	ldr	r3, [r7, #24]
 800d36e:	09db      	lsrs	r3, r3, #7
 800d370:	61bb      	str	r3, [r7, #24]
 800d372:	69bb      	ldr	r3, [r7, #24]
 800d374:	2b7f      	cmp	r3, #127	@ 0x7f
 800d376:	d8f0      	bhi.n	800d35a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800d378:	69fb      	ldr	r3, [r7, #28]
 800d37a:	1c5a      	adds	r2, r3, #1
 800d37c:	61fa      	str	r2, [r7, #28]
 800d37e:	69ba      	ldr	r2, [r7, #24]
 800d380:	b2d2      	uxtb	r2, r2
 800d382:	701a      	strb	r2, [r3, #0]
 800d384:	69fb      	ldr	r3, [r7, #28]
 800d386:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800d388:	2208      	movs	r2, #8
 800d38a:	68f9      	ldr	r1, [r7, #12]
 800d38c:	6938      	ldr	r0, [r7, #16]
 800d38e:	f7ff f83f 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	f383 8811 	msr	BASEPRI, r3
}
 800d398:	bf00      	nop
 800d39a:	3720      	adds	r7, #32
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}
 800d3a0:	2001ab54 	.word	0x2001ab54
 800d3a4:	2001ab24 	.word	0x2001ab24

0800d3a8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b088      	sub	sp, #32
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d3b0:	f3ef 8311 	mrs	r3, BASEPRI
 800d3b4:	f04f 0120 	mov.w	r1, #32
 800d3b8:	f381 8811 	msr	BASEPRI, r1
 800d3bc:	617b      	str	r3, [r7, #20]
 800d3be:	4819      	ldr	r0, [pc, #100]	@ (800d424 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800d3c0:	f7fe ff3a 	bl	800c238 <_PreparePacket>
 800d3c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800d3ca:	4b17      	ldr	r3, [pc, #92]	@ (800d428 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800d3cc:	691b      	ldr	r3, [r3, #16]
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	1ad3      	subs	r3, r2, r3
 800d3d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	61fb      	str	r3, [r7, #28]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	61bb      	str	r3, [r7, #24]
 800d3dc:	e00b      	b.n	800d3f6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800d3de:	69bb      	ldr	r3, [r7, #24]
 800d3e0:	b2da      	uxtb	r2, r3
 800d3e2:	69fb      	ldr	r3, [r7, #28]
 800d3e4:	1c59      	adds	r1, r3, #1
 800d3e6:	61f9      	str	r1, [r7, #28]
 800d3e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d3ec:	b2d2      	uxtb	r2, r2
 800d3ee:	701a      	strb	r2, [r3, #0]
 800d3f0:	69bb      	ldr	r3, [r7, #24]
 800d3f2:	09db      	lsrs	r3, r3, #7
 800d3f4:	61bb      	str	r3, [r7, #24]
 800d3f6:	69bb      	ldr	r3, [r7, #24]
 800d3f8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d3fa:	d8f0      	bhi.n	800d3de <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800d3fc:	69fb      	ldr	r3, [r7, #28]
 800d3fe:	1c5a      	adds	r2, r3, #1
 800d400:	61fa      	str	r2, [r7, #28]
 800d402:	69ba      	ldr	r2, [r7, #24]
 800d404:	b2d2      	uxtb	r2, r2
 800d406:	701a      	strb	r2, [r3, #0]
 800d408:	69fb      	ldr	r3, [r7, #28]
 800d40a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800d40c:	2204      	movs	r2, #4
 800d40e:	68f9      	ldr	r1, [r7, #12]
 800d410:	6938      	ldr	r0, [r7, #16]
 800d412:	f7fe fffd 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	f383 8811 	msr	BASEPRI, r3
}
 800d41c:	bf00      	nop
 800d41e:	3720      	adds	r7, #32
 800d420:	46bd      	mov	sp, r7
 800d422:	bd80      	pop	{r7, pc}
 800d424:	2001ab54 	.word	0x2001ab54
 800d428:	2001ab24 	.word	0x2001ab24

0800d42c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b088      	sub	sp, #32
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d434:	f3ef 8311 	mrs	r3, BASEPRI
 800d438:	f04f 0120 	mov.w	r1, #32
 800d43c:	f381 8811 	msr	BASEPRI, r1
 800d440:	617b      	str	r3, [r7, #20]
 800d442:	4819      	ldr	r0, [pc, #100]	@ (800d4a8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800d444:	f7fe fef8 	bl	800c238 <_PreparePacket>
 800d448:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800d44e:	4b17      	ldr	r3, [pc, #92]	@ (800d4ac <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800d450:	691b      	ldr	r3, [r3, #16]
 800d452:	687a      	ldr	r2, [r7, #4]
 800d454:	1ad3      	subs	r3, r2, r3
 800d456:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	61fb      	str	r3, [r7, #28]
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	61bb      	str	r3, [r7, #24]
 800d460:	e00b      	b.n	800d47a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800d462:	69bb      	ldr	r3, [r7, #24]
 800d464:	b2da      	uxtb	r2, r3
 800d466:	69fb      	ldr	r3, [r7, #28]
 800d468:	1c59      	adds	r1, r3, #1
 800d46a:	61f9      	str	r1, [r7, #28]
 800d46c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d470:	b2d2      	uxtb	r2, r2
 800d472:	701a      	strb	r2, [r3, #0]
 800d474:	69bb      	ldr	r3, [r7, #24]
 800d476:	09db      	lsrs	r3, r3, #7
 800d478:	61bb      	str	r3, [r7, #24]
 800d47a:	69bb      	ldr	r3, [r7, #24]
 800d47c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d47e:	d8f0      	bhi.n	800d462 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800d480:	69fb      	ldr	r3, [r7, #28]
 800d482:	1c5a      	adds	r2, r3, #1
 800d484:	61fa      	str	r2, [r7, #28]
 800d486:	69ba      	ldr	r2, [r7, #24]
 800d488:	b2d2      	uxtb	r2, r2
 800d48a:	701a      	strb	r2, [r3, #0]
 800d48c:	69fb      	ldr	r3, [r7, #28]
 800d48e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800d490:	2206      	movs	r2, #6
 800d492:	68f9      	ldr	r1, [r7, #12]
 800d494:	6938      	ldr	r0, [r7, #16]
 800d496:	f7fe ffbb 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	f383 8811 	msr	BASEPRI, r3
}
 800d4a0:	bf00      	nop
 800d4a2:	3720      	adds	r7, #32
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bd80      	pop	{r7, pc}
 800d4a8:	2001ab54 	.word	0x2001ab54
 800d4ac:	2001ab24 	.word	0x2001ab24

0800d4b0 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b08a      	sub	sp, #40	@ 0x28
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
 800d4b8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d4ba:	f3ef 8311 	mrs	r3, BASEPRI
 800d4be:	f04f 0120 	mov.w	r1, #32
 800d4c2:	f381 8811 	msr	BASEPRI, r1
 800d4c6:	617b      	str	r3, [r7, #20]
 800d4c8:	4827      	ldr	r0, [pc, #156]	@ (800d568 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800d4ca:	f7fe feb5 	bl	800c238 <_PreparePacket>
 800d4ce:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800d4d4:	4b25      	ldr	r3, [pc, #148]	@ (800d56c <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800d4d6:	691b      	ldr	r3, [r3, #16]
 800d4d8:	687a      	ldr	r2, [r7, #4]
 800d4da:	1ad3      	subs	r3, r2, r3
 800d4dc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	623b      	str	r3, [r7, #32]
 800d4e6:	e00b      	b.n	800d500 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800d4e8:	6a3b      	ldr	r3, [r7, #32]
 800d4ea:	b2da      	uxtb	r2, r3
 800d4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ee:	1c59      	adds	r1, r3, #1
 800d4f0:	6279      	str	r1, [r7, #36]	@ 0x24
 800d4f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d4f6:	b2d2      	uxtb	r2, r2
 800d4f8:	701a      	strb	r2, [r3, #0]
 800d4fa:	6a3b      	ldr	r3, [r7, #32]
 800d4fc:	09db      	lsrs	r3, r3, #7
 800d4fe:	623b      	str	r3, [r7, #32]
 800d500:	6a3b      	ldr	r3, [r7, #32]
 800d502:	2b7f      	cmp	r3, #127	@ 0x7f
 800d504:	d8f0      	bhi.n	800d4e8 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800d506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d508:	1c5a      	adds	r2, r3, #1
 800d50a:	627a      	str	r2, [r7, #36]	@ 0x24
 800d50c:	6a3a      	ldr	r2, [r7, #32]
 800d50e:	b2d2      	uxtb	r2, r2
 800d510:	701a      	strb	r2, [r3, #0]
 800d512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d514:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	61fb      	str	r3, [r7, #28]
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	61bb      	str	r3, [r7, #24]
 800d51e:	e00b      	b.n	800d538 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800d520:	69bb      	ldr	r3, [r7, #24]
 800d522:	b2da      	uxtb	r2, r3
 800d524:	69fb      	ldr	r3, [r7, #28]
 800d526:	1c59      	adds	r1, r3, #1
 800d528:	61f9      	str	r1, [r7, #28]
 800d52a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d52e:	b2d2      	uxtb	r2, r2
 800d530:	701a      	strb	r2, [r3, #0]
 800d532:	69bb      	ldr	r3, [r7, #24]
 800d534:	09db      	lsrs	r3, r3, #7
 800d536:	61bb      	str	r3, [r7, #24]
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d53c:	d8f0      	bhi.n	800d520 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800d53e:	69fb      	ldr	r3, [r7, #28]
 800d540:	1c5a      	adds	r2, r3, #1
 800d542:	61fa      	str	r2, [r7, #28]
 800d544:	69ba      	ldr	r2, [r7, #24]
 800d546:	b2d2      	uxtb	r2, r2
 800d548:	701a      	strb	r2, [r3, #0]
 800d54a:	69fb      	ldr	r3, [r7, #28]
 800d54c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800d54e:	2207      	movs	r2, #7
 800d550:	68f9      	ldr	r1, [r7, #12]
 800d552:	6938      	ldr	r0, [r7, #16]
 800d554:	f7fe ff5c 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d558:	697b      	ldr	r3, [r7, #20]
 800d55a:	f383 8811 	msr	BASEPRI, r3
}
 800d55e:	bf00      	nop
 800d560:	3728      	adds	r7, #40	@ 0x28
 800d562:	46bd      	mov	sp, r7
 800d564:	bd80      	pop	{r7, pc}
 800d566:	bf00      	nop
 800d568:	2001ab54 	.word	0x2001ab54
 800d56c:	2001ab24 	.word	0x2001ab24

0800d570 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800d570:	b480      	push	{r7}
 800d572:	b083      	sub	sp, #12
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800d578:	4b04      	ldr	r3, [pc, #16]	@ (800d58c <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800d57a:	691b      	ldr	r3, [r3, #16]
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	1ad3      	subs	r3, r2, r3
}
 800d580:	4618      	mov	r0, r3
 800d582:	370c      	adds	r7, #12
 800d584:	46bd      	mov	sp, r7
 800d586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58a:	4770      	bx	lr
 800d58c:	2001ab24 	.word	0x2001ab24

0800d590 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800d590:	b580      	push	{r7, lr}
 800d592:	b08c      	sub	sp, #48	@ 0x30
 800d594:	af00      	add	r7, sp, #0
 800d596:	4603      	mov	r3, r0
 800d598:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800d59a:	4b40      	ldr	r3, [pc, #256]	@ (800d69c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d077      	beq.n	800d692 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800d5a2:	4b3e      	ldr	r3, [pc, #248]	@ (800d69c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d5ac:	e008      	b.n	800d5c0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800d5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b0:	691b      	ldr	r3, [r3, #16]
 800d5b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800d5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d007      	beq.n	800d5ca <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800d5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5bc:	3301      	adds	r3, #1
 800d5be:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d5c0:	79fb      	ldrb	r3, [r7, #7]
 800d5c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	d3f2      	bcc.n	800d5ae <SEGGER_SYSVIEW_SendModule+0x1e>
 800d5c8:	e000      	b.n	800d5cc <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800d5ca:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800d5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d055      	beq.n	800d67e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d5d2:	f3ef 8311 	mrs	r3, BASEPRI
 800d5d6:	f04f 0120 	mov.w	r1, #32
 800d5da:	f381 8811 	msr	BASEPRI, r1
 800d5de:	617b      	str	r3, [r7, #20]
 800d5e0:	482f      	ldr	r0, [pc, #188]	@ (800d6a0 <SEGGER_SYSVIEW_SendModule+0x110>)
 800d5e2:	f7fe fe29 	bl	800c238 <_PreparePacket>
 800d5e6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5f0:	79fb      	ldrb	r3, [r7, #7]
 800d5f2:	623b      	str	r3, [r7, #32]
 800d5f4:	e00b      	b.n	800d60e <SEGGER_SYSVIEW_SendModule+0x7e>
 800d5f6:	6a3b      	ldr	r3, [r7, #32]
 800d5f8:	b2da      	uxtb	r2, r3
 800d5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5fc:	1c59      	adds	r1, r3, #1
 800d5fe:	6279      	str	r1, [r7, #36]	@ 0x24
 800d600:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d604:	b2d2      	uxtb	r2, r2
 800d606:	701a      	strb	r2, [r3, #0]
 800d608:	6a3b      	ldr	r3, [r7, #32]
 800d60a:	09db      	lsrs	r3, r3, #7
 800d60c:	623b      	str	r3, [r7, #32]
 800d60e:	6a3b      	ldr	r3, [r7, #32]
 800d610:	2b7f      	cmp	r3, #127	@ 0x7f
 800d612:	d8f0      	bhi.n	800d5f6 <SEGGER_SYSVIEW_SendModule+0x66>
 800d614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d616:	1c5a      	adds	r2, r3, #1
 800d618:	627a      	str	r2, [r7, #36]	@ 0x24
 800d61a:	6a3a      	ldr	r2, [r7, #32]
 800d61c:	b2d2      	uxtb	r2, r2
 800d61e:	701a      	strb	r2, [r3, #0]
 800d620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d622:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	61fb      	str	r3, [r7, #28]
 800d628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d62a:	689b      	ldr	r3, [r3, #8]
 800d62c:	61bb      	str	r3, [r7, #24]
 800d62e:	e00b      	b.n	800d648 <SEGGER_SYSVIEW_SendModule+0xb8>
 800d630:	69bb      	ldr	r3, [r7, #24]
 800d632:	b2da      	uxtb	r2, r3
 800d634:	69fb      	ldr	r3, [r7, #28]
 800d636:	1c59      	adds	r1, r3, #1
 800d638:	61f9      	str	r1, [r7, #28]
 800d63a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d63e:	b2d2      	uxtb	r2, r2
 800d640:	701a      	strb	r2, [r3, #0]
 800d642:	69bb      	ldr	r3, [r7, #24]
 800d644:	09db      	lsrs	r3, r3, #7
 800d646:	61bb      	str	r3, [r7, #24]
 800d648:	69bb      	ldr	r3, [r7, #24]
 800d64a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d64c:	d8f0      	bhi.n	800d630 <SEGGER_SYSVIEW_SendModule+0xa0>
 800d64e:	69fb      	ldr	r3, [r7, #28]
 800d650:	1c5a      	adds	r2, r3, #1
 800d652:	61fa      	str	r2, [r7, #28]
 800d654:	69ba      	ldr	r2, [r7, #24]
 800d656:	b2d2      	uxtb	r2, r2
 800d658:	701a      	strb	r2, [r3, #0]
 800d65a:	69fb      	ldr	r3, [r7, #28]
 800d65c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d65e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	2280      	movs	r2, #128	@ 0x80
 800d664:	4619      	mov	r1, r3
 800d666:	68f8      	ldr	r0, [r7, #12]
 800d668:	f7fe fdb6 	bl	800c1d8 <_EncodeStr>
 800d66c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800d66e:	2216      	movs	r2, #22
 800d670:	68f9      	ldr	r1, [r7, #12]
 800d672:	6938      	ldr	r0, [r7, #16]
 800d674:	f7fe fecc 	bl	800c410 <_SendPacket>
      RECORD_END();
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800d67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d680:	2b00      	cmp	r3, #0
 800d682:	d006      	beq.n	800d692 <SEGGER_SYSVIEW_SendModule+0x102>
 800d684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d686:	68db      	ldr	r3, [r3, #12]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d002      	beq.n	800d692 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800d68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d68e:	68db      	ldr	r3, [r3, #12]
 800d690:	4798      	blx	r3
    }
  }
}
 800d692:	bf00      	nop
 800d694:	3730      	adds	r7, #48	@ 0x30
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}
 800d69a:	bf00      	nop
 800d69c:	2001ab4c 	.word	0x2001ab4c
 800d6a0:	2001ab54 	.word	0x2001ab54

0800d6a4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800d6aa:	4b0c      	ldr	r3, [pc, #48]	@ (800d6dc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d00f      	beq.n	800d6d2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800d6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800d6dc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	68db      	ldr	r3, [r3, #12]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d002      	beq.n	800d6c6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	68db      	ldr	r3, [r3, #12]
 800d6c4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	691b      	ldr	r3, [r3, #16]
 800d6ca:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d1f2      	bne.n	800d6b8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800d6d2:	bf00      	nop
 800d6d4:	3708      	adds	r7, #8
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	2001ab4c 	.word	0x2001ab4c

0800d6e0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b086      	sub	sp, #24
 800d6e4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800d6e6:	f3ef 8311 	mrs	r3, BASEPRI
 800d6ea:	f04f 0120 	mov.w	r1, #32
 800d6ee:	f381 8811 	msr	BASEPRI, r1
 800d6f2:	60fb      	str	r3, [r7, #12]
 800d6f4:	4817      	ldr	r0, [pc, #92]	@ (800d754 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800d6f6:	f7fe fd9f 	bl	800c238 <_PreparePacket>
 800d6fa:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	617b      	str	r3, [r7, #20]
 800d704:	4b14      	ldr	r3, [pc, #80]	@ (800d758 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	613b      	str	r3, [r7, #16]
 800d70a:	e00b      	b.n	800d724 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800d70c:	693b      	ldr	r3, [r7, #16]
 800d70e:	b2da      	uxtb	r2, r3
 800d710:	697b      	ldr	r3, [r7, #20]
 800d712:	1c59      	adds	r1, r3, #1
 800d714:	6179      	str	r1, [r7, #20]
 800d716:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d71a:	b2d2      	uxtb	r2, r2
 800d71c:	701a      	strb	r2, [r3, #0]
 800d71e:	693b      	ldr	r3, [r7, #16]
 800d720:	09db      	lsrs	r3, r3, #7
 800d722:	613b      	str	r3, [r7, #16]
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	2b7f      	cmp	r3, #127	@ 0x7f
 800d728:	d8f0      	bhi.n	800d70c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	1c5a      	adds	r2, r3, #1
 800d72e:	617a      	str	r2, [r7, #20]
 800d730:	693a      	ldr	r2, [r7, #16]
 800d732:	b2d2      	uxtb	r2, r2
 800d734:	701a      	strb	r2, [r3, #0]
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800d73a:	221b      	movs	r2, #27
 800d73c:	6879      	ldr	r1, [r7, #4]
 800d73e:	68b8      	ldr	r0, [r7, #8]
 800d740:	f7fe fe66 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	f383 8811 	msr	BASEPRI, r3
}
 800d74a:	bf00      	nop
 800d74c:	3718      	adds	r7, #24
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	2001ab54 	.word	0x2001ab54
 800d758:	2001ab50 	.word	0x2001ab50

0800d75c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b08a      	sub	sp, #40	@ 0x28
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d764:	f3ef 8311 	mrs	r3, BASEPRI
 800d768:	f04f 0120 	mov.w	r1, #32
 800d76c:	f381 8811 	msr	BASEPRI, r1
 800d770:	617b      	str	r3, [r7, #20]
 800d772:	4827      	ldr	r0, [pc, #156]	@ (800d810 <SEGGER_SYSVIEW_Warn+0xb4>)
 800d774:	f7fe fd60 	bl	800c238 <_PreparePacket>
 800d778:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d77a:	2280      	movs	r2, #128	@ 0x80
 800d77c:	6879      	ldr	r1, [r7, #4]
 800d77e:	6938      	ldr	r0, [r7, #16]
 800d780:	f7fe fd2a 	bl	800c1d8 <_EncodeStr>
 800d784:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	627b      	str	r3, [r7, #36]	@ 0x24
 800d78a:	2301      	movs	r3, #1
 800d78c:	623b      	str	r3, [r7, #32]
 800d78e:	e00b      	b.n	800d7a8 <SEGGER_SYSVIEW_Warn+0x4c>
 800d790:	6a3b      	ldr	r3, [r7, #32]
 800d792:	b2da      	uxtb	r2, r3
 800d794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d796:	1c59      	adds	r1, r3, #1
 800d798:	6279      	str	r1, [r7, #36]	@ 0x24
 800d79a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d79e:	b2d2      	uxtb	r2, r2
 800d7a0:	701a      	strb	r2, [r3, #0]
 800d7a2:	6a3b      	ldr	r3, [r7, #32]
 800d7a4:	09db      	lsrs	r3, r3, #7
 800d7a6:	623b      	str	r3, [r7, #32]
 800d7a8:	6a3b      	ldr	r3, [r7, #32]
 800d7aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800d7ac:	d8f0      	bhi.n	800d790 <SEGGER_SYSVIEW_Warn+0x34>
 800d7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7b0:	1c5a      	adds	r2, r3, #1
 800d7b2:	627a      	str	r2, [r7, #36]	@ 0x24
 800d7b4:	6a3a      	ldr	r2, [r7, #32]
 800d7b6:	b2d2      	uxtb	r2, r2
 800d7b8:	701a      	strb	r2, [r3, #0]
 800d7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	61fb      	str	r3, [r7, #28]
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	61bb      	str	r3, [r7, #24]
 800d7c6:	e00b      	b.n	800d7e0 <SEGGER_SYSVIEW_Warn+0x84>
 800d7c8:	69bb      	ldr	r3, [r7, #24]
 800d7ca:	b2da      	uxtb	r2, r3
 800d7cc:	69fb      	ldr	r3, [r7, #28]
 800d7ce:	1c59      	adds	r1, r3, #1
 800d7d0:	61f9      	str	r1, [r7, #28]
 800d7d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d7d6:	b2d2      	uxtb	r2, r2
 800d7d8:	701a      	strb	r2, [r3, #0]
 800d7da:	69bb      	ldr	r3, [r7, #24]
 800d7dc:	09db      	lsrs	r3, r3, #7
 800d7de:	61bb      	str	r3, [r7, #24]
 800d7e0:	69bb      	ldr	r3, [r7, #24]
 800d7e2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d7e4:	d8f0      	bhi.n	800d7c8 <SEGGER_SYSVIEW_Warn+0x6c>
 800d7e6:	69fb      	ldr	r3, [r7, #28]
 800d7e8:	1c5a      	adds	r2, r3, #1
 800d7ea:	61fa      	str	r2, [r7, #28]
 800d7ec:	69ba      	ldr	r2, [r7, #24]
 800d7ee:	b2d2      	uxtb	r2, r2
 800d7f0:	701a      	strb	r2, [r3, #0]
 800d7f2:	69fb      	ldr	r3, [r7, #28]
 800d7f4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d7f6:	221a      	movs	r2, #26
 800d7f8:	68f9      	ldr	r1, [r7, #12]
 800d7fa:	6938      	ldr	r0, [r7, #16]
 800d7fc:	f7fe fe08 	bl	800c410 <_SendPacket>
  RECORD_END();
 800d800:	697b      	ldr	r3, [r7, #20]
 800d802:	f383 8811 	msr	BASEPRI, r3
}
 800d806:	bf00      	nop
 800d808:	3728      	adds	r7, #40	@ 0x28
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bd80      	pop	{r7, pc}
 800d80e:	bf00      	nop
 800d810:	2001ab54 	.word	0x2001ab54

0800d814 <siprintf>:
 800d814:	b40e      	push	{r1, r2, r3}
 800d816:	b500      	push	{lr}
 800d818:	b09c      	sub	sp, #112	@ 0x70
 800d81a:	ab1d      	add	r3, sp, #116	@ 0x74
 800d81c:	9002      	str	r0, [sp, #8]
 800d81e:	9006      	str	r0, [sp, #24]
 800d820:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d824:	4809      	ldr	r0, [pc, #36]	@ (800d84c <siprintf+0x38>)
 800d826:	9107      	str	r1, [sp, #28]
 800d828:	9104      	str	r1, [sp, #16]
 800d82a:	4909      	ldr	r1, [pc, #36]	@ (800d850 <siprintf+0x3c>)
 800d82c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d830:	9105      	str	r1, [sp, #20]
 800d832:	6800      	ldr	r0, [r0, #0]
 800d834:	9301      	str	r3, [sp, #4]
 800d836:	a902      	add	r1, sp, #8
 800d838:	f000 f9b2 	bl	800dba0 <_svfiprintf_r>
 800d83c:	9b02      	ldr	r3, [sp, #8]
 800d83e:	2200      	movs	r2, #0
 800d840:	701a      	strb	r2, [r3, #0]
 800d842:	b01c      	add	sp, #112	@ 0x70
 800d844:	f85d eb04 	ldr.w	lr, [sp], #4
 800d848:	b003      	add	sp, #12
 800d84a:	4770      	bx	lr
 800d84c:	20000088 	.word	0x20000088
 800d850:	ffff0208 	.word	0xffff0208

0800d854 <memcmp>:
 800d854:	b510      	push	{r4, lr}
 800d856:	3901      	subs	r1, #1
 800d858:	4402      	add	r2, r0
 800d85a:	4290      	cmp	r0, r2
 800d85c:	d101      	bne.n	800d862 <memcmp+0xe>
 800d85e:	2000      	movs	r0, #0
 800d860:	e005      	b.n	800d86e <memcmp+0x1a>
 800d862:	7803      	ldrb	r3, [r0, #0]
 800d864:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d868:	42a3      	cmp	r3, r4
 800d86a:	d001      	beq.n	800d870 <memcmp+0x1c>
 800d86c:	1b18      	subs	r0, r3, r4
 800d86e:	bd10      	pop	{r4, pc}
 800d870:	3001      	adds	r0, #1
 800d872:	e7f2      	b.n	800d85a <memcmp+0x6>

0800d874 <memset>:
 800d874:	4402      	add	r2, r0
 800d876:	4603      	mov	r3, r0
 800d878:	4293      	cmp	r3, r2
 800d87a:	d100      	bne.n	800d87e <memset+0xa>
 800d87c:	4770      	bx	lr
 800d87e:	f803 1b01 	strb.w	r1, [r3], #1
 800d882:	e7f9      	b.n	800d878 <memset+0x4>

0800d884 <__errno>:
 800d884:	4b01      	ldr	r3, [pc, #4]	@ (800d88c <__errno+0x8>)
 800d886:	6818      	ldr	r0, [r3, #0]
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop
 800d88c:	20000088 	.word	0x20000088

0800d890 <__libc_init_array>:
 800d890:	b570      	push	{r4, r5, r6, lr}
 800d892:	4d0d      	ldr	r5, [pc, #52]	@ (800d8c8 <__libc_init_array+0x38>)
 800d894:	4c0d      	ldr	r4, [pc, #52]	@ (800d8cc <__libc_init_array+0x3c>)
 800d896:	1b64      	subs	r4, r4, r5
 800d898:	10a4      	asrs	r4, r4, #2
 800d89a:	2600      	movs	r6, #0
 800d89c:	42a6      	cmp	r6, r4
 800d89e:	d109      	bne.n	800d8b4 <__libc_init_array+0x24>
 800d8a0:	4d0b      	ldr	r5, [pc, #44]	@ (800d8d0 <__libc_init_array+0x40>)
 800d8a2:	4c0c      	ldr	r4, [pc, #48]	@ (800d8d4 <__libc_init_array+0x44>)
 800d8a4:	f000 fc66 	bl	800e174 <_init>
 800d8a8:	1b64      	subs	r4, r4, r5
 800d8aa:	10a4      	asrs	r4, r4, #2
 800d8ac:	2600      	movs	r6, #0
 800d8ae:	42a6      	cmp	r6, r4
 800d8b0:	d105      	bne.n	800d8be <__libc_init_array+0x2e>
 800d8b2:	bd70      	pop	{r4, r5, r6, pc}
 800d8b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8b8:	4798      	blx	r3
 800d8ba:	3601      	adds	r6, #1
 800d8bc:	e7ee      	b.n	800d89c <__libc_init_array+0xc>
 800d8be:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8c2:	4798      	blx	r3
 800d8c4:	3601      	adds	r6, #1
 800d8c6:	e7f2      	b.n	800d8ae <__libc_init_array+0x1e>
 800d8c8:	0800ef28 	.word	0x0800ef28
 800d8cc:	0800ef28 	.word	0x0800ef28
 800d8d0:	0800ef28 	.word	0x0800ef28
 800d8d4:	0800ef2c 	.word	0x0800ef2c

0800d8d8 <__retarget_lock_acquire_recursive>:
 800d8d8:	4770      	bx	lr

0800d8da <__retarget_lock_release_recursive>:
 800d8da:	4770      	bx	lr

0800d8dc <memcpy>:
 800d8dc:	440a      	add	r2, r1
 800d8de:	4291      	cmp	r1, r2
 800d8e0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d8e4:	d100      	bne.n	800d8e8 <memcpy+0xc>
 800d8e6:	4770      	bx	lr
 800d8e8:	b510      	push	{r4, lr}
 800d8ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8f2:	4291      	cmp	r1, r2
 800d8f4:	d1f9      	bne.n	800d8ea <memcpy+0xe>
 800d8f6:	bd10      	pop	{r4, pc}

0800d8f8 <_free_r>:
 800d8f8:	b538      	push	{r3, r4, r5, lr}
 800d8fa:	4605      	mov	r5, r0
 800d8fc:	2900      	cmp	r1, #0
 800d8fe:	d041      	beq.n	800d984 <_free_r+0x8c>
 800d900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d904:	1f0c      	subs	r4, r1, #4
 800d906:	2b00      	cmp	r3, #0
 800d908:	bfb8      	it	lt
 800d90a:	18e4      	addlt	r4, r4, r3
 800d90c:	f000 f8e0 	bl	800dad0 <__malloc_lock>
 800d910:	4a1d      	ldr	r2, [pc, #116]	@ (800d988 <_free_r+0x90>)
 800d912:	6813      	ldr	r3, [r2, #0]
 800d914:	b933      	cbnz	r3, 800d924 <_free_r+0x2c>
 800d916:	6063      	str	r3, [r4, #4]
 800d918:	6014      	str	r4, [r2, #0]
 800d91a:	4628      	mov	r0, r5
 800d91c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d920:	f000 b8dc 	b.w	800dadc <__malloc_unlock>
 800d924:	42a3      	cmp	r3, r4
 800d926:	d908      	bls.n	800d93a <_free_r+0x42>
 800d928:	6820      	ldr	r0, [r4, #0]
 800d92a:	1821      	adds	r1, r4, r0
 800d92c:	428b      	cmp	r3, r1
 800d92e:	bf01      	itttt	eq
 800d930:	6819      	ldreq	r1, [r3, #0]
 800d932:	685b      	ldreq	r3, [r3, #4]
 800d934:	1809      	addeq	r1, r1, r0
 800d936:	6021      	streq	r1, [r4, #0]
 800d938:	e7ed      	b.n	800d916 <_free_r+0x1e>
 800d93a:	461a      	mov	r2, r3
 800d93c:	685b      	ldr	r3, [r3, #4]
 800d93e:	b10b      	cbz	r3, 800d944 <_free_r+0x4c>
 800d940:	42a3      	cmp	r3, r4
 800d942:	d9fa      	bls.n	800d93a <_free_r+0x42>
 800d944:	6811      	ldr	r1, [r2, #0]
 800d946:	1850      	adds	r0, r2, r1
 800d948:	42a0      	cmp	r0, r4
 800d94a:	d10b      	bne.n	800d964 <_free_r+0x6c>
 800d94c:	6820      	ldr	r0, [r4, #0]
 800d94e:	4401      	add	r1, r0
 800d950:	1850      	adds	r0, r2, r1
 800d952:	4283      	cmp	r3, r0
 800d954:	6011      	str	r1, [r2, #0]
 800d956:	d1e0      	bne.n	800d91a <_free_r+0x22>
 800d958:	6818      	ldr	r0, [r3, #0]
 800d95a:	685b      	ldr	r3, [r3, #4]
 800d95c:	6053      	str	r3, [r2, #4]
 800d95e:	4408      	add	r0, r1
 800d960:	6010      	str	r0, [r2, #0]
 800d962:	e7da      	b.n	800d91a <_free_r+0x22>
 800d964:	d902      	bls.n	800d96c <_free_r+0x74>
 800d966:	230c      	movs	r3, #12
 800d968:	602b      	str	r3, [r5, #0]
 800d96a:	e7d6      	b.n	800d91a <_free_r+0x22>
 800d96c:	6820      	ldr	r0, [r4, #0]
 800d96e:	1821      	adds	r1, r4, r0
 800d970:	428b      	cmp	r3, r1
 800d972:	bf04      	itt	eq
 800d974:	6819      	ldreq	r1, [r3, #0]
 800d976:	685b      	ldreq	r3, [r3, #4]
 800d978:	6063      	str	r3, [r4, #4]
 800d97a:	bf04      	itt	eq
 800d97c:	1809      	addeq	r1, r1, r0
 800d97e:	6021      	streq	r1, [r4, #0]
 800d980:	6054      	str	r4, [r2, #4]
 800d982:	e7ca      	b.n	800d91a <_free_r+0x22>
 800d984:	bd38      	pop	{r3, r4, r5, pc}
 800d986:	bf00      	nop
 800d988:	2001ad7c 	.word	0x2001ad7c

0800d98c <sbrk_aligned>:
 800d98c:	b570      	push	{r4, r5, r6, lr}
 800d98e:	4e0f      	ldr	r6, [pc, #60]	@ (800d9cc <sbrk_aligned+0x40>)
 800d990:	460c      	mov	r4, r1
 800d992:	6831      	ldr	r1, [r6, #0]
 800d994:	4605      	mov	r5, r0
 800d996:	b911      	cbnz	r1, 800d99e <sbrk_aligned+0x12>
 800d998:	f000 fba6 	bl	800e0e8 <_sbrk_r>
 800d99c:	6030      	str	r0, [r6, #0]
 800d99e:	4621      	mov	r1, r4
 800d9a0:	4628      	mov	r0, r5
 800d9a2:	f000 fba1 	bl	800e0e8 <_sbrk_r>
 800d9a6:	1c43      	adds	r3, r0, #1
 800d9a8:	d103      	bne.n	800d9b2 <sbrk_aligned+0x26>
 800d9aa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	bd70      	pop	{r4, r5, r6, pc}
 800d9b2:	1cc4      	adds	r4, r0, #3
 800d9b4:	f024 0403 	bic.w	r4, r4, #3
 800d9b8:	42a0      	cmp	r0, r4
 800d9ba:	d0f8      	beq.n	800d9ae <sbrk_aligned+0x22>
 800d9bc:	1a21      	subs	r1, r4, r0
 800d9be:	4628      	mov	r0, r5
 800d9c0:	f000 fb92 	bl	800e0e8 <_sbrk_r>
 800d9c4:	3001      	adds	r0, #1
 800d9c6:	d1f2      	bne.n	800d9ae <sbrk_aligned+0x22>
 800d9c8:	e7ef      	b.n	800d9aa <sbrk_aligned+0x1e>
 800d9ca:	bf00      	nop
 800d9cc:	2001ad78 	.word	0x2001ad78

0800d9d0 <_malloc_r>:
 800d9d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9d4:	1ccd      	adds	r5, r1, #3
 800d9d6:	f025 0503 	bic.w	r5, r5, #3
 800d9da:	3508      	adds	r5, #8
 800d9dc:	2d0c      	cmp	r5, #12
 800d9de:	bf38      	it	cc
 800d9e0:	250c      	movcc	r5, #12
 800d9e2:	2d00      	cmp	r5, #0
 800d9e4:	4606      	mov	r6, r0
 800d9e6:	db01      	blt.n	800d9ec <_malloc_r+0x1c>
 800d9e8:	42a9      	cmp	r1, r5
 800d9ea:	d904      	bls.n	800d9f6 <_malloc_r+0x26>
 800d9ec:	230c      	movs	r3, #12
 800d9ee:	6033      	str	r3, [r6, #0]
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dacc <_malloc_r+0xfc>
 800d9fa:	f000 f869 	bl	800dad0 <__malloc_lock>
 800d9fe:	f8d8 3000 	ldr.w	r3, [r8]
 800da02:	461c      	mov	r4, r3
 800da04:	bb44      	cbnz	r4, 800da58 <_malloc_r+0x88>
 800da06:	4629      	mov	r1, r5
 800da08:	4630      	mov	r0, r6
 800da0a:	f7ff ffbf 	bl	800d98c <sbrk_aligned>
 800da0e:	1c43      	adds	r3, r0, #1
 800da10:	4604      	mov	r4, r0
 800da12:	d158      	bne.n	800dac6 <_malloc_r+0xf6>
 800da14:	f8d8 4000 	ldr.w	r4, [r8]
 800da18:	4627      	mov	r7, r4
 800da1a:	2f00      	cmp	r7, #0
 800da1c:	d143      	bne.n	800daa6 <_malloc_r+0xd6>
 800da1e:	2c00      	cmp	r4, #0
 800da20:	d04b      	beq.n	800daba <_malloc_r+0xea>
 800da22:	6823      	ldr	r3, [r4, #0]
 800da24:	4639      	mov	r1, r7
 800da26:	4630      	mov	r0, r6
 800da28:	eb04 0903 	add.w	r9, r4, r3
 800da2c:	f000 fb5c 	bl	800e0e8 <_sbrk_r>
 800da30:	4581      	cmp	r9, r0
 800da32:	d142      	bne.n	800daba <_malloc_r+0xea>
 800da34:	6821      	ldr	r1, [r4, #0]
 800da36:	1a6d      	subs	r5, r5, r1
 800da38:	4629      	mov	r1, r5
 800da3a:	4630      	mov	r0, r6
 800da3c:	f7ff ffa6 	bl	800d98c <sbrk_aligned>
 800da40:	3001      	adds	r0, #1
 800da42:	d03a      	beq.n	800daba <_malloc_r+0xea>
 800da44:	6823      	ldr	r3, [r4, #0]
 800da46:	442b      	add	r3, r5
 800da48:	6023      	str	r3, [r4, #0]
 800da4a:	f8d8 3000 	ldr.w	r3, [r8]
 800da4e:	685a      	ldr	r2, [r3, #4]
 800da50:	bb62      	cbnz	r2, 800daac <_malloc_r+0xdc>
 800da52:	f8c8 7000 	str.w	r7, [r8]
 800da56:	e00f      	b.n	800da78 <_malloc_r+0xa8>
 800da58:	6822      	ldr	r2, [r4, #0]
 800da5a:	1b52      	subs	r2, r2, r5
 800da5c:	d420      	bmi.n	800daa0 <_malloc_r+0xd0>
 800da5e:	2a0b      	cmp	r2, #11
 800da60:	d917      	bls.n	800da92 <_malloc_r+0xc2>
 800da62:	1961      	adds	r1, r4, r5
 800da64:	42a3      	cmp	r3, r4
 800da66:	6025      	str	r5, [r4, #0]
 800da68:	bf18      	it	ne
 800da6a:	6059      	strne	r1, [r3, #4]
 800da6c:	6863      	ldr	r3, [r4, #4]
 800da6e:	bf08      	it	eq
 800da70:	f8c8 1000 	streq.w	r1, [r8]
 800da74:	5162      	str	r2, [r4, r5]
 800da76:	604b      	str	r3, [r1, #4]
 800da78:	4630      	mov	r0, r6
 800da7a:	f000 f82f 	bl	800dadc <__malloc_unlock>
 800da7e:	f104 000b 	add.w	r0, r4, #11
 800da82:	1d23      	adds	r3, r4, #4
 800da84:	f020 0007 	bic.w	r0, r0, #7
 800da88:	1ac2      	subs	r2, r0, r3
 800da8a:	bf1c      	itt	ne
 800da8c:	1a1b      	subne	r3, r3, r0
 800da8e:	50a3      	strne	r3, [r4, r2]
 800da90:	e7af      	b.n	800d9f2 <_malloc_r+0x22>
 800da92:	6862      	ldr	r2, [r4, #4]
 800da94:	42a3      	cmp	r3, r4
 800da96:	bf0c      	ite	eq
 800da98:	f8c8 2000 	streq.w	r2, [r8]
 800da9c:	605a      	strne	r2, [r3, #4]
 800da9e:	e7eb      	b.n	800da78 <_malloc_r+0xa8>
 800daa0:	4623      	mov	r3, r4
 800daa2:	6864      	ldr	r4, [r4, #4]
 800daa4:	e7ae      	b.n	800da04 <_malloc_r+0x34>
 800daa6:	463c      	mov	r4, r7
 800daa8:	687f      	ldr	r7, [r7, #4]
 800daaa:	e7b6      	b.n	800da1a <_malloc_r+0x4a>
 800daac:	461a      	mov	r2, r3
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	d1fb      	bne.n	800daac <_malloc_r+0xdc>
 800dab4:	2300      	movs	r3, #0
 800dab6:	6053      	str	r3, [r2, #4]
 800dab8:	e7de      	b.n	800da78 <_malloc_r+0xa8>
 800daba:	230c      	movs	r3, #12
 800dabc:	6033      	str	r3, [r6, #0]
 800dabe:	4630      	mov	r0, r6
 800dac0:	f000 f80c 	bl	800dadc <__malloc_unlock>
 800dac4:	e794      	b.n	800d9f0 <_malloc_r+0x20>
 800dac6:	6005      	str	r5, [r0, #0]
 800dac8:	e7d6      	b.n	800da78 <_malloc_r+0xa8>
 800daca:	bf00      	nop
 800dacc:	2001ad7c 	.word	0x2001ad7c

0800dad0 <__malloc_lock>:
 800dad0:	4801      	ldr	r0, [pc, #4]	@ (800dad8 <__malloc_lock+0x8>)
 800dad2:	f7ff bf01 	b.w	800d8d8 <__retarget_lock_acquire_recursive>
 800dad6:	bf00      	nop
 800dad8:	2001ad74 	.word	0x2001ad74

0800dadc <__malloc_unlock>:
 800dadc:	4801      	ldr	r0, [pc, #4]	@ (800dae4 <__malloc_unlock+0x8>)
 800dade:	f7ff befc 	b.w	800d8da <__retarget_lock_release_recursive>
 800dae2:	bf00      	nop
 800dae4:	2001ad74 	.word	0x2001ad74

0800dae8 <__ssputs_r>:
 800dae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800daec:	688e      	ldr	r6, [r1, #8]
 800daee:	461f      	mov	r7, r3
 800daf0:	42be      	cmp	r6, r7
 800daf2:	680b      	ldr	r3, [r1, #0]
 800daf4:	4682      	mov	sl, r0
 800daf6:	460c      	mov	r4, r1
 800daf8:	4690      	mov	r8, r2
 800dafa:	d82d      	bhi.n	800db58 <__ssputs_r+0x70>
 800dafc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800db04:	d026      	beq.n	800db54 <__ssputs_r+0x6c>
 800db06:	6965      	ldr	r5, [r4, #20]
 800db08:	6909      	ldr	r1, [r1, #16]
 800db0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db0e:	eba3 0901 	sub.w	r9, r3, r1
 800db12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db16:	1c7b      	adds	r3, r7, #1
 800db18:	444b      	add	r3, r9
 800db1a:	106d      	asrs	r5, r5, #1
 800db1c:	429d      	cmp	r5, r3
 800db1e:	bf38      	it	cc
 800db20:	461d      	movcc	r5, r3
 800db22:	0553      	lsls	r3, r2, #21
 800db24:	d527      	bpl.n	800db76 <__ssputs_r+0x8e>
 800db26:	4629      	mov	r1, r5
 800db28:	f7ff ff52 	bl	800d9d0 <_malloc_r>
 800db2c:	4606      	mov	r6, r0
 800db2e:	b360      	cbz	r0, 800db8a <__ssputs_r+0xa2>
 800db30:	6921      	ldr	r1, [r4, #16]
 800db32:	464a      	mov	r2, r9
 800db34:	f7ff fed2 	bl	800d8dc <memcpy>
 800db38:	89a3      	ldrh	r3, [r4, #12]
 800db3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800db3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db42:	81a3      	strh	r3, [r4, #12]
 800db44:	6126      	str	r6, [r4, #16]
 800db46:	6165      	str	r5, [r4, #20]
 800db48:	444e      	add	r6, r9
 800db4a:	eba5 0509 	sub.w	r5, r5, r9
 800db4e:	6026      	str	r6, [r4, #0]
 800db50:	60a5      	str	r5, [r4, #8]
 800db52:	463e      	mov	r6, r7
 800db54:	42be      	cmp	r6, r7
 800db56:	d900      	bls.n	800db5a <__ssputs_r+0x72>
 800db58:	463e      	mov	r6, r7
 800db5a:	6820      	ldr	r0, [r4, #0]
 800db5c:	4632      	mov	r2, r6
 800db5e:	4641      	mov	r1, r8
 800db60:	f000 faa8 	bl	800e0b4 <memmove>
 800db64:	68a3      	ldr	r3, [r4, #8]
 800db66:	1b9b      	subs	r3, r3, r6
 800db68:	60a3      	str	r3, [r4, #8]
 800db6a:	6823      	ldr	r3, [r4, #0]
 800db6c:	4433      	add	r3, r6
 800db6e:	6023      	str	r3, [r4, #0]
 800db70:	2000      	movs	r0, #0
 800db72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db76:	462a      	mov	r2, r5
 800db78:	f000 fac6 	bl	800e108 <_realloc_r>
 800db7c:	4606      	mov	r6, r0
 800db7e:	2800      	cmp	r0, #0
 800db80:	d1e0      	bne.n	800db44 <__ssputs_r+0x5c>
 800db82:	6921      	ldr	r1, [r4, #16]
 800db84:	4650      	mov	r0, sl
 800db86:	f7ff feb7 	bl	800d8f8 <_free_r>
 800db8a:	230c      	movs	r3, #12
 800db8c:	f8ca 3000 	str.w	r3, [sl]
 800db90:	89a3      	ldrh	r3, [r4, #12]
 800db92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db96:	81a3      	strh	r3, [r4, #12]
 800db98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db9c:	e7e9      	b.n	800db72 <__ssputs_r+0x8a>
	...

0800dba0 <_svfiprintf_r>:
 800dba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dba4:	4698      	mov	r8, r3
 800dba6:	898b      	ldrh	r3, [r1, #12]
 800dba8:	061b      	lsls	r3, r3, #24
 800dbaa:	b09d      	sub	sp, #116	@ 0x74
 800dbac:	4607      	mov	r7, r0
 800dbae:	460d      	mov	r5, r1
 800dbb0:	4614      	mov	r4, r2
 800dbb2:	d510      	bpl.n	800dbd6 <_svfiprintf_r+0x36>
 800dbb4:	690b      	ldr	r3, [r1, #16]
 800dbb6:	b973      	cbnz	r3, 800dbd6 <_svfiprintf_r+0x36>
 800dbb8:	2140      	movs	r1, #64	@ 0x40
 800dbba:	f7ff ff09 	bl	800d9d0 <_malloc_r>
 800dbbe:	6028      	str	r0, [r5, #0]
 800dbc0:	6128      	str	r0, [r5, #16]
 800dbc2:	b930      	cbnz	r0, 800dbd2 <_svfiprintf_r+0x32>
 800dbc4:	230c      	movs	r3, #12
 800dbc6:	603b      	str	r3, [r7, #0]
 800dbc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dbcc:	b01d      	add	sp, #116	@ 0x74
 800dbce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbd2:	2340      	movs	r3, #64	@ 0x40
 800dbd4:	616b      	str	r3, [r5, #20]
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbda:	2320      	movs	r3, #32
 800dbdc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dbe0:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbe4:	2330      	movs	r3, #48	@ 0x30
 800dbe6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800dd84 <_svfiprintf_r+0x1e4>
 800dbea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dbee:	f04f 0901 	mov.w	r9, #1
 800dbf2:	4623      	mov	r3, r4
 800dbf4:	469a      	mov	sl, r3
 800dbf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbfa:	b10a      	cbz	r2, 800dc00 <_svfiprintf_r+0x60>
 800dbfc:	2a25      	cmp	r2, #37	@ 0x25
 800dbfe:	d1f9      	bne.n	800dbf4 <_svfiprintf_r+0x54>
 800dc00:	ebba 0b04 	subs.w	fp, sl, r4
 800dc04:	d00b      	beq.n	800dc1e <_svfiprintf_r+0x7e>
 800dc06:	465b      	mov	r3, fp
 800dc08:	4622      	mov	r2, r4
 800dc0a:	4629      	mov	r1, r5
 800dc0c:	4638      	mov	r0, r7
 800dc0e:	f7ff ff6b 	bl	800dae8 <__ssputs_r>
 800dc12:	3001      	adds	r0, #1
 800dc14:	f000 80a7 	beq.w	800dd66 <_svfiprintf_r+0x1c6>
 800dc18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc1a:	445a      	add	r2, fp
 800dc1c:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc1e:	f89a 3000 	ldrb.w	r3, [sl]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	f000 809f 	beq.w	800dd66 <_svfiprintf_r+0x1c6>
 800dc28:	2300      	movs	r3, #0
 800dc2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dc2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc32:	f10a 0a01 	add.w	sl, sl, #1
 800dc36:	9304      	str	r3, [sp, #16]
 800dc38:	9307      	str	r3, [sp, #28]
 800dc3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc3e:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc40:	4654      	mov	r4, sl
 800dc42:	2205      	movs	r2, #5
 800dc44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc48:	484e      	ldr	r0, [pc, #312]	@ (800dd84 <_svfiprintf_r+0x1e4>)
 800dc4a:	f7f2 fb21 	bl	8000290 <memchr>
 800dc4e:	9a04      	ldr	r2, [sp, #16]
 800dc50:	b9d8      	cbnz	r0, 800dc8a <_svfiprintf_r+0xea>
 800dc52:	06d0      	lsls	r0, r2, #27
 800dc54:	bf44      	itt	mi
 800dc56:	2320      	movmi	r3, #32
 800dc58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc5c:	0711      	lsls	r1, r2, #28
 800dc5e:	bf44      	itt	mi
 800dc60:	232b      	movmi	r3, #43	@ 0x2b
 800dc62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc66:	f89a 3000 	ldrb.w	r3, [sl]
 800dc6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc6c:	d015      	beq.n	800dc9a <_svfiprintf_r+0xfa>
 800dc6e:	9a07      	ldr	r2, [sp, #28]
 800dc70:	4654      	mov	r4, sl
 800dc72:	2000      	movs	r0, #0
 800dc74:	f04f 0c0a 	mov.w	ip, #10
 800dc78:	4621      	mov	r1, r4
 800dc7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc7e:	3b30      	subs	r3, #48	@ 0x30
 800dc80:	2b09      	cmp	r3, #9
 800dc82:	d94b      	bls.n	800dd1c <_svfiprintf_r+0x17c>
 800dc84:	b1b0      	cbz	r0, 800dcb4 <_svfiprintf_r+0x114>
 800dc86:	9207      	str	r2, [sp, #28]
 800dc88:	e014      	b.n	800dcb4 <_svfiprintf_r+0x114>
 800dc8a:	eba0 0308 	sub.w	r3, r0, r8
 800dc8e:	fa09 f303 	lsl.w	r3, r9, r3
 800dc92:	4313      	orrs	r3, r2
 800dc94:	9304      	str	r3, [sp, #16]
 800dc96:	46a2      	mov	sl, r4
 800dc98:	e7d2      	b.n	800dc40 <_svfiprintf_r+0xa0>
 800dc9a:	9b03      	ldr	r3, [sp, #12]
 800dc9c:	1d19      	adds	r1, r3, #4
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	9103      	str	r1, [sp, #12]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	bfbb      	ittet	lt
 800dca6:	425b      	neglt	r3, r3
 800dca8:	f042 0202 	orrlt.w	r2, r2, #2
 800dcac:	9307      	strge	r3, [sp, #28]
 800dcae:	9307      	strlt	r3, [sp, #28]
 800dcb0:	bfb8      	it	lt
 800dcb2:	9204      	strlt	r2, [sp, #16]
 800dcb4:	7823      	ldrb	r3, [r4, #0]
 800dcb6:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcb8:	d10a      	bne.n	800dcd0 <_svfiprintf_r+0x130>
 800dcba:	7863      	ldrb	r3, [r4, #1]
 800dcbc:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcbe:	d132      	bne.n	800dd26 <_svfiprintf_r+0x186>
 800dcc0:	9b03      	ldr	r3, [sp, #12]
 800dcc2:	1d1a      	adds	r2, r3, #4
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	9203      	str	r2, [sp, #12]
 800dcc8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dccc:	3402      	adds	r4, #2
 800dcce:	9305      	str	r3, [sp, #20]
 800dcd0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dd94 <_svfiprintf_r+0x1f4>
 800dcd4:	7821      	ldrb	r1, [r4, #0]
 800dcd6:	2203      	movs	r2, #3
 800dcd8:	4650      	mov	r0, sl
 800dcda:	f7f2 fad9 	bl	8000290 <memchr>
 800dcde:	b138      	cbz	r0, 800dcf0 <_svfiprintf_r+0x150>
 800dce0:	9b04      	ldr	r3, [sp, #16]
 800dce2:	eba0 000a 	sub.w	r0, r0, sl
 800dce6:	2240      	movs	r2, #64	@ 0x40
 800dce8:	4082      	lsls	r2, r0
 800dcea:	4313      	orrs	r3, r2
 800dcec:	3401      	adds	r4, #1
 800dcee:	9304      	str	r3, [sp, #16]
 800dcf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcf4:	4824      	ldr	r0, [pc, #144]	@ (800dd88 <_svfiprintf_r+0x1e8>)
 800dcf6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dcfa:	2206      	movs	r2, #6
 800dcfc:	f7f2 fac8 	bl	8000290 <memchr>
 800dd00:	2800      	cmp	r0, #0
 800dd02:	d036      	beq.n	800dd72 <_svfiprintf_r+0x1d2>
 800dd04:	4b21      	ldr	r3, [pc, #132]	@ (800dd8c <_svfiprintf_r+0x1ec>)
 800dd06:	bb1b      	cbnz	r3, 800dd50 <_svfiprintf_r+0x1b0>
 800dd08:	9b03      	ldr	r3, [sp, #12]
 800dd0a:	3307      	adds	r3, #7
 800dd0c:	f023 0307 	bic.w	r3, r3, #7
 800dd10:	3308      	adds	r3, #8
 800dd12:	9303      	str	r3, [sp, #12]
 800dd14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd16:	4433      	add	r3, r6
 800dd18:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd1a:	e76a      	b.n	800dbf2 <_svfiprintf_r+0x52>
 800dd1c:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd20:	460c      	mov	r4, r1
 800dd22:	2001      	movs	r0, #1
 800dd24:	e7a8      	b.n	800dc78 <_svfiprintf_r+0xd8>
 800dd26:	2300      	movs	r3, #0
 800dd28:	3401      	adds	r4, #1
 800dd2a:	9305      	str	r3, [sp, #20]
 800dd2c:	4619      	mov	r1, r3
 800dd2e:	f04f 0c0a 	mov.w	ip, #10
 800dd32:	4620      	mov	r0, r4
 800dd34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd38:	3a30      	subs	r2, #48	@ 0x30
 800dd3a:	2a09      	cmp	r2, #9
 800dd3c:	d903      	bls.n	800dd46 <_svfiprintf_r+0x1a6>
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d0c6      	beq.n	800dcd0 <_svfiprintf_r+0x130>
 800dd42:	9105      	str	r1, [sp, #20]
 800dd44:	e7c4      	b.n	800dcd0 <_svfiprintf_r+0x130>
 800dd46:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd4a:	4604      	mov	r4, r0
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	e7f0      	b.n	800dd32 <_svfiprintf_r+0x192>
 800dd50:	ab03      	add	r3, sp, #12
 800dd52:	9300      	str	r3, [sp, #0]
 800dd54:	462a      	mov	r2, r5
 800dd56:	4b0e      	ldr	r3, [pc, #56]	@ (800dd90 <_svfiprintf_r+0x1f0>)
 800dd58:	a904      	add	r1, sp, #16
 800dd5a:	4638      	mov	r0, r7
 800dd5c:	f3af 8000 	nop.w
 800dd60:	1c42      	adds	r2, r0, #1
 800dd62:	4606      	mov	r6, r0
 800dd64:	d1d6      	bne.n	800dd14 <_svfiprintf_r+0x174>
 800dd66:	89ab      	ldrh	r3, [r5, #12]
 800dd68:	065b      	lsls	r3, r3, #25
 800dd6a:	f53f af2d 	bmi.w	800dbc8 <_svfiprintf_r+0x28>
 800dd6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd70:	e72c      	b.n	800dbcc <_svfiprintf_r+0x2c>
 800dd72:	ab03      	add	r3, sp, #12
 800dd74:	9300      	str	r3, [sp, #0]
 800dd76:	462a      	mov	r2, r5
 800dd78:	4b05      	ldr	r3, [pc, #20]	@ (800dd90 <_svfiprintf_r+0x1f0>)
 800dd7a:	a904      	add	r1, sp, #16
 800dd7c:	4638      	mov	r0, r7
 800dd7e:	f000 f879 	bl	800de74 <_printf_i>
 800dd82:	e7ed      	b.n	800dd60 <_svfiprintf_r+0x1c0>
 800dd84:	0800eeeb 	.word	0x0800eeeb
 800dd88:	0800eef5 	.word	0x0800eef5
 800dd8c:	00000000 	.word	0x00000000
 800dd90:	0800dae9 	.word	0x0800dae9
 800dd94:	0800eef1 	.word	0x0800eef1

0800dd98 <_printf_common>:
 800dd98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd9c:	4616      	mov	r6, r2
 800dd9e:	4698      	mov	r8, r3
 800dda0:	688a      	ldr	r2, [r1, #8]
 800dda2:	690b      	ldr	r3, [r1, #16]
 800dda4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dda8:	4293      	cmp	r3, r2
 800ddaa:	bfb8      	it	lt
 800ddac:	4613      	movlt	r3, r2
 800ddae:	6033      	str	r3, [r6, #0]
 800ddb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ddb4:	4607      	mov	r7, r0
 800ddb6:	460c      	mov	r4, r1
 800ddb8:	b10a      	cbz	r2, 800ddbe <_printf_common+0x26>
 800ddba:	3301      	adds	r3, #1
 800ddbc:	6033      	str	r3, [r6, #0]
 800ddbe:	6823      	ldr	r3, [r4, #0]
 800ddc0:	0699      	lsls	r1, r3, #26
 800ddc2:	bf42      	ittt	mi
 800ddc4:	6833      	ldrmi	r3, [r6, #0]
 800ddc6:	3302      	addmi	r3, #2
 800ddc8:	6033      	strmi	r3, [r6, #0]
 800ddca:	6825      	ldr	r5, [r4, #0]
 800ddcc:	f015 0506 	ands.w	r5, r5, #6
 800ddd0:	d106      	bne.n	800dde0 <_printf_common+0x48>
 800ddd2:	f104 0a19 	add.w	sl, r4, #25
 800ddd6:	68e3      	ldr	r3, [r4, #12]
 800ddd8:	6832      	ldr	r2, [r6, #0]
 800ddda:	1a9b      	subs	r3, r3, r2
 800dddc:	42ab      	cmp	r3, r5
 800ddde:	dc26      	bgt.n	800de2e <_printf_common+0x96>
 800dde0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dde4:	6822      	ldr	r2, [r4, #0]
 800dde6:	3b00      	subs	r3, #0
 800dde8:	bf18      	it	ne
 800ddea:	2301      	movne	r3, #1
 800ddec:	0692      	lsls	r2, r2, #26
 800ddee:	d42b      	bmi.n	800de48 <_printf_common+0xb0>
 800ddf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ddf4:	4641      	mov	r1, r8
 800ddf6:	4638      	mov	r0, r7
 800ddf8:	47c8      	blx	r9
 800ddfa:	3001      	adds	r0, #1
 800ddfc:	d01e      	beq.n	800de3c <_printf_common+0xa4>
 800ddfe:	6823      	ldr	r3, [r4, #0]
 800de00:	6922      	ldr	r2, [r4, #16]
 800de02:	f003 0306 	and.w	r3, r3, #6
 800de06:	2b04      	cmp	r3, #4
 800de08:	bf02      	ittt	eq
 800de0a:	68e5      	ldreq	r5, [r4, #12]
 800de0c:	6833      	ldreq	r3, [r6, #0]
 800de0e:	1aed      	subeq	r5, r5, r3
 800de10:	68a3      	ldr	r3, [r4, #8]
 800de12:	bf0c      	ite	eq
 800de14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de18:	2500      	movne	r5, #0
 800de1a:	4293      	cmp	r3, r2
 800de1c:	bfc4      	itt	gt
 800de1e:	1a9b      	subgt	r3, r3, r2
 800de20:	18ed      	addgt	r5, r5, r3
 800de22:	2600      	movs	r6, #0
 800de24:	341a      	adds	r4, #26
 800de26:	42b5      	cmp	r5, r6
 800de28:	d11a      	bne.n	800de60 <_printf_common+0xc8>
 800de2a:	2000      	movs	r0, #0
 800de2c:	e008      	b.n	800de40 <_printf_common+0xa8>
 800de2e:	2301      	movs	r3, #1
 800de30:	4652      	mov	r2, sl
 800de32:	4641      	mov	r1, r8
 800de34:	4638      	mov	r0, r7
 800de36:	47c8      	blx	r9
 800de38:	3001      	adds	r0, #1
 800de3a:	d103      	bne.n	800de44 <_printf_common+0xac>
 800de3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de44:	3501      	adds	r5, #1
 800de46:	e7c6      	b.n	800ddd6 <_printf_common+0x3e>
 800de48:	18e1      	adds	r1, r4, r3
 800de4a:	1c5a      	adds	r2, r3, #1
 800de4c:	2030      	movs	r0, #48	@ 0x30
 800de4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800de52:	4422      	add	r2, r4
 800de54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800de58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800de5c:	3302      	adds	r3, #2
 800de5e:	e7c7      	b.n	800ddf0 <_printf_common+0x58>
 800de60:	2301      	movs	r3, #1
 800de62:	4622      	mov	r2, r4
 800de64:	4641      	mov	r1, r8
 800de66:	4638      	mov	r0, r7
 800de68:	47c8      	blx	r9
 800de6a:	3001      	adds	r0, #1
 800de6c:	d0e6      	beq.n	800de3c <_printf_common+0xa4>
 800de6e:	3601      	adds	r6, #1
 800de70:	e7d9      	b.n	800de26 <_printf_common+0x8e>
	...

0800de74 <_printf_i>:
 800de74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800de78:	7e0f      	ldrb	r7, [r1, #24]
 800de7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800de7c:	2f78      	cmp	r7, #120	@ 0x78
 800de7e:	4691      	mov	r9, r2
 800de80:	4680      	mov	r8, r0
 800de82:	460c      	mov	r4, r1
 800de84:	469a      	mov	sl, r3
 800de86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800de8a:	d807      	bhi.n	800de9c <_printf_i+0x28>
 800de8c:	2f62      	cmp	r7, #98	@ 0x62
 800de8e:	d80a      	bhi.n	800dea6 <_printf_i+0x32>
 800de90:	2f00      	cmp	r7, #0
 800de92:	f000 80d2 	beq.w	800e03a <_printf_i+0x1c6>
 800de96:	2f58      	cmp	r7, #88	@ 0x58
 800de98:	f000 80b9 	beq.w	800e00e <_printf_i+0x19a>
 800de9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dea4:	e03a      	b.n	800df1c <_printf_i+0xa8>
 800dea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800deaa:	2b15      	cmp	r3, #21
 800deac:	d8f6      	bhi.n	800de9c <_printf_i+0x28>
 800deae:	a101      	add	r1, pc, #4	@ (adr r1, 800deb4 <_printf_i+0x40>)
 800deb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800deb4:	0800df0d 	.word	0x0800df0d
 800deb8:	0800df21 	.word	0x0800df21
 800debc:	0800de9d 	.word	0x0800de9d
 800dec0:	0800de9d 	.word	0x0800de9d
 800dec4:	0800de9d 	.word	0x0800de9d
 800dec8:	0800de9d 	.word	0x0800de9d
 800decc:	0800df21 	.word	0x0800df21
 800ded0:	0800de9d 	.word	0x0800de9d
 800ded4:	0800de9d 	.word	0x0800de9d
 800ded8:	0800de9d 	.word	0x0800de9d
 800dedc:	0800de9d 	.word	0x0800de9d
 800dee0:	0800e021 	.word	0x0800e021
 800dee4:	0800df4b 	.word	0x0800df4b
 800dee8:	0800dfdb 	.word	0x0800dfdb
 800deec:	0800de9d 	.word	0x0800de9d
 800def0:	0800de9d 	.word	0x0800de9d
 800def4:	0800e043 	.word	0x0800e043
 800def8:	0800de9d 	.word	0x0800de9d
 800defc:	0800df4b 	.word	0x0800df4b
 800df00:	0800de9d 	.word	0x0800de9d
 800df04:	0800de9d 	.word	0x0800de9d
 800df08:	0800dfe3 	.word	0x0800dfe3
 800df0c:	6833      	ldr	r3, [r6, #0]
 800df0e:	1d1a      	adds	r2, r3, #4
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	6032      	str	r2, [r6, #0]
 800df14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800df1c:	2301      	movs	r3, #1
 800df1e:	e09d      	b.n	800e05c <_printf_i+0x1e8>
 800df20:	6833      	ldr	r3, [r6, #0]
 800df22:	6820      	ldr	r0, [r4, #0]
 800df24:	1d19      	adds	r1, r3, #4
 800df26:	6031      	str	r1, [r6, #0]
 800df28:	0606      	lsls	r6, r0, #24
 800df2a:	d501      	bpl.n	800df30 <_printf_i+0xbc>
 800df2c:	681d      	ldr	r5, [r3, #0]
 800df2e:	e003      	b.n	800df38 <_printf_i+0xc4>
 800df30:	0645      	lsls	r5, r0, #25
 800df32:	d5fb      	bpl.n	800df2c <_printf_i+0xb8>
 800df34:	f9b3 5000 	ldrsh.w	r5, [r3]
 800df38:	2d00      	cmp	r5, #0
 800df3a:	da03      	bge.n	800df44 <_printf_i+0xd0>
 800df3c:	232d      	movs	r3, #45	@ 0x2d
 800df3e:	426d      	negs	r5, r5
 800df40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df44:	4859      	ldr	r0, [pc, #356]	@ (800e0ac <_printf_i+0x238>)
 800df46:	230a      	movs	r3, #10
 800df48:	e011      	b.n	800df6e <_printf_i+0xfa>
 800df4a:	6821      	ldr	r1, [r4, #0]
 800df4c:	6833      	ldr	r3, [r6, #0]
 800df4e:	0608      	lsls	r0, r1, #24
 800df50:	f853 5b04 	ldr.w	r5, [r3], #4
 800df54:	d402      	bmi.n	800df5c <_printf_i+0xe8>
 800df56:	0649      	lsls	r1, r1, #25
 800df58:	bf48      	it	mi
 800df5a:	b2ad      	uxthmi	r5, r5
 800df5c:	2f6f      	cmp	r7, #111	@ 0x6f
 800df5e:	4853      	ldr	r0, [pc, #332]	@ (800e0ac <_printf_i+0x238>)
 800df60:	6033      	str	r3, [r6, #0]
 800df62:	bf14      	ite	ne
 800df64:	230a      	movne	r3, #10
 800df66:	2308      	moveq	r3, #8
 800df68:	2100      	movs	r1, #0
 800df6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800df6e:	6866      	ldr	r6, [r4, #4]
 800df70:	60a6      	str	r6, [r4, #8]
 800df72:	2e00      	cmp	r6, #0
 800df74:	bfa2      	ittt	ge
 800df76:	6821      	ldrge	r1, [r4, #0]
 800df78:	f021 0104 	bicge.w	r1, r1, #4
 800df7c:	6021      	strge	r1, [r4, #0]
 800df7e:	b90d      	cbnz	r5, 800df84 <_printf_i+0x110>
 800df80:	2e00      	cmp	r6, #0
 800df82:	d04b      	beq.n	800e01c <_printf_i+0x1a8>
 800df84:	4616      	mov	r6, r2
 800df86:	fbb5 f1f3 	udiv	r1, r5, r3
 800df8a:	fb03 5711 	mls	r7, r3, r1, r5
 800df8e:	5dc7      	ldrb	r7, [r0, r7]
 800df90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800df94:	462f      	mov	r7, r5
 800df96:	42bb      	cmp	r3, r7
 800df98:	460d      	mov	r5, r1
 800df9a:	d9f4      	bls.n	800df86 <_printf_i+0x112>
 800df9c:	2b08      	cmp	r3, #8
 800df9e:	d10b      	bne.n	800dfb8 <_printf_i+0x144>
 800dfa0:	6823      	ldr	r3, [r4, #0]
 800dfa2:	07df      	lsls	r7, r3, #31
 800dfa4:	d508      	bpl.n	800dfb8 <_printf_i+0x144>
 800dfa6:	6923      	ldr	r3, [r4, #16]
 800dfa8:	6861      	ldr	r1, [r4, #4]
 800dfaa:	4299      	cmp	r1, r3
 800dfac:	bfde      	ittt	le
 800dfae:	2330      	movle	r3, #48	@ 0x30
 800dfb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dfb4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800dfb8:	1b92      	subs	r2, r2, r6
 800dfba:	6122      	str	r2, [r4, #16]
 800dfbc:	f8cd a000 	str.w	sl, [sp]
 800dfc0:	464b      	mov	r3, r9
 800dfc2:	aa03      	add	r2, sp, #12
 800dfc4:	4621      	mov	r1, r4
 800dfc6:	4640      	mov	r0, r8
 800dfc8:	f7ff fee6 	bl	800dd98 <_printf_common>
 800dfcc:	3001      	adds	r0, #1
 800dfce:	d14a      	bne.n	800e066 <_printf_i+0x1f2>
 800dfd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dfd4:	b004      	add	sp, #16
 800dfd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfda:	6823      	ldr	r3, [r4, #0]
 800dfdc:	f043 0320 	orr.w	r3, r3, #32
 800dfe0:	6023      	str	r3, [r4, #0]
 800dfe2:	4833      	ldr	r0, [pc, #204]	@ (800e0b0 <_printf_i+0x23c>)
 800dfe4:	2778      	movs	r7, #120	@ 0x78
 800dfe6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dfea:	6823      	ldr	r3, [r4, #0]
 800dfec:	6831      	ldr	r1, [r6, #0]
 800dfee:	061f      	lsls	r7, r3, #24
 800dff0:	f851 5b04 	ldr.w	r5, [r1], #4
 800dff4:	d402      	bmi.n	800dffc <_printf_i+0x188>
 800dff6:	065f      	lsls	r7, r3, #25
 800dff8:	bf48      	it	mi
 800dffa:	b2ad      	uxthmi	r5, r5
 800dffc:	6031      	str	r1, [r6, #0]
 800dffe:	07d9      	lsls	r1, r3, #31
 800e000:	bf44      	itt	mi
 800e002:	f043 0320 	orrmi.w	r3, r3, #32
 800e006:	6023      	strmi	r3, [r4, #0]
 800e008:	b11d      	cbz	r5, 800e012 <_printf_i+0x19e>
 800e00a:	2310      	movs	r3, #16
 800e00c:	e7ac      	b.n	800df68 <_printf_i+0xf4>
 800e00e:	4827      	ldr	r0, [pc, #156]	@ (800e0ac <_printf_i+0x238>)
 800e010:	e7e9      	b.n	800dfe6 <_printf_i+0x172>
 800e012:	6823      	ldr	r3, [r4, #0]
 800e014:	f023 0320 	bic.w	r3, r3, #32
 800e018:	6023      	str	r3, [r4, #0]
 800e01a:	e7f6      	b.n	800e00a <_printf_i+0x196>
 800e01c:	4616      	mov	r6, r2
 800e01e:	e7bd      	b.n	800df9c <_printf_i+0x128>
 800e020:	6833      	ldr	r3, [r6, #0]
 800e022:	6825      	ldr	r5, [r4, #0]
 800e024:	6961      	ldr	r1, [r4, #20]
 800e026:	1d18      	adds	r0, r3, #4
 800e028:	6030      	str	r0, [r6, #0]
 800e02a:	062e      	lsls	r6, r5, #24
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	d501      	bpl.n	800e034 <_printf_i+0x1c0>
 800e030:	6019      	str	r1, [r3, #0]
 800e032:	e002      	b.n	800e03a <_printf_i+0x1c6>
 800e034:	0668      	lsls	r0, r5, #25
 800e036:	d5fb      	bpl.n	800e030 <_printf_i+0x1bc>
 800e038:	8019      	strh	r1, [r3, #0]
 800e03a:	2300      	movs	r3, #0
 800e03c:	6123      	str	r3, [r4, #16]
 800e03e:	4616      	mov	r6, r2
 800e040:	e7bc      	b.n	800dfbc <_printf_i+0x148>
 800e042:	6833      	ldr	r3, [r6, #0]
 800e044:	1d1a      	adds	r2, r3, #4
 800e046:	6032      	str	r2, [r6, #0]
 800e048:	681e      	ldr	r6, [r3, #0]
 800e04a:	6862      	ldr	r2, [r4, #4]
 800e04c:	2100      	movs	r1, #0
 800e04e:	4630      	mov	r0, r6
 800e050:	f7f2 f91e 	bl	8000290 <memchr>
 800e054:	b108      	cbz	r0, 800e05a <_printf_i+0x1e6>
 800e056:	1b80      	subs	r0, r0, r6
 800e058:	6060      	str	r0, [r4, #4]
 800e05a:	6863      	ldr	r3, [r4, #4]
 800e05c:	6123      	str	r3, [r4, #16]
 800e05e:	2300      	movs	r3, #0
 800e060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e064:	e7aa      	b.n	800dfbc <_printf_i+0x148>
 800e066:	6923      	ldr	r3, [r4, #16]
 800e068:	4632      	mov	r2, r6
 800e06a:	4649      	mov	r1, r9
 800e06c:	4640      	mov	r0, r8
 800e06e:	47d0      	blx	sl
 800e070:	3001      	adds	r0, #1
 800e072:	d0ad      	beq.n	800dfd0 <_printf_i+0x15c>
 800e074:	6823      	ldr	r3, [r4, #0]
 800e076:	079b      	lsls	r3, r3, #30
 800e078:	d413      	bmi.n	800e0a2 <_printf_i+0x22e>
 800e07a:	68e0      	ldr	r0, [r4, #12]
 800e07c:	9b03      	ldr	r3, [sp, #12]
 800e07e:	4298      	cmp	r0, r3
 800e080:	bfb8      	it	lt
 800e082:	4618      	movlt	r0, r3
 800e084:	e7a6      	b.n	800dfd4 <_printf_i+0x160>
 800e086:	2301      	movs	r3, #1
 800e088:	4632      	mov	r2, r6
 800e08a:	4649      	mov	r1, r9
 800e08c:	4640      	mov	r0, r8
 800e08e:	47d0      	blx	sl
 800e090:	3001      	adds	r0, #1
 800e092:	d09d      	beq.n	800dfd0 <_printf_i+0x15c>
 800e094:	3501      	adds	r5, #1
 800e096:	68e3      	ldr	r3, [r4, #12]
 800e098:	9903      	ldr	r1, [sp, #12]
 800e09a:	1a5b      	subs	r3, r3, r1
 800e09c:	42ab      	cmp	r3, r5
 800e09e:	dcf2      	bgt.n	800e086 <_printf_i+0x212>
 800e0a0:	e7eb      	b.n	800e07a <_printf_i+0x206>
 800e0a2:	2500      	movs	r5, #0
 800e0a4:	f104 0619 	add.w	r6, r4, #25
 800e0a8:	e7f5      	b.n	800e096 <_printf_i+0x222>
 800e0aa:	bf00      	nop
 800e0ac:	0800eefc 	.word	0x0800eefc
 800e0b0:	0800ef0d 	.word	0x0800ef0d

0800e0b4 <memmove>:
 800e0b4:	4288      	cmp	r0, r1
 800e0b6:	b510      	push	{r4, lr}
 800e0b8:	eb01 0402 	add.w	r4, r1, r2
 800e0bc:	d902      	bls.n	800e0c4 <memmove+0x10>
 800e0be:	4284      	cmp	r4, r0
 800e0c0:	4623      	mov	r3, r4
 800e0c2:	d807      	bhi.n	800e0d4 <memmove+0x20>
 800e0c4:	1e43      	subs	r3, r0, #1
 800e0c6:	42a1      	cmp	r1, r4
 800e0c8:	d008      	beq.n	800e0dc <memmove+0x28>
 800e0ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0d2:	e7f8      	b.n	800e0c6 <memmove+0x12>
 800e0d4:	4402      	add	r2, r0
 800e0d6:	4601      	mov	r1, r0
 800e0d8:	428a      	cmp	r2, r1
 800e0da:	d100      	bne.n	800e0de <memmove+0x2a>
 800e0dc:	bd10      	pop	{r4, pc}
 800e0de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0e6:	e7f7      	b.n	800e0d8 <memmove+0x24>

0800e0e8 <_sbrk_r>:
 800e0e8:	b538      	push	{r3, r4, r5, lr}
 800e0ea:	4d06      	ldr	r5, [pc, #24]	@ (800e104 <_sbrk_r+0x1c>)
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	4604      	mov	r4, r0
 800e0f0:	4608      	mov	r0, r1
 800e0f2:	602b      	str	r3, [r5, #0]
 800e0f4:	f7f5 fc22 	bl	800393c <_sbrk>
 800e0f8:	1c43      	adds	r3, r0, #1
 800e0fa:	d102      	bne.n	800e102 <_sbrk_r+0x1a>
 800e0fc:	682b      	ldr	r3, [r5, #0]
 800e0fe:	b103      	cbz	r3, 800e102 <_sbrk_r+0x1a>
 800e100:	6023      	str	r3, [r4, #0]
 800e102:	bd38      	pop	{r3, r4, r5, pc}
 800e104:	2001ad70 	.word	0x2001ad70

0800e108 <_realloc_r>:
 800e108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e10c:	4680      	mov	r8, r0
 800e10e:	4615      	mov	r5, r2
 800e110:	460c      	mov	r4, r1
 800e112:	b921      	cbnz	r1, 800e11e <_realloc_r+0x16>
 800e114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e118:	4611      	mov	r1, r2
 800e11a:	f7ff bc59 	b.w	800d9d0 <_malloc_r>
 800e11e:	b92a      	cbnz	r2, 800e12c <_realloc_r+0x24>
 800e120:	f7ff fbea 	bl	800d8f8 <_free_r>
 800e124:	2400      	movs	r4, #0
 800e126:	4620      	mov	r0, r4
 800e128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e12c:	f000 f81a 	bl	800e164 <_malloc_usable_size_r>
 800e130:	4285      	cmp	r5, r0
 800e132:	4606      	mov	r6, r0
 800e134:	d802      	bhi.n	800e13c <_realloc_r+0x34>
 800e136:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e13a:	d8f4      	bhi.n	800e126 <_realloc_r+0x1e>
 800e13c:	4629      	mov	r1, r5
 800e13e:	4640      	mov	r0, r8
 800e140:	f7ff fc46 	bl	800d9d0 <_malloc_r>
 800e144:	4607      	mov	r7, r0
 800e146:	2800      	cmp	r0, #0
 800e148:	d0ec      	beq.n	800e124 <_realloc_r+0x1c>
 800e14a:	42b5      	cmp	r5, r6
 800e14c:	462a      	mov	r2, r5
 800e14e:	4621      	mov	r1, r4
 800e150:	bf28      	it	cs
 800e152:	4632      	movcs	r2, r6
 800e154:	f7ff fbc2 	bl	800d8dc <memcpy>
 800e158:	4621      	mov	r1, r4
 800e15a:	4640      	mov	r0, r8
 800e15c:	f7ff fbcc 	bl	800d8f8 <_free_r>
 800e160:	463c      	mov	r4, r7
 800e162:	e7e0      	b.n	800e126 <_realloc_r+0x1e>

0800e164 <_malloc_usable_size_r>:
 800e164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e168:	1f18      	subs	r0, r3, #4
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	bfbc      	itt	lt
 800e16e:	580b      	ldrlt	r3, [r1, r0]
 800e170:	18c0      	addlt	r0, r0, r3
 800e172:	4770      	bx	lr

0800e174 <_init>:
 800e174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e176:	bf00      	nop
 800e178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e17a:	bc08      	pop	{r3}
 800e17c:	469e      	mov	lr, r3
 800e17e:	4770      	bx	lr

0800e180 <_fini>:
 800e180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e182:	bf00      	nop
 800e184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e186:	bc08      	pop	{r3}
 800e188:	469e      	mov	lr, r3
 800e18a:	4770      	bx	lr
