# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim.wlf opened as dataset "vsim"
# add wave vsim:/testbench/*
#  radix -unsigned
# unsigned
# 
# stdin: <EOF>
find drivers -source -time {145 ns} -cause vsim:/testbench/clk
# Multiple active drivers exist at time 145 ns for signal vsim:/testbench/clk:
#    MODULE: testbench   SIGNAL: /testbench/pulse_out_n  FILE: ../tb/testbench.sv:12
#    MODULE: testbench   SIGNAL: /testbench/pulse_out_p  FILE: ../tb/testbench.sv:12
#    PROCESS: #ALWAYS#10  SIGNAL: /testbench/clk          FILE: ../tb/testbench.sv:10
# 
# ===================================================================
# *PARTIAL* causality trace results for signal "vsim:/testbench/clk":
# 
#   Time | Type | Scope      | Signal | Source File
# ------ | ---- | ---------- | ------ | --------------------------------------------------------------------------------
# 145 ns | Gate | /testbench | clk    | ../tb/testbench.sv:10
find drivers -source -time {155 ns} -cause vsim:/testbench/rst_n
# Multiple active drivers exist at time 0 ns for signal vsim:/testbench/rst_n:
#    MODULE: testbench  SIGNAL: /testbench/pulse_out_n  FILE: ../tb/testbench.sv:12
#    MODULE: testbench  SIGNAL: /testbench/pulse_out_p  FILE: ../tb/testbench.sv:12
# 
# =====================================================================
# *PARTIAL* causality trace results for signal "vsim:/testbench/rst_n":
# 
# Time | Type    | Scope      | Signal | Source File
# ---- | ------- | ---------- | ------ | --------------------------------------------------------------------------------
