
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Executing script file `./Berk_MAC.ys' --

1. Executing Liberty frontend: stdcells.lib
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: mulAddRecFN.v
Parsing SystemVerilog input from `mulAddRecFN.v' to AST representation.
verilog frontend filename mulAddRecFN.v
Generating RTLIL representation for module `\mulAddRecFNToRaw_preMul'.
Generating RTLIL representation for module `\mulAddRecFNToRaw_postMul'.
mulAddRecFN.v:296: Warning: Range [2:1] select out of bounds on signal `\intermed_CDom_CAlignDist': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\mulAddRecFNToRaw'.
Generating RTLIL representation for module `\mulAddRecFN'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: Berk_MAC_wrapper.v
Parsing SystemVerilog input from `Berk_MAC_wrapper.v' to AST representation.
verilog frontend filename Berk_MAC_wrapper.v
Generating RTLIL representation for module `\Berk_MAC_wrapper'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: HardFloat_primitives.v
Parsing SystemVerilog input from `HardFloat_primitives.v' to AST representation.
verilog frontend filename HardFloat_primitives.v
Generating RTLIL representation for module `\reverse'.
Generating RTLIL representation for module `\lowMaskHiLo'.
Generating RTLIL representation for module `\lowMaskLoHi'.
Generating RTLIL representation for module `\countLeadingZeros'.
Generating RTLIL representation for module `\compressBy2'.
Generating RTLIL representation for module `\compressBy4'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: HardFloat_rawFN.v
Parsing SystemVerilog input from `HardFloat_rawFN.v' to AST representation.
verilog frontend filename HardFloat_rawFN.v
Generating RTLIL representation for module `\recFNToRawFN'.
Generating RTLIL representation for module `\roundAnyRawFNToRecFN'.
Generating RTLIL representation for module `\roundRawFNToRecFN'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: isSigNaNRecFN.v
Parsing SystemVerilog input from `isSigNaNRecFN.v' to AST representation.
verilog frontend filename isSigNaNRecFN.v
Generating RTLIL representation for module `\isSigNaNRecFN'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     \mulAddRecFN
Used module:         \roundRawFNToRecFN
Used module:             \roundAnyRawFNToRecFN
Used module:                 \lowMaskLoHi
Used module:                     \reverse
Used module:         \mulAddRecFNToRaw
Used module:             \mulAddRecFNToRaw_postMul
Used module:                 \compressBy2
Used module:                 \countLeadingZeros
Used module:                 \compressBy4
Used module:             \mulAddRecFNToRaw_preMul
Used module:                 \lowMaskHiLo
Used module:                 \isSigNaNRecFN
Used module:                 \recFNToRawFN
Parameter 1 (\inWidth) = 2
Parameter 2 (\topBound) = 2
Parameter 3 (\bottomBound) = 2

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskHiLo'.
Parameter 1 (\inWidth) = 2
Parameter 2 (\topBound) = 2
Parameter 3 (\bottomBound) = 2
Generating RTLIL representation for module `$paramod$27914bd63e4c6caf5fec5cf9686ef174ed67a267\lowMaskHiLo'.
Parameter 1 (\inWidth) = 4

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy4'.
Parameter 1 (\inWidth) = 4
Generating RTLIL representation for module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000000100'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Generating RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3

7.5. Executing AST frontend in derive mode using pre-parsed AST for module `\recFNToRawFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Generating RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Parameter 1 (\width) = 1

7.6. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 1
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000001'.
Parameter 1 (\inWidth) = 2
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 1

7.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskLoHi'.
Parameter 1 (\inWidth) = 2
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 1
Generating RTLIL representation for module `$paramod$03b6f0a60ed6b2b20567566a171432ff69097b55\lowMaskLoHi'.
Parameter 1 (\inWidth) = 3

7.8. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy2'.
Parameter 1 (\inWidth) = 3
Generating RTLIL representation for module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000000011'.
Parameter 1 (\inWidth) = 5
Parameter 2 (\countWidth) = 3

7.9. Executing AST frontend in derive mode using pre-parsed AST for module `\countLeadingZeros'.
Parameter 1 (\inWidth) = 5
Parameter 2 (\countWidth) = 3
Generating RTLIL representation for module `$paramod$d333d6dff11fd79e45b50ba9cb2fd2a33e28b20e\countLeadingZeros'.
Parameter 1 (\inWidth) = 9

7.10. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy2'.
Parameter 1 (\inWidth) = 9
Generating RTLIL representation for module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001001'.
Parameter 1 (\inWidth) = 0
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 0

7.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskLoHi'.
Parameter 1 (\inWidth) = 0
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 0
Generating RTLIL representation for module `$paramod$5d34b18d62b86d58f80985ca0ed1f2958fdaff5e\lowMaskLoHi'.
Parameter 1 (\inWidth) = 3

7.12. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy4'.
Parameter 1 (\inWidth) = 3
Generating RTLIL representation for module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000000011'.
Parameter 1 (\width) = 1
Found cached RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000001'.
Parameter 1 (\width) = 1
Found cached RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000001'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3

7.13. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFNToRaw_postMul'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Generating RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw_postMul'.
mulAddRecFN.v:296: Warning: Range [2:1] select out of bounds on signal `\intermed_CDom_CAlignDist': Setting 1 MSB bits to undef.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3

7.14. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFNToRaw_preMul'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Generating RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw_preMul'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Parameter 3 (\options) = 0

7.15. Executing AST frontend in derive mode using pre-parsed AST for module `\roundRawFNToRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Parameter 3 (\options) = 0
Generating RTLIL representation for module `$paramod$f0fdc2867967b57c144085292ff33d698a4d3e43\roundRawFNToRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3

7.16. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFNToRaw'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Generating RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw'.
Parameter 1 (\inExpWidth) = 3
Parameter 2 (\inSigWidth) = 5
Parameter 3 (\outExpWidth) = 3
Parameter 4 (\outSigWidth) = 3
Parameter 5 (\options) = 0

7.17. Executing AST frontend in derive mode using pre-parsed AST for module `\roundAnyRawFNToRecFN'.
Parameter 1 (\inExpWidth) = 3
Parameter 2 (\inSigWidth) = 5
Parameter 3 (\outExpWidth) = 3
Parameter 4 (\outSigWidth) = 3
Parameter 5 (\options) = 0
Generating RTLIL representation for module `$paramod$e8822d2b2d4df8e56412cc85a04d674bc018d07b\roundAnyRawFNToRecFN'.
Parameter \expWidth = 8
Parameter \sigWidth = 24

7.18. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFN'.
Parameter \expWidth = 8
Parameter \sigWidth = 24
Generating RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Parameter 1 (\inWidth) = 4
Parameter 2 (\topBound) = 2
Parameter 3 (\bottomBound) = 6

7.19. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskLoHi'.
Parameter 1 (\inWidth) = 4
Parameter 2 (\topBound) = 2
Parameter 3 (\bottomBound) = 6
Generating RTLIL representation for module `$paramod$11fcd83ed3051a5a2d6a97dbfe05208dc992a743\lowMaskLoHi'.

7.20. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         \roundRawFNToRecFN
Used module:             $paramod$e8822d2b2d4df8e56412cc85a04d674bc018d07b\roundAnyRawFNToRecFN
Used module:                 \lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000001
Used module:         \mulAddRecFNToRaw
Used module:             $paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw_postMul
Used module:                 \compressBy2
Used module:                 \countLeadingZeros
Used module:                 \compressBy4
Used module:             $paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw_preMul
Used module:                 \lowMaskHiLo
Used module:                 \isSigNaNRecFN
Used module:                 \recFNToRawFN
Parameter 1 (\inWidth) = 2
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 1
Found cached RTLIL representation for module `$paramod$03b6f0a60ed6b2b20567566a171432ff69097b55\lowMaskLoHi'.
Parameter 1 (\inWidth) = 3
Found cached RTLIL representation for module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000000011'.
Parameter 1 (\inWidth) = 5
Parameter 2 (\countWidth) = 3
Found cached RTLIL representation for module `$paramod$d333d6dff11fd79e45b50ba9cb2fd2a33e28b20e\countLeadingZeros'.
Parameter 1 (\inWidth) = 9
Found cached RTLIL representation for module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001001'.
Parameter 1 (\inWidth) = 0
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 0
Found cached RTLIL representation for module `$paramod$5d34b18d62b86d58f80985ca0ed1f2958fdaff5e\lowMaskLoHi'.
Parameter 1 (\inWidth) = 3
Found cached RTLIL representation for module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000000011'.
Parameter 1 (\inWidth) = 2
Parameter 2 (\topBound) = 2
Parameter 3 (\bottomBound) = 2
Found cached RTLIL representation for module `$paramod$27914bd63e4c6caf5fec5cf9686ef174ed67a267\lowMaskHiLo'.
Parameter 1 (\inWidth) = 4
Found cached RTLIL representation for module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000000100'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 3
Parameter 2 (\sigWidth) = 3
Found cached RTLIL representation for module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Parameter 1 (\inWidth) = 4
Parameter 2 (\topBound) = 2
Parameter 3 (\bottomBound) = 6
Found cached RTLIL representation for module `$paramod$11fcd83ed3051a5a2d6a97dbfe05208dc992a743\lowMaskLoHi'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Parameter 3 (\options) = 0

7.21. Executing AST frontend in derive mode using pre-parsed AST for module `\roundRawFNToRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Parameter 3 (\options) = 0
Generating RTLIL representation for module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24

7.22. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFNToRaw'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Generating RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.

7.23. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             \roundAnyRawFNToRecFN
Used module:                 $paramod$11fcd83ed3051a5a2d6a97dbfe05208dc992a743\lowMaskLoHi
Used module:                     \reverse
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             \mulAddRecFNToRaw_postMul
Used module:                 $paramod$03b6f0a60ed6b2b20567566a171432ff69097b55\lowMaskLoHi
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000000011
Used module:                 $paramod$d333d6dff11fd79e45b50ba9cb2fd2a33e28b20e\countLeadingZeros
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001001
Used module:                 $paramod$5d34b18d62b86d58f80985ca0ed1f2958fdaff5e\lowMaskLoHi
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000000011
Used module:             \mulAddRecFNToRaw_preMul
Used module:                 $paramod$27914bd63e4c6caf5fec5cf9686ef174ed67a267\lowMaskHiLo
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000000100
Used module:                 $paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN
Used module:                 $paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN
Parameter 1 (\width) = 0

7.24. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 0
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000000'.
Parameter 1 (\width) = 1
Found cached RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000001'.
Parameter 1 (\width) = 5

7.25. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 5
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000101'.
Parameter 1 (\width) = 0
Found cached RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000000'.
Parameter 1 (\width) = 4

7.26. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 4
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000100'.
Parameter 1 (\inExpWidth) = 8
Parameter 2 (\inSigWidth) = 26
Parameter 3 (\outExpWidth) = 8
Parameter 4 (\outSigWidth) = 24
Parameter 5 (\options) = 0

7.27. Executing AST frontend in derive mode using pre-parsed AST for module `\roundAnyRawFNToRecFN'.
Parameter 1 (\inExpWidth) = 8
Parameter 2 (\inSigWidth) = 26
Parameter 3 (\outExpWidth) = 8
Parameter 4 (\outSigWidth) = 24
Parameter 5 (\options) = 0
Generating RTLIL representation for module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24

7.28. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFNToRaw_postMul'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Generating RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24

7.29. Executing AST frontend in derive mode using pre-parsed AST for module `\mulAddRecFNToRaw_preMul'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Generating RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.

7.30. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 \lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000001
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 \compressBy2
Used module:                 \countLeadingZeros
Used module:                 \compressBy4
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 \lowMaskHiLo
Used module:                 \isSigNaNRecFN
Used module:                 \recFNToRawFN
Parameter 1 (\inWidth) = 9
Parameter 2 (\topBound) = 105
Parameter 3 (\bottomBound) = 130

7.31. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskLoHi'.
Parameter 1 (\inWidth) = 9
Parameter 2 (\topBound) = 105
Parameter 3 (\bottomBound) = 130
Generating RTLIL representation for module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Parameter 1 (\inWidth) = 4
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 6

7.32. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskLoHi'.
Parameter 1 (\inWidth) = 4
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 6
Generating RTLIL representation for module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Parameter 1 (\inWidth) = 13

7.33. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy2'.
Parameter 1 (\inWidth) = 13
Generating RTLIL representation for module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Parameter 1 (\inWidth) = 26
Parameter 2 (\countWidth) = 5

7.34. Executing AST frontend in derive mode using pre-parsed AST for module `\countLeadingZeros'.
Parameter 1 (\inWidth) = 26
Parameter 2 (\countWidth) = 5
Generating RTLIL representation for module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Parameter 1 (\inWidth) = 51

7.35. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy2'.
Parameter 1 (\inWidth) = 51
Generating RTLIL representation for module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Parameter 1 (\inWidth) = 3
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 6

7.36. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskLoHi'.
Parameter 1 (\inWidth) = 3
Parameter 2 (\topBound) = 0
Parameter 3 (\bottomBound) = 6
Generating RTLIL representation for module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Parameter 1 (\inWidth) = 27

7.37. Executing AST frontend in derive mode using pre-parsed AST for module `\compressBy4'.
Parameter 1 (\inWidth) = 27
Generating RTLIL representation for module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Parameter 1 (\inWidth) = 5
Parameter 2 (\topBound) = 18
Parameter 3 (\bottomBound) = 12

7.38. Executing AST frontend in derive mode using pre-parsed AST for module `\lowMaskHiLo'.
Parameter 1 (\inWidth) = 5
Parameter 2 (\topBound) = 18
Parameter 3 (\bottomBound) = 12
Generating RTLIL representation for module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Parameter 1 (\inWidth) = 27
Found cached RTLIL representation for module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24

7.39. Executing AST frontend in derive mode using pre-parsed AST for module `\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Generating RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24

7.40. Executing AST frontend in derive mode using pre-parsed AST for module `\recFNToRawFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Generating RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Found cached RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Found cached RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Found cached RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 8
Parameter 2 (\sigWidth) = 24
Found cached RTLIL representation for module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.

7.41. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     \reverse
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
Parameter 1 (\width) = 25

7.42. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 25
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Parameter 1 (\width) = 6

7.43. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 6
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Parameter 1 (\width) = 26

7.44. Executing AST frontend in derive mode using pre-parsed AST for module `\reverse'.
Parameter 1 (\width) = 26
Generating RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Parameter 1 (\width) = 6
Found cached RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Parameter 1 (\width) = 6
Found cached RTLIL representation for module `$paramod\reverse\width=s32'00000000000000000000000000000110'.

7.45. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011001
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000110
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011010
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN

7.46. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011001
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000110
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011010
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
Removing unused module `$paramod\reverse\width=s32'00000000000000000000000000000100'.
Removing unused module `$paramod\reverse\width=s32'00000000000000000000000000000101'.
Removing unused module `$paramod\reverse\width=s32'00000000000000000000000000000000'.
Removing unused module `$paramod$11fcd83ed3051a5a2d6a97dbfe05208dc992a743\lowMaskLoHi'.
Removing unused module `$paramod$e8822d2b2d4df8e56412cc85a04d674bc018d07b\roundAnyRawFNToRecFN'.
Removing unused module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw'.
Removing unused module `$paramod$f0fdc2867967b57c144085292ff33d698a4d3e43\roundRawFNToRecFN'.
Removing unused module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw_preMul'.
Removing unused module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\mulAddRecFNToRaw_postMul'.
Removing unused module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000000011'.
Removing unused module `$paramod$5d34b18d62b86d58f80985ca0ed1f2958fdaff5e\lowMaskLoHi'.
Removing unused module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001001'.
Removing unused module `$paramod$d333d6dff11fd79e45b50ba9cb2fd2a33e28b20e\countLeadingZeros'.
Removing unused module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000000011'.
Removing unused module `$paramod$03b6f0a60ed6b2b20567566a171432ff69097b55\lowMaskLoHi'.
Removing unused module `$paramod\reverse\width=s32'00000000000000000000000000000001'.
Removing unused module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\recFNToRawFN'.
Removing unused module `$paramod$f16964ff25138183b0ef630f90a8edaa0d2b033a\isSigNaNRecFN'.
Removing unused module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000000100'.
Removing unused module `$paramod$27914bd63e4c6caf5fec5cf9686ef174ed67a267\lowMaskHiLo'.
Removing unused module `\isSigNaNRecFN'.
Removing unused module `\roundRawFNToRecFN'.
Removing unused module `\roundAnyRawFNToRecFN'.
Removing unused module `\recFNToRawFN'.
Removing unused module `\compressBy4'.
Removing unused module `\compressBy2'.
Removing unused module `\countLeadingZeros'.
Removing unused module `\lowMaskLoHi'.
Removing unused module `\lowMaskHiLo'.
Removing unused module `\reverse'.
Removing unused module `\mulAddRecFN'.
Removing unused module `\mulAddRecFNToRaw'.
Removing unused module `\mulAddRecFNToRaw_postMul'.
Removing unused module `\mulAddRecFNToRaw_preMul'.
Removed 34 unused modules.
Mapping positional arguments of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.genblk2.genblk1.lowMask_roundMask ($paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.mulAddToRaw_postMul ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.mulAddToRaw_preMul ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul).
Mapping positional arguments of cell $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.roundAnyRawFNToRecFN ($paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.roundRawOut ($paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.mulAddRecFNToRaw ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw).
Mapping positional arguments of cell $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.reverse ($paramod\reverse\width=s32'00000000000000000000000000000110).
Mapping positional arguments of cell $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.reverse ($paramod\reverse\width=s32'00000000000000000000000000000110).
Mapping positional arguments of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.reverse_in ($paramod\reverse\width=s32'00000000000000000000000000011010).
Mapping positional arguments of cell $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.reverse ($paramod\reverse\width=s32'00000000000000000000000000000110).
Mapping positional arguments of cell $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.reverse ($paramod\reverse\width=s32'00000000000000000000000000011001).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.lowMask_CExtraMask ($paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.compressBy4_sigC ($paramod\compressBy4\inWidth=s32'00000000000000000000000000011011).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.isSigNaN_c ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.recFNToRawFN_c ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.isSigNaN_b ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.recFNToRawFN_b ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.isSigNaN_a ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.recFNToRawFN_a ($paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.lowMask_notCDom_sigExtraMask ($paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.compressBy2_notCDom_reduced2AbsSigSum ($paramod\compressBy2\inWidth=s32'00000000000000000000000000001101).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.countLeadingZeros_notCDom ($paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.compressBy2_notCDom_absSigSum ($paramod\compressBy2\inWidth=s32'00000000000000000000000000110011).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.lowMask_CDom_sigExtraMask ($paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi).
Mapping positional arguments of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.compressBy4_CDom_absSigSum ($paramod\compressBy4\inWidth=s32'00000000000000000000000000011011).

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011001
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000110
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011010
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN

8.1.2. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011001
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000110
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011010
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$Berk_MAC_wrapper.v:58$158 in module Berk_MAC_wrapper.
Marked 1 switch rules as full_case in process $proc$Berk_MAC_wrapper.v:25$156 in module Berk_MAC_wrapper.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:58$158'.
Found async reset \rst_n in `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.

8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:58$158'.
     1/2: $0\exceptionFlags[4:0]
     2/2: $0\out[32:0]
Creating decoders for process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
     1/6: $0\ctrl_q[0:0]
     2/6: $0\rm_q[2:0]
     3/6: $0\op_q[1:0]
     4/6: $0\c_q[32:0]
     5/6: $0\b_q[32:0]
     6/6: $0\a_q[32:0]

8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Berk_MAC_wrapper.\out' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:58$158'.
  created $adff cell `$procdff$1108' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\exceptionFlags' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:58$158'.
  created $adff cell `$procdff$1113' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\a_q' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
  created $adff cell `$procdff$1118' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\b_q' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
  created $adff cell `$procdff$1123' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\c_q' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
  created $adff cell `$procdff$1128' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\op_q' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
  created $adff cell `$procdff$1133' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\rm_q' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
  created $adff cell `$procdff$1138' with positive edge clock and positive level reset.
Creating register for signal `\Berk_MAC_wrapper.\ctrl_q' using process `\Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
  created $adff cell `$procdff$1143' with positive edge clock and positive level reset.

8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:58$158'.
Removing empty process `Berk_MAC_wrapper.$proc$Berk_MAC_wrapper.v:25$156'.
Cleaned up 0 empty switches.

8.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~24 debug messages>
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
<suppressed ~3 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
<suppressed ~1 debug messages>
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
<suppressed ~1 debug messages>
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
<suppressed ~1 debug messages>
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
<suppressed ~1 debug messages>
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
<suppressed ~1 debug messages>
Optimizing module Berk_MAC_wrapper.
<suppressed ~16 debug messages>
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
<suppressed ~1 debug messages>
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
<suppressed ~1 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
<suppressed ~2 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
<suppressed ~8 debug messages>

8.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~1 debug messages>
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module Berk_MAC_wrapper.
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Removed 11 unused cells and 187 unused wires.
<suppressed ~28 debug messages>

8.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi...
Checking module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN...
Checking module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN...
Checking module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN...
Checking module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi...
Checking module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros...
Checking module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo...
Checking module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101...
Checking module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011...
Checking module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011...
Checking module $paramod\reverse\width=s32'00000000000000000000000000000110...
Checking module $paramod\reverse\width=s32'00000000000000000000000000011001...
Checking module $paramod\reverse\width=s32'00000000000000000000000000011010...
Checking module Berk_MAC_wrapper...
Found and reported 0 problems.

8.6. Executing OPT pass (performing simple optimizations).

8.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 12 cells.

8.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

8.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.6.6. Executing OPT_DFF pass (perform DFF optimizations).

8.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 0 unused cells and 12 unused wires.
<suppressed ~3 debug messages>

8.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.6.9. Rerunning OPT passes. (Maybe there is more to do..)

8.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

8.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.6.13. Executing OPT_DFF pass (perform DFF optimizations).

8.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.6.16. Finished fast OPT passes. (There is nothing left to do.)

8.7. Executing FSM pass (extract and optimize FSM).

8.7.1. Executing FSM_DETECT pass (finding FSMs in design).

8.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.8. Executing OPT pass (performing simple optimizations).

8.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

8.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.8.9. Finished fast OPT passes. (There is nothing left to do.)

8.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 10 bits (of 17) from port Y of cell $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.$sshr$HardFloat_primitives.v:103$991 ($sshr).
Removed top 10 bits (of 17) from wire $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.$sshr$HardFloat_primitives.v:103$991_Y.
Removed top 1 bits (of 3) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$eq$HardFloat_rawFN.v:123$688 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$eq$HardFloat_rawFN.v:124$689 ($eq).
Removed top 31 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:284$720 ($mux).
Removed top 23 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:288$722 ($mux).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:288$723 ($not).
Removed top 24 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:290$728 ($mux).
Removed top 24 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:290$729 ($not).
Removed top 25 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:291$731 ($mux).
Removed top 25 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:291$732 ($not).
Removed top 25 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:292$734 ($mux).
Removed top 25 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$735 ($or).
Removed top 23 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:293$736 ($mux).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$737 ($or).
Removed top 23 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:294$738 ($mux).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$739 ($or).
Removed top 23 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:295$740 ($mux).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$741 ($or).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$741 ($or).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$741 ($or).
Removed top 9 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:306$743 ($mux).
Removed top 9 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:307$748 ($mux).
Removed top 9 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$749 ($or).
Removed top 9 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$749 ($or).
Removed top 9 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$749 ($or).
Removed top 10 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:309$756 ($mux).
Removed top 9 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$757 ($or).
Removed top 10 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$757 ($or).
Removed top 9 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$757 ($or).
Removed top 9 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$758 ($or).
Removed top 9 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$758 ($or).
Removed top 9 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$758 ($or).
Removed top 1 bits (of 27) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:192$765 ($not).
Removed top 1 bits (of 24) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:199$774 ($and).
Removed top 5 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:212$786 ($or).
Removed top 7 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$add$HardFloat_rawFN.v:212$788 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$add$HardFloat_rawFN.v:212$788 ($add).
Removed top 6 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$add$HardFloat_rawFN.v:212$788 ($add).
Removed top 6 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:213$793 ($mux).
Removed top 6 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:213$794 ($not).
Removed top 6 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:212$795 ($and).
Removed top 5 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:216$797 ($not).
Removed top 6 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:217$802 ($mux).
Removed top 2 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:216$803 ($or).
Removed top 6 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:216$803 ($or).
Removed top 2 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:216$803 ($or).
Removed top 6 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:211$804 ($mux).
Removed top 24 bits (of 26) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$add$HardFloat_rawFN.v:221$806 ($add).
Removed top 15 bits (of 26) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$add$HardFloat_rawFN.v:221$806 ($add).
Removed top 3 bits (of 26) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:226$808 ($mux).
Removed top 28 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ge$HardFloat_rawFN.v:228$810 ($ge).
Removed top 29 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ge$HardFloat_rawFN.v:228$810 ($ge).
Removed top 24 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$lt$HardFloat_rawFN.v:230$811 ($lt).
Removed top 30 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$le$HardFloat_rawFN.v:247$822 ($le).
Removed top 31 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$le$HardFloat_rawFN.v:247$822 ($le).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$739 ($or).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$739 ($or).
Removed top 6 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:212$795 ($and).
Removed top 6 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:212$795 ($and).
Removed top 4 bits (of 30) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:216$803 ($or).
Removed top 4 bits (of 30) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:216$803 ($or).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$737 ($or).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$737 ($or).
Removed top 6 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:213$794 ($not).
Removed top 4 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:216$798 ($and).
Removed top 4 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:216$798 ($and).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$735 ($or).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$735 ($or).
Removed top 4 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:216$797 ($not).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$733 ($and).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$733 ($and).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$733 ($and).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$730 ($and).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$730 ($and).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$730 ($and).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:291$732 ($not).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$727 ($and).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$727 ($and).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$727 ($and).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:290$729 ($not).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$724 ($and).
Removed top 23 bits (of 32) from port B of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$724 ($and).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:289$726 ($not).
Removed top 23 bits (of 32) from port A of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:289$726 ($not).
Removed top 23 bits (of 32) from port Y of cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:288$723 ($not).
Removed top 23 bits (of 32) from mux cell $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:289$725 ($mux).
Removed top 6 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$add$HardFloat_rawFN.v:212$788_Y.
Removed top 6 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:212$795_Y.
Removed top 4 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:216$798_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$724_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$727_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$730_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$and$HardFloat_rawFN.v:287$733_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:288$723_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:289$726_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:290$729_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$not$HardFloat_rawFN.v:291$732_Y.
Removed top 9 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:212$786_Y.
Removed top 6 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:216$803_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$735_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$737_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:287$739_Y.
Removed top 9 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$749_Y.
Removed top 9 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$or$HardFloat_rawFN.v:306$757_Y.
Removed top 23 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:295$740_Y.
Removed top 9 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:306$743_Y.
Removed top 17 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:307$748_Y.
Removed top 25 bits (of 32) from wire $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.$ternary$HardFloat_rawFN.v:309$756_Y.
Removed top 2 bits (of 9) from port Y of cell $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.$sshr$HardFloat_primitives.v:103$1082 ($sshr).
Removed top 2 bits (of 9) from wire $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.$sshr$HardFloat_primitives.v:103$1082_Y.
Removed top 1 bits (of 49) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.$mul$mulAddRecFN.v:407$684 ($mul).
Removed top 1 bits (of 49) from port A of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.$add$mulAddRecFN.v:407$685 ($add).
Removed top 1 bits (of 49) from wire $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.$mul$mulAddRecFN.v:407$684_Y.
Removed top 31 bits (of 32) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.$add$mulAddRecFN.v:268$851 ($add).
Removed top 6 bits (of 32) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.$add$mulAddRecFN.v:268$851 ($add).
Removed top 1 bits (of 3) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.$eq$mulAddRecFN.v:274$853 ($eq).
Removed top 1 bits (of 52) from port A of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.$shl$mulAddRecFN.v:322$875 ($shl).
Removed top 21 bits (of 32) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$add$mulAddRecFN.v:107$909 ($add).
Converting cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$add$mulAddRecFN.v:107$910 ($add) from unsigned to signed.
Removed top 21 bits (of 32) from port A of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$add$mulAddRecFN.v:107$910 ($add).
Removed top 23 bits (of 32) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$add$mulAddRecFN.v:107$910 ($add).
Removed top 21 bits (of 32) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$add$mulAddRecFN.v:107$910 ($add).
Removed top 1 bits (of 3) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$eq$mulAddRecFN.v:110$914 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$lt$mulAddRecFN.v:116$917 ($lt).
Removed top 27 bits (of 32) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$le$mulAddRecFN.v:118$920 ($le).
Removed top 26 bits (of 32) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$sub$mulAddRecFN.v:120$923 ($sub).
Removed top 20 bits (of 32) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$sub$mulAddRecFN.v:120$923 ($sub).
Removed top 22 bits (of 32) from mux cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$ternary$mulAddRecFN.v:120$925 ($mux).
Removed top 25 bits (of 32) from port B of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$lt$mulAddRecFN.v:123$926 ($lt).
Removed top 25 bits (of 32) from mux cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$ternary$mulAddRecFN.v:123$928 ($mux).
Removed top 25 bits (of 32) from mux cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$ternary$mulAddRecFN.v:122$929 ($mux).
Removed top 1 bits (of 78) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$sshr$mulAddRecFN.v:128$932 ($sshr).
Removed top 2 bits (of 12) from port Y of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$sub$mulAddRecFN.v:120$923 ($sub).
Removed top 1 bits (of 11) from port A of cell $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$sub$mulAddRecFN.v:120$923 ($sub).
Removed top 22 bits (of 32) from wire $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$sub$mulAddRecFN.v:120$923_Y.
Removed top 25 bits (of 32) from wire $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.$ternary$mulAddRecFN.v:123$928_Y.
Removed top 382 bits (of 513) from port Y of cell $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.$sshr$HardFloat_primitives.v:103$988 ($sshr).
Removed top 382 bits (of 513) from wire $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.$sshr$HardFloat_primitives.v:103$988_Y.
Removed top 6 bits (of 32) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$add$HardFloat_primitives.v:119$1001 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$add$HardFloat_primitives.v:119$1001 ($add).
Removed top 5 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$add$HardFloat_primitives.v:119$1001 ($add).
Removed top 5 bits (of 32) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$and$HardFloat_primitives.v:119$1002 ($and).
Removed top 5 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$and$HardFloat_primitives.v:119$1002 ($and).
Removed top 5 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$and$HardFloat_primitives.v:119$1002 ($and).
Removed top 31 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1003 ($mux).
Removed top 30 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1005 ($mux).
Removed top 4 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1006 ($or).
Removed top 30 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1006 ($or).
Removed top 30 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1006 ($or).
Removed top 30 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1007 ($mux).
Removed top 3 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1008 ($or).
Removed top 30 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1008 ($or).
Removed top 30 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1008 ($or).
Removed top 29 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1009 ($mux).
Removed top 3 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1010 ($or).
Removed top 29 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1010 ($or).
Removed top 29 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1010 ($or).
Removed top 29 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1011 ($mux).
Removed top 2 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1012 ($or).
Removed top 29 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1012 ($or).
Removed top 29 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1012 ($or).
Removed top 29 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1013 ($mux).
Removed top 2 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1014 ($or).
Removed top 29 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1014 ($or).
Removed top 29 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1014 ($or).
Removed top 29 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1015 ($mux).
Removed top 2 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1016 ($or).
Removed top 29 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1016 ($or).
Removed top 29 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1016 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1017 ($mux).
Removed top 2 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1018 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1018 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1018 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1019 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1020 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1020 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1020 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1021 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1022 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1022 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1022 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1023 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1024 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1024 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1024 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1025 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1026 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1026 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1026 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1027 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1028 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1028 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1028 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1029 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1030 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1030 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1030 ($or).
Removed top 28 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1031 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1032 ($or).
Removed top 28 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1032 ($or).
Removed top 28 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1032 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1033 ($mux).
Removed top 1 bits (of 5) from port A of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1034 ($or).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1034 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1034 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1035 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1036 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1036 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1037 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1038 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1038 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1039 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1040 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1040 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1041 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1042 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1042 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1043 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1044 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1044 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1045 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1046 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1046 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1047 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1048 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1048 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1049 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1050 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1050 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1051 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1052 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1052 ($or).
Removed top 27 bits (of 32) from mux cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1053 ($mux).
Removed top 27 bits (of 32) from port B of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1054 ($or).
Removed top 27 bits (of 32) from port Y of cell $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$or$HardFloat_primitives.v:128$1054 ($or).
Removed top 5 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$add$HardFloat_primitives.v:119$1001_Y.
Removed top 7 bits (of 26) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$not$HardFloat_primitives.v:119$1000_Y.
Removed top 30 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1005_Y.
Removed top 30 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1007_Y.
Removed top 29 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1009_Y.
Removed top 29 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1011_Y.
Removed top 29 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1013_Y.
Removed top 29 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1015_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1017_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1019_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1021_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1023_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1025_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1027_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1029_Y.
Removed top 28 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1031_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1033_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1035_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1037_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1039_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1041_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1043_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1045_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1047_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1049_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1051_Y.
Removed top 27 bits (of 32) from wire $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.$ternary$HardFloat_primitives.v:128$1053_Y.
Removed top 13 bits (of 33) from port Y of cell $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.$sshr$HardFloat_primitives.v:76$1091 ($sshr).
Removed top 13 bits (of 33) from wire $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.$sshr$HardFloat_primitives.v:76$1091_Y.

8.10. Executing PEEPOPT pass (run peephole optimizers).

8.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 0 unused cells and 101 unused wires.
<suppressed ~9 debug messages>

8.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN:
  creating $macc model for $add$HardFloat_rawFN.v:212$788 ($add).
  creating $macc model for $add$HardFloat_rawFN.v:221$806 ($add).
  creating $alu model for $macc $add$HardFloat_rawFN.v:221$806.
  creating $alu model for $macc $add$HardFloat_rawFN.v:212$788.
  creating $alu model for $ge$HardFloat_rawFN.v:228$810 ($ge): new $alu
  creating $alu model for $le$HardFloat_rawFN.v:247$822 ($le): new $alu
  creating $alu model for $lt$HardFloat_rawFN.v:230$811 ($lt): new $alu
  creating $alu cell for $lt$HardFloat_rawFN.v:230$811: $auto$alumacc.cc:512:replace_alu$1203
  creating $alu cell for $le$HardFloat_rawFN.v:247$822: $auto$alumacc.cc:512:replace_alu$1210
  creating $alu cell for $ge$HardFloat_rawFN.v:228$810: $auto$alumacc.cc:512:replace_alu$1221
  creating $alu cell for $add$HardFloat_rawFN.v:212$788: $auto$alumacc.cc:512:replace_alu$1236
  creating $alu cell for $add$HardFloat_rawFN.v:221$806: $auto$alumacc.cc:512:replace_alu$1239
  created 5 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw:
  creating $macc model for $add$mulAddRecFN.v:407$685 ($add).
  creating $macc model for $mul$mulAddRecFN.v:407$684 ($mul).
  merging $macc model for $mul$mulAddRecFN.v:407$684 into $add$mulAddRecFN.v:407$685.
  creating $macc cell for $add$mulAddRecFN.v:407$685: $auto$alumacc.cc:382:replace_macc$1242
  created 0 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul:
  creating $macc model for $add$mulAddRecFN.v:268$851 ($add).
  creating $macc model for $add$mulAddRecFN.v:308$871 ($add).
  creating $macc model for $sub$mulAddRecFN.v:278$854 ($sub).
  creating $macc model for $sub$mulAddRecFN.v:320$874 ($sub).
  creating $alu model for $macc $sub$mulAddRecFN.v:320$874.
  creating $alu model for $macc $sub$mulAddRecFN.v:278$854.
  creating $alu model for $macc $add$mulAddRecFN.v:308$871.
  creating $alu model for $macc $add$mulAddRecFN.v:268$851.
  creating $alu cell for $add$mulAddRecFN.v:268$851: $auto$alumacc.cc:512:replace_alu$1243
  creating $alu cell for $add$mulAddRecFN.v:308$871: $auto$alumacc.cc:512:replace_alu$1246
  creating $alu cell for $sub$mulAddRecFN.v:278$854: $auto$alumacc.cc:512:replace_alu$1249
  creating $alu cell for $sub$mulAddRecFN.v:320$874: $auto$alumacc.cc:512:replace_alu$1252
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul:
  creating $macc model for $add$mulAddRecFN.v:107$909 ($add).
  creating $macc model for $add$mulAddRecFN.v:107$910 ($add).
  creating $macc model for $sub$mulAddRecFN.v:113$915 ($sub).
  creating $macc model for $sub$mulAddRecFN.v:120$923 ($sub).
  merging $macc model for $add$mulAddRecFN.v:107$909 into $add$mulAddRecFN.v:107$910.
  creating $alu model for $macc $sub$mulAddRecFN.v:113$915.
  creating $alu model for $macc $sub$mulAddRecFN.v:120$923.
  creating $macc cell for $add$mulAddRecFN.v:107$910: $auto$alumacc.cc:382:replace_macc$1255
  creating $alu model for $le$mulAddRecFN.v:118$920 ($le): new $alu
  creating $alu model for $lt$mulAddRecFN.v:116$917 ($lt): new $alu
  creating $alu model for $lt$mulAddRecFN.v:123$926 ($lt): new $alu
  creating $alu cell for $lt$mulAddRecFN.v:123$926: $auto$alumacc.cc:512:replace_alu$1259
  creating $alu cell for $lt$mulAddRecFN.v:116$917: $auto$alumacc.cc:512:replace_alu$1264
  creating $alu cell for $le$mulAddRecFN.v:118$920: $auto$alumacc.cc:512:replace_alu$1271
  creating $alu cell for $sub$mulAddRecFN.v:120$923: $auto$alumacc.cc:512:replace_alu$1280
  creating $alu cell for $sub$mulAddRecFN.v:113$915: $auto$alumacc.cc:512:replace_alu$1283
  created 5 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros:
  creating $macc model for $add$HardFloat_primitives.v:119$1001 ($add).
  creating $alu model for $macc $add$HardFloat_primitives.v:119$1001.
  creating $alu cell for $add$HardFloat_primitives.v:119$1001: $auto$alumacc.cc:512:replace_alu$1286
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\reverse\width=s32'00000000000000000000000000000110:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\reverse\width=s32'00000000000000000000000000011001:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\reverse\width=s32'00000000000000000000000000011010:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Berk_MAC_wrapper:
  created 0 $alu and 0 $macc cells.

8.13. Executing SHARE pass (SAT-based resource sharing).

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~3 debug messages>
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
<suppressed ~4 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.14.6. Executing OPT_DFF pass (perform DFF optimizations).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 4 unused cells and 20 unused wires.
<suppressed ~9 debug messages>

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.14.9. Rerunning OPT passes. (Maybe there is more to do..)

8.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

8.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.14.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.14.16. Finished fast OPT passes. (There is nothing left to do.)

8.15. Executing MEMORY pass.

8.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.17. Executing OPT pass (performing simple optimizations).

8.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~111 debug messages>
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
<suppressed ~19 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
<suppressed ~12 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
<suppressed ~1 debug messages>
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
<suppressed ~26 debug messages>
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 2 cells.

8.17.3. Executing OPT_DFF pass (perform DFF optimizations).

8.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 4 unused cells and 59 unused wires.
<suppressed ~8 debug messages>

8.17.5. Finished fast OPT passes.

8.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.19. Executing OPT pass (performing simple optimizations).

8.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

8.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:288$722:
      Old ports: A=9'000000000, B=9'111000000, Y=$ternary$HardFloat_rawFN.v:288$722_Y [8:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:288$722_Y [6]
      New connections: { $ternary$HardFloat_rawFN.v:288$722_Y [8:7] $ternary$HardFloat_rawFN.v:288$722_Y [5:0] } = { $ternary$HardFloat_rawFN.v:288$722_Y [6] $ternary$HardFloat_rawFN.v:288$722_Y [6] 6'000000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:289$725:
      Old ports: A=9'000000000, B=9'110010100, Y=$ternary$HardFloat_rawFN.v:289$725_Y [8:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:289$725_Y [2]
      New connections: { $ternary$HardFloat_rawFN.v:289$725_Y [8:3] $ternary$HardFloat_rawFN.v:289$725_Y [1:0] } = { $ternary$HardFloat_rawFN.v:289$725_Y [2] $ternary$HardFloat_rawFN.v:289$725_Y [2] 2'00 $ternary$HardFloat_rawFN.v:289$725_Y [2] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:290$728:
      Old ports: A=8'00000000, B=8'10000000, Y=$ternary$HardFloat_rawFN.v:290$728_Y [7:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:290$728_Y [7]
      New connections: $ternary$HardFloat_rawFN.v:290$728_Y [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:291$731:
      Old ports: A=7'0000000, B=7'1000000, Y=$ternary$HardFloat_rawFN.v:291$731_Y [6:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:291$731_Y [6]
      New connections: $ternary$HardFloat_rawFN.v:291$731_Y [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:292$734:
      Old ports: A=7'0000000, B=7'1101011, Y=$ternary$HardFloat_rawFN.v:292$734_Y [6:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:292$734_Y [0]
      New connections: $ternary$HardFloat_rawFN.v:292$734_Y [6:1] = { $ternary$HardFloat_rawFN.v:292$734_Y [0] $ternary$HardFloat_rawFN.v:292$734_Y [0] 1'0 $ternary$HardFloat_rawFN.v:292$734_Y [0] 1'0 $ternary$HardFloat_rawFN.v:292$734_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:293$736:
      Old ports: A=9'000000000, B=9'101111111, Y=$ternary$HardFloat_rawFN.v:293$736_Y [8:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:293$736_Y [0]
      New connections: $ternary$HardFloat_rawFN.v:293$736_Y [8:1] = { $ternary$HardFloat_rawFN.v:293$736_Y [0] 1'0 $ternary$HardFloat_rawFN.v:293$736_Y [0] $ternary$HardFloat_rawFN.v:293$736_Y [0] $ternary$HardFloat_rawFN.v:293$736_Y [0] $ternary$HardFloat_rawFN.v:293$736_Y [0] $ternary$HardFloat_rawFN.v:293$736_Y [0] $ternary$HardFloat_rawFN.v:293$736_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:294$738:
      Old ports: A=9'000000000, B=9'110000000, Y=$ternary$HardFloat_rawFN.v:294$738_Y [8:0]
      New ports: A=1'0, B=1'1, Y=$ternary$HardFloat_rawFN.v:294$738_Y [7]
      New connections: { $ternary$HardFloat_rawFN.v:294$738_Y [8] $ternary$HardFloat_rawFN.v:294$738_Y [6:0] } = { $ternary$HardFloat_rawFN.v:294$738_Y [7] 7'0000000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:295$740:
      Old ports: A=9'000000000, B=9'111000000, Y=$auto$wreduce.cc:514:run$1163 [8:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1163 [6]
      New connections: { $auto$wreduce.cc:514:run$1163 [8:7] $auto$wreduce.cc:514:run$1163 [5:0] } = { $auto$wreduce.cc:514:run$1163 [6] $auto$wreduce.cc:514:run$1163 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:306$743:
      Old ports: A=23'00000000000000000000000, B=23'10000000000000000000000, Y=$auto$wreduce.cc:514:run$1164 [22:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1164 [22]
      New connections: $auto$wreduce.cc:514:run$1164 [21:0] = 22'0000000000000000000000
    Consolidated identical input bits for $mux cell $ternary$HardFloat_rawFN.v:307$748:
      Old ports: A=23'00000000000000000000000, B={ \common_fractOut [22] 22'0000000000000000000000 }, Y=$auto$wreduce.cc:514:run$1165 [22:0]
      New ports: A=1'0, B=\common_fractOut [22], Y=$auto$wreduce.cc:514:run$1165 [22]
      New connections: $auto$wreduce.cc:514:run$1165 [21:0] = 22'0000000000000000000000
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1005:
      Old ports: A=2'00, B=2'10, Y={ \Bit[2].countSoFar [1] $auto$wreduce.cc:514:run$1174 [0] }
      New ports: A=1'0, B=1'1, Y=\Bit[2].countSoFar [1]
      New connections: $auto$wreduce.cc:514:run$1174 [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1007:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:514:run$1175 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1175 [0]
      New connections: $auto$wreduce.cc:514:run$1175 [1] = $auto$wreduce.cc:514:run$1175 [0]
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1009:
      Old ports: A=3'000, B=3'100, Y={ \Bit[4].countSoFar [2] $auto$wreduce.cc:514:run$1176 [1:0] }
      New ports: A=1'0, B=1'1, Y=\Bit[4].countSoFar [2]
      New connections: $auto$wreduce.cc:514:run$1176 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1011:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:514:run$1177 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1177 [0]
      New connections: $auto$wreduce.cc:514:run$1177 [2:1] = { $auto$wreduce.cc:514:run$1177 [0] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1013:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:514:run$1178 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1178 [1]
      New connections: { $auto$wreduce.cc:514:run$1178 [2] $auto$wreduce.cc:514:run$1178 [0] } = { $auto$wreduce.cc:514:run$1178 [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1015:
      Old ports: A=3'000, B=3'111, Y=$auto$wreduce.cc:514:run$1179 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1179 [0]
      New connections: $auto$wreduce.cc:514:run$1179 [2:1] = { $auto$wreduce.cc:514:run$1179 [0] $auto$wreduce.cc:514:run$1179 [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1017:
      Old ports: A=4'0000, B=4'1000, Y={ \Bit[8].countSoFar [3] $auto$wreduce.cc:514:run$1180 [2:0] }
      New ports: A=1'0, B=1'1, Y=\Bit[8].countSoFar [3]
      New connections: $auto$wreduce.cc:514:run$1180 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1019:
      Old ports: A=4'0000, B=4'1001, Y=$auto$wreduce.cc:514:run$1181 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1181 [0]
      New connections: $auto$wreduce.cc:514:run$1181 [3:1] = { $auto$wreduce.cc:514:run$1181 [0] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1021:
      Old ports: A=4'0000, B=4'1010, Y=$auto$wreduce.cc:514:run$1182 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1182 [1]
      New connections: { $auto$wreduce.cc:514:run$1182 [3:2] $auto$wreduce.cc:514:run$1182 [0] } = { $auto$wreduce.cc:514:run$1182 [1] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1023:
      Old ports: A=4'0000, B=4'1011, Y=$auto$wreduce.cc:514:run$1183 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1183 [0]
      New connections: $auto$wreduce.cc:514:run$1183 [3:1] = { $auto$wreduce.cc:514:run$1183 [0] 1'0 $auto$wreduce.cc:514:run$1183 [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1025:
      Old ports: A=4'0000, B=4'1100, Y=$auto$wreduce.cc:514:run$1184 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1184 [2]
      New connections: { $auto$wreduce.cc:514:run$1184 [3] $auto$wreduce.cc:514:run$1184 [1:0] } = { $auto$wreduce.cc:514:run$1184 [2] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1027:
      Old ports: A=4'0000, B=4'1101, Y=$auto$wreduce.cc:514:run$1185 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1185 [0]
      New connections: $auto$wreduce.cc:514:run$1185 [3:1] = { $auto$wreduce.cc:514:run$1185 [0] $auto$wreduce.cc:514:run$1185 [0] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1029:
      Old ports: A=4'0000, B=4'1110, Y=$auto$wreduce.cc:514:run$1186 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1186 [1]
      New connections: { $auto$wreduce.cc:514:run$1186 [3:2] $auto$wreduce.cc:514:run$1186 [0] } = { $auto$wreduce.cc:514:run$1186 [1] $auto$wreduce.cc:514:run$1186 [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1031:
      Old ports: A=4'0000, B=4'1111, Y=$auto$wreduce.cc:514:run$1187 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1187 [0]
      New connections: $auto$wreduce.cc:514:run$1187 [3:1] = { $auto$wreduce.cc:514:run$1187 [0] $auto$wreduce.cc:514:run$1187 [0] $auto$wreduce.cc:514:run$1187 [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1033:
      Old ports: A=5'00000, B=5'10000, Y={ \Bit[16].countSoFar [4] $auto$wreduce.cc:514:run$1188 [3:0] }
      New ports: A=1'0, B=1'1, Y=\Bit[16].countSoFar [4]
      New connections: $auto$wreduce.cc:514:run$1188 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1035:
      Old ports: A=5'00000, B=5'10001, Y=$auto$wreduce.cc:514:run$1189 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1189 [0]
      New connections: $auto$wreduce.cc:514:run$1189 [4:1] = { $auto$wreduce.cc:514:run$1189 [0] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1037:
      Old ports: A=5'00000, B=5'10010, Y=$auto$wreduce.cc:514:run$1190 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1190 [1]
      New connections: { $auto$wreduce.cc:514:run$1190 [4:2] $auto$wreduce.cc:514:run$1190 [0] } = { $auto$wreduce.cc:514:run$1190 [1] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1039:
      Old ports: A=5'00000, B=5'10011, Y=$auto$wreduce.cc:514:run$1191 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1191 [0]
      New connections: $auto$wreduce.cc:514:run$1191 [4:1] = { $auto$wreduce.cc:514:run$1191 [0] 2'00 $auto$wreduce.cc:514:run$1191 [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1041:
      Old ports: A=5'00000, B=5'10100, Y=$auto$wreduce.cc:514:run$1192 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1192 [2]
      New connections: { $auto$wreduce.cc:514:run$1192 [4:3] $auto$wreduce.cc:514:run$1192 [1:0] } = { $auto$wreduce.cc:514:run$1192 [2] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1043:
      Old ports: A=5'00000, B=5'10101, Y=$auto$wreduce.cc:514:run$1193 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1193 [0]
      New connections: $auto$wreduce.cc:514:run$1193 [4:1] = { $auto$wreduce.cc:514:run$1193 [0] 1'0 $auto$wreduce.cc:514:run$1193 [0] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1045:
      Old ports: A=5'00000, B=5'10110, Y=$auto$wreduce.cc:514:run$1194 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1194 [1]
      New connections: { $auto$wreduce.cc:514:run$1194 [4:2] $auto$wreduce.cc:514:run$1194 [0] } = { $auto$wreduce.cc:514:run$1194 [1] 1'0 $auto$wreduce.cc:514:run$1194 [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1047:
      Old ports: A=5'00000, B=5'10111, Y=$auto$wreduce.cc:514:run$1195 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1195 [0]
      New connections: $auto$wreduce.cc:514:run$1195 [4:1] = { $auto$wreduce.cc:514:run$1195 [0] 1'0 $auto$wreduce.cc:514:run$1195 [0] $auto$wreduce.cc:514:run$1195 [0] }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1049:
      Old ports: A=5'00000, B=5'11000, Y=$auto$wreduce.cc:514:run$1196 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1196 [3]
      New connections: { $auto$wreduce.cc:514:run$1196 [4] $auto$wreduce.cc:514:run$1196 [2:0] } = { $auto$wreduce.cc:514:run$1196 [3] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1051:
      Old ports: A=5'00000, B=5'11001, Y=$auto$wreduce.cc:514:run$1197 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1197 [0]
      New connections: $auto$wreduce.cc:514:run$1197 [4:1] = { $auto$wreduce.cc:514:run$1197 [0] $auto$wreduce.cc:514:run$1197 [0] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$HardFloat_primitives.v:128$1053:
      Old ports: A=5'00000, B=5'11010, Y=$auto$wreduce.cc:514:run$1198 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1198 [1]
      New connections: { $auto$wreduce.cc:514:run$1198 [4:2] $auto$wreduce.cc:514:run$1198 [0] } = { $auto$wreduce.cc:514:run$1198 [1] $auto$wreduce.cc:514:run$1198 [1] 2'00 }
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 35 changes.

8.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 4 cells.

8.19.6. Executing OPT_SHARE pass.

8.19.7. Executing OPT_DFF pass (perform DFF optimizations).

8.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

8.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~79 debug messages>
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
<suppressed ~119 debug messages>
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.19.10. Rerunning OPT passes. (Maybe there is more to do..)

8.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.19.14. Executing OPT_SHARE pass.

8.19.15. Executing OPT_DFF pass (perform DFF optimizations).

8.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 0 unused cells and 90 unused wires.
<suppressed ~2 debug messages>

8.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.19.18. Rerunning OPT passes. (Maybe there is more to do..)

8.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\reverse\width=s32'00000000000000000000000000011010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Berk_MAC_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
  Optimizing cells in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
  Optimizing cells in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
  Optimizing cells in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
  Optimizing cells in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
  Optimizing cells in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
  Optimizing cells in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
  Optimizing cells in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
  Optimizing cells in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
  Optimizing cells in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000000110.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011001.
  Optimizing cells in module $paramod\reverse\width=s32'00000000000000000000000000011010.
  Optimizing cells in module \Berk_MAC_wrapper.
Performed a total of 0 changes.

8.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 0 cells.

8.19.22. Executing OPT_SHARE pass.

8.19.23. Executing OPT_DFF pass (perform DFF optimizations).

8.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..

8.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.19.26. Finished fast OPT passes. (There is nothing left to do.)

8.20. Executing TECHMAP pass (map to technology primitives).

8.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

8.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:f7ad8531c6cff44cab7d043d73a00587cc9b6638$paramod$9d30a6db0023f25a9090c5e8af3af4ae36ddd701\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$83784888def4f70dbbded37c6d05d2ea1157c936\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:b6b21f717aa26e652540597017ab0be5c9314058$paramod$e8402c132550ebd5771cdee725cb144a47ec90cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$caf8c66b30ab3bffac74d294b4384be3df05b828\_90_alu for cells of type $alu.
Using template $paramod$00325734e079d13ca2c28a5c21677fbdd584b592\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$403e3b916c6203cefc86d5db164f41811de6a0e8\_90_alu for cells of type $alu.
Using template $paramod$5d7bf89bead63599a0c4fbe7617ae2af1a7c16a5\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \sExpA (10 bits, signed)
  add \sExpB (10 bits, signed)
  add 11'11100011011 (11 bits, unsigned)
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:0fd52043142998c6af8c146e2d7269c8da934868$paramod$db08c866aa8d71b0e06d520f195d9b34c0639d01\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001011 for cells of type $fa.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod$3fe4bdf8d597404bdd222c1fea42f692fdc77de4\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_90_alu for cells of type $alu.
Using template $paramod$adfbe7a029fd9903a2d1a8ee2ae1b04d2ba3312e\_90_alu for cells of type $alu.
Using template $paramod$a8151eed7df109f18d5adf1169b40bb7b9e884a8\_90_alu for cells of type $alu.
Using template $paramod$constmap:173aaad87b7fd5abcaa89c6cd41b1935ee609e35$paramod$47a1b990bf4a80ac61ea02f5db8abf7706ac294c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:02d992968f8ec348e3abb1f1816619620ff7d616$paramod$775372dd1775d5a26525695ca009bbaf0d7e62b5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011010 for cells of type $lcu.
  add \mulAddA * \mulAddB (24x24 bits, unsigned)
  add \mulAddC (48 bits, unsigned)
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110001 for cells of type $fa.
Using template $paramod$959c9ddbaba0966d253c0f5ab1a5eabdad847a18\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110001 for cells of type $lcu.
Using template $paramod$constmap:d853380027d3e38536c2b38222a0b595cd0c2cb8$paramod$3fb71bff34ef9fe9826fcc51e12aa9ee5e310ea2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$ab313d375496893adcde266216bf525b268f5522\_90_alu for cells of type $alu.
Using template $paramod$4a58d7fd3318dd8888b73fafae1fb67f4a3751e3\_90_alu for cells of type $alu.
Using template $paramod$fc1f374b266ff7cf892c824f4cad9e705b743fd8\_90_alu for cells of type $alu.
Using template $paramod$27907668d9b20f3e489ed055f8c1b6b07a8e353e\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$constmap:fda979ccd390ebdc21909f9ae78cf4ac4a7d9d04$paramod$2eddea31dd39e16b9a43844efbced4edacefc6b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
No more expansions possible.
<suppressed ~20428 debug messages>

8.21. Executing OPT pass (performing simple optimizations).

8.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
<suppressed ~13 debug messages>
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~445 debug messages>
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
<suppressed ~7 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
<suppressed ~3 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
<suppressed ~3555 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
<suppressed ~790 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
<suppressed ~311 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
<suppressed ~3 debug messages>
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
<suppressed ~499 debug messages>
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
<suppressed ~261 debug messages>
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
<suppressed ~45 debug messages>
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
<suppressed ~246 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
<suppressed ~51 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 114 cells.

8.21.3. Executing OPT_DFF pass (perform DFF optimizations).

8.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 622 unused cells and 1404 unused wires.
<suppressed ~636 debug messages>

8.21.5. Finished fast OPT passes.

8.22. Executing ABC pass (technology mapping using ABC).

8.22.1. Extracting gate netlist of module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi' to `<abc-temp-dir>/input.blif'..

8.22.1.1. Executed ABC.
Extracted 16 gates and 22 wires to a netlist network with 4 inputs and 6 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        6
Removing temp directory.

8.22.2. Extracting gate netlist of module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

8.22.2.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

8.22.3. Extracting gate netlist of module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN' to `<abc-temp-dir>/input.blif'..

8.22.3.1. Executed ABC.
Extracted 676 gates and 749 wires to a netlist network with 72 inputs and 36 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       36
ABC RESULTS:            ANDNOT cells:      158
ABC RESULTS:               MUX cells:       54
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:       70
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:      153
ABC RESULTS:             ORNOT cells:       63
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               XOR cells:       26
ABC RESULTS:        internal signals:      641
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       36
Removing temp directory.

8.22.4. Extracting gate netlist of module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi' to `<abc-temp-dir>/input.blif'..

8.22.4.1. Executed ABC.
Extracted 10 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        6
Removing temp directory.

8.22.5. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN' to `<abc-temp-dir>/input.blif'..

8.22.5.1. Executed ABC.
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 1 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        1
Removing temp directory.

8.22.6. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

8.22.6.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

8.22.7. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw' to `<abc-temp-dir>/input.blif'..

8.22.7.1. Executed ABC.
Extracted 3817 gates and 3913 wires to a netlist network with 96 inputs and 49 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      330
ABC RESULTS:            ANDNOT cells:     1158
ABC RESULTS:              NAND cells:      347
ABC RESULTS:               NOR cells:      130
ABC RESULTS:               NOT cells:       82
ABC RESULTS:                OR cells:      497
ABC RESULTS:             ORNOT cells:       78
ABC RESULTS:              XNOR cells:      232
ABC RESULTS:               XOR cells:     1045
ABC RESULTS:        internal signals:     3768
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:       49
Removing temp directory.

8.22.8. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul' to `<abc-temp-dir>/input.blif'..

8.22.8.1. Executed ABC.
Extracted 1112 gates and 1241 wires to a netlist network with 128 inputs and 117 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       18
ABC RESULTS:            ANDNOT cells:      123
ABC RESULTS:               MUX cells:      568
ABC RESULTS:              NAND cells:       51
ABC RESULTS:               NOR cells:       22
ABC RESULTS:               NOT cells:      168
ABC RESULTS:                OR cells:      118
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       98
ABC RESULTS:        internal signals:      996
ABC RESULTS:           input signals:      128
ABC RESULTS:          output signals:      117
Removing temp directory.

8.22.9. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul' to `<abc-temp-dir>/input.blif'..

8.22.9.1. Executed ABC.
Extracted 714 gates and 803 wires to a netlist network with 87 inputs and 97 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       21
ABC RESULTS:            ANDNOT cells:       93
ABC RESULTS:               MUX cells:      354
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       19
ABC RESULTS:               NOT cells:       91
ABC RESULTS:                OR cells:       56
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               XOR cells:       65
ABC RESULTS:        internal signals:      619
ABC RESULTS:           input signals:       87
ABC RESULTS:          output signals:       97
Removing temp directory.

8.22.10. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN' to `<abc-temp-dir>/input.blif'..

8.22.10.1. Executed ABC.
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 4 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

8.22.11. Extracting gate netlist of module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi' to `<abc-temp-dir>/input.blif'..

8.22.11.1. Executed ABC.
Extracted 148 gates and 159 wires to a netlist network with 9 inputs and 25 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.11.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       61
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:       68
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:      125
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       25
Removing temp directory.

8.22.12. Extracting gate netlist of module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros' to `<abc-temp-dir>/input.blif'..

8.22.12.1. Executed ABC.
Extracted 175 gates and 201 wires to a netlist network with 26 inputs and 5 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.12.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       26
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       97
ABC RESULTS:        internal signals:      170
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        5
Removing temp directory.

8.22.13. Extracting gate netlist of module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo' to `<abc-temp-dir>/input.blif'..

8.22.13.1. Executed ABC.
Extracted 17 gates and 24 wires to a netlist network with 5 inputs and 5 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.13.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

8.22.14. Extracting gate netlist of module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101' to `<abc-temp-dir>/input.blif'..

8.22.14.1. Executed ABC.
Extracted 6 gates and 18 wires to a netlist network with 12 inputs and 6 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        6
Removing temp directory.

8.22.15. Extracting gate netlist of module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011' to `<abc-temp-dir>/input.blif'..

8.22.15.1. Executed ABC.
Extracted 25 gates and 75 wires to a netlist network with 50 inputs and 25 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.15.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       25
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       25
Removing temp directory.

8.22.16. Extracting gate netlist of module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011' to `<abc-temp-dir>/input.blif'..

8.22.16.1. Executed ABC.
Extracted 20 gates and 47 wires to a netlist network with 27 inputs and 7 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/j2/_45yl0pn6377hh1gz09vq4_40000gn/T/yosys-abc-kNV8OX/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.16.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       20
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:        7
Removing temp directory.

8.22.17. Extracting gate netlist of module `$paramod\reverse\width=s32'00000000000000000000000000000110' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

8.22.17.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

8.22.18. Extracting gate netlist of module `$paramod\reverse\width=s32'00000000000000000000000000011001' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

8.22.18.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

8.22.19. Extracting gate netlist of module `$paramod\reverse\width=s32'00000000000000000000000000011010' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

8.22.19.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

8.22.20. Extracting gate netlist of module `\Berk_MAC_wrapper' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

8.22.20.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing global temp directory.

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi.
Optimizing module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN.
Optimizing module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN.
<suppressed ~23 debug messages>
Optimizing module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw.
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul.
<suppressed ~345 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul.
<suppressed ~160 debug messages>
Optimizing module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN.
Optimizing module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi.
Optimizing module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros.
Optimizing module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101.
Optimizing module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011.
Optimizing module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000000110.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\reverse\width=s32'00000000000000000000000000011010.
Optimizing module Berk_MAC_wrapper.

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Finding identical cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Finding identical cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Finding identical cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Finding identical cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Finding identical cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Finding identical cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Finding identical cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Finding identical cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Finding identical cells in module `\Berk_MAC_wrapper'.
Removed a total of 4 cells.

8.23.3. Executing OPT_DFF pass (perform DFF optimizations).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi..
Finding unused cells or wires in module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN..
Finding unused cells or wires in module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN..
Finding unused cells or wires in module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul..
Finding unused cells or wires in module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN..
Finding unused cells or wires in module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi..
Finding unused cells or wires in module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros..
Finding unused cells or wires in module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101..
Finding unused cells or wires in module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000000110..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011001..
Finding unused cells or wires in module $paramod\reverse\width=s32'00000000000000000000000000011010..
Finding unused cells or wires in module \Berk_MAC_wrapper..
Removed 9 unused cells and 1822 unused wires.
<suppressed ~88 debug messages>

8.23.5. Finished fast OPT passes.

8.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `Berk_MAC_wrapper'. Setting top module to Berk_MAC_wrapper.

8.24.1. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011010
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000110
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011001

8.24.2. Analyzing design hierarchy..
Top module:  \Berk_MAC_wrapper
Used module:     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN
Used module:         $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
Used module:                 $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
Used module:                 $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
Used module:                 $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011010
Used module:                 $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000000110
Used module:                 $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
Used module:             $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
Used module:                 $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
Used module:                 $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
Used module:         $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
Used module:             $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
Used module:                 $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
Used module:                     $paramod\reverse\width=s32'00000000000000000000000000011001
Removed 0 unused modules.

8.25. Printing statistics.

=== $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi ===

        +----------Local Count, excluding submodules.
        | 
       12 wires
       41 wire bits
        4 public wires
       33 public wire bits
        2 ports
       10 port bits
       14 cells
        6   $_ANDNOT_
        2   $_AND_
        2   $_NOR_
        1   $_NOT_
        1   $_ORNOT_
        2   $_OR_
        1 submodules
        1   $paramod\reverse\width=s32'00000000000000000000000000000110

=== $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN ===

        +----------Local Count, excluding submodules.
        | 
       12 wires
       85 wire bits
       12 public wires
       85 public wire bits
       12 ports
       85 port bits
        1 submodules
        1   $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN

=== $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN ===

        +----------Local Count, excluding submodules.
        | 
      569 wires
      819 wire bits
       27 public wires
      277 public wire bits
       12 ports
       85 port bits
      578 cells
      157   $_ANDNOT_
       36   $_AND_
       54   $_MUX_
        5   $_NAND_
       70   $_NOR_
        5   $_NOT_
       63   $_ORNOT_
      152   $_OR_
       10   $_XNOR_
       26   $_XOR_
        1 submodules
        1   $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi

=== $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi ===

        +----------Local Count, excluding submodules.
        | 
        6 wires
       26 wire bits
        4 public wires
       24 public wire bits
        2 ports
        9 port bits
        8 cells
        2   $_ANDNOT_
        1   $_AND_
        1   $_NAND_
        2   $_NOR_
        1   $_NOT_
        1   $_OR_
        1 submodules
        1   $paramod\reverse\width=s32'00000000000000000000000000000110

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
       36 wire bits
        2 public wires
       34 public wire bits
        2 ports
       34 port bits
        3 cells
        1   $_ANDNOT_
        2   $_AND_

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      185 wire bits
       15 public wires
      185 public wire bits
        8 ports
      143 port bits
        2 submodules
        1   $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
        1   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw ===

        +----------Local Count, excluding submodules.
        | 
     3871 wires
     4189 wire bits
       21 public wires
      339 public wire bits
       13 ports
      147 port bits
     3899 cells
     1158   $_ANDNOT_
      330   $_AND_
      347   $_NAND_
      130   $_NOR_
       82   $_NOT_
       78   $_ORNOT_
      497   $_OR_
      232   $_XNOR_
     1045   $_XOR_
        2 submodules
        1   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
        1   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul ===

        +----------Local Count, excluding submodules.
        | 
     1086 wires
     1490 wire bits
       32 public wires
      436 public wire bits
       13 ports
      141 port bits
     1171 cells
      123   $_ANDNOT_
       18   $_AND_
      568   $_MUX_
       51   $_NAND_
       22   $_NOR_
      164   $_NOT_
        6   $_ORNOT_
      117   $_OR_
        4   $_XNOR_
       98   $_XOR_
        6 submodules
        1   $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
        1   $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
        1   $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
        1   $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
        1   $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
        1   $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul ===

        +----------Local Count, excluding submodules.
        | 
      682 wires
     1218 wire bits
       44 public wires
      580 public wire bits
       13 ports
      248 port bits
      735 cells
       92   $_ANDNOT_
       21   $_AND_
      354   $_MUX_
        7   $_NAND_
       19   $_NOR_
       87   $_NOT_
       14   $_ORNOT_
       56   $_OR_
       20   $_XNOR_
       65   $_XOR_
        8 submodules
        3   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
        3   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
        1   $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
        1   $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN ===

        +----------Local Count, excluding submodules.
        | 
       11 wires
      106 wire bits
        9 public wires
      104 public wire bits
        7 ports
       72 port bits
        6 cells
        1   $_ANDNOT_
        1   $_NAND_
        2   $_NOR_
        2   $_OR_

=== $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi ===

        +----------Local Count, excluding submodules.
        | 
      126 wires
      694 wire bits
        4 public wires
      572 public wire bits
        2 ports
       34 port bits
      147 cells
       61   $_ANDNOT_
       10   $_NAND_
        2   $_NOR_
        5   $_NOT_
        1   $_ORNOT_
       68   $_OR_
        1 submodules
        1   $paramod\reverse\width=s32'00000000000000000000000000011001

=== $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros ===

        +----------Local Count, excluding submodules.
        | 
      150 wires
      338 wire bits
       31 public wires
      219 public wire bits
        2 ports
       31 port bits
      124 cells
       26   $_ANDNOT_
        1   $_NOR_
       97   $_OR_
        1 submodules
        1   $paramod\reverse\width=s32'00000000000000000000000000011010

=== $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo ===

        +----------Local Count, excluding submodules.
        | 
       18 wires
       64 wire bits
        4 public wires
       50 public wire bits
        2 ports
       11 port bits
       19 cells
        7   $_ANDNOT_
        3   $_NAND_
        1   $_NOR_
        2   $_NOT_
        6   $_OR_
        1 submodules
        1   $paramod\reverse\width=s32'00000000000000000000000000000110

=== $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101 ===

        +----------Local Count, excluding submodules.
        | 
        2 wires
       20 wire bits
        2 public wires
       20 public wire bits
        2 ports
       20 port bits
        6 cells
        6   $_OR_

=== $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011 ===

        +----------Local Count, excluding submodules.
        | 
        2 wires
       77 wire bits
        2 public wires
       77 public wire bits
        2 ports
       77 port bits
       25 cells
       25   $_OR_

=== $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011 ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
       47 wire bits
        2 public wires
       34 public wire bits
        2 ports
       34 port bits
       20 cells
       20   $_OR_

=== $paramod\reverse\width=s32'00000000000000000000000000000110 ===

        +----------Local Count, excluding submodules.
        | 
        2 wires
       12 wire bits
        2 public wires
       12 public wire bits
        2 ports
       12 port bits

=== $paramod\reverse\width=s32'00000000000000000000000000011001 ===

        +----------Local Count, excluding submodules.
        | 
        2 wires
       50 wire bits
        2 public wires
       50 public wire bits
        2 ports
       50 port bits

=== $paramod\reverse\width=s32'00000000000000000000000000011010 ===

        +----------Local Count, excluding submodules.
        | 
        2 wires
       52 wire bits
        2 public wires
       52 public wire bits
        2 ports
       52 port bits

=== Berk_MAC_wrapper ===

        +----------Local Count, excluding submodules.
        | 
       18 wires
      288 wire bits
       18 public wires
      288 public wire bits
       10 ports
      145 port bits
      143 cells
      143   $_DFF_PN0_
        1 submodules
        1   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN

=== design hierarchy ===

        +----------Count including submodules.
        | 
     6936 Berk_MAC_wrapper
      578     $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
      147       $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
     3899   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
     1171     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
       14       $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
        8       $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
      124       $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
        6       $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
       25       $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
       20       $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
      735     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
        3       $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
        6       $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
       19       $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
       20       $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011

        +----------Count including submodules.
        | 
     6654 wires
    10192 wire bits
      267 public wires
     3805 public wire bits
      136 ports
     1710 port bits
        - memories
        - memory bits
        - processes
     6936 cells
     1638   $_ANDNOT_
      414   $_AND_
      143   $_DFF_PN0_
      976   $_MUX_
      427   $_NAND_
      255   $_NOR_
      347   $_NOT_
      163   $_ORNOT_
     1073   $_OR_
      266   $_XNOR_
     1234   $_XOR_
        1 submodules
        1   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN

8.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi...
Checking module $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN...
Checking module $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN...
Checking module $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul...
Checking module $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN...
Checking module $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi...
Checking module $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros...
Checking module $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo...
Checking module $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101...
Checking module $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011...
Checking module $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011...
Checking module $paramod\reverse\width=s32'00000000000000000000000000000110...
Checking module $paramod\reverse\width=s32'00000000000000000000000000011001...
Checking module $paramod\reverse\width=s32'00000000000000000000000000011010...
Checking module Berk_MAC_wrapper...
Found and reported 0 problems.

9. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

9.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~8 debug messages>
Mapping DFF cells in module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi':
Mapping DFF cells in module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN':
Mapping DFF cells in module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN':
Mapping DFF cells in module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi':
Mapping DFF cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN':
Mapping DFF cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN':
Mapping DFF cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw':
Mapping DFF cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul':
Mapping DFF cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul':
Mapping DFF cells in module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN':
Mapping DFF cells in module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi':
Mapping DFF cells in module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros':
Mapping DFF cells in module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo':
Mapping DFF cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101':
Mapping DFF cells in module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011':
Mapping DFF cells in module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011':
Mapping DFF cells in module `$paramod\reverse\width=s32'00000000000000000000000000000110':
Mapping DFF cells in module `$paramod\reverse\width=s32'00000000000000000000000000011001':
Mapping DFF cells in module `$paramod\reverse\width=s32'00000000000000000000000000011010':
Mapping DFF cells in module `\Berk_MAC_wrapper':
  mapped 143 $_DFF_PN0_ cells to \DFFR_X1 cells.

10. Executing ABC pass (technology mapping using ABC).

10.1. Extracting gate netlist of module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi' to `<abc-temp-dir>/input.blif'..

10.1.1. Executed ABC.
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.1.2. Re-integrating ABC results.
ABC RESULTS:          AOI21_X1 cells:        2
ABC RESULTS:            INV_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        6
Removing temp directory.

10.2. Extracting gate netlist of module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

10.2.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

10.3. Extracting gate netlist of module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN' to `<abc-temp-dir>/input.blif'..

10.3.1. Executed ABC.
Extracted 578 gates and 650 wires to a netlist network with 72 inputs and 36 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       13
ABC RESULTS:           AND3_X1 cells:        5
ABC RESULTS:           AND4_X1 cells:        5
ABC RESULTS:         AOI211_X1 cells:       10
ABC RESULTS:          AOI21_X1 cells:       50
ABC RESULTS:         AOI221_X1 cells:        8
ABC RESULTS:         AOI222_X1 cells:        6
ABC RESULTS:          AOI22_X1 cells:        5
ABC RESULTS:            INV_X1 cells:       41
ABC RESULTS:           MUX2_X1 cells:       18
ABC RESULTS:          NAND2_X1 cells:       25
ABC RESULTS:          NAND3_X1 cells:       17
ABC RESULTS:          NAND4_X1 cells:        8
ABC RESULTS:           NOR2_X1 cells:       49
ABC RESULTS:           NOR3_X1 cells:       23
ABC RESULTS:           NOR4_X1 cells:        8
ABC RESULTS:         OAI211_X1 cells:        6
ABC RESULTS:          OAI21_X1 cells:       69
ABC RESULTS:         OAI221_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:        2
ABC RESULTS:          OAI33_X1 cells:        5
ABC RESULTS:            OR2_X1 cells:       12
ABC RESULTS:            OR3_X1 cells:        7
ABC RESULTS:          XNOR2_X1 cells:       15
ABC RESULTS:           XOR2_X1 cells:        2
ABC RESULTS:        internal signals:      542
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       36
Removing temp directory.

10.4. Extracting gate netlist of module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi' to `<abc-temp-dir>/input.blif'..

10.4.1. Executed ABC.
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 6 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.4.2. Re-integrating ABC results.
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        6
Removing temp directory.

10.5. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN' to `<abc-temp-dir>/input.blif'..

10.5.1. Executed ABC.
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 1 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.5.2. Re-integrating ABC results.
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        1
Removing temp directory.

10.6. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

10.6.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

10.7. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw' to `<abc-temp-dir>/input.blif'..

10.7.1. Executed ABC.
Extracted 3899 gates and 3995 wires to a netlist network with 96 inputs and 49 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.7.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      251
ABC RESULTS:           AND3_X1 cells:       89
ABC RESULTS:           AND4_X1 cells:       14
ABC RESULTS:         AOI211_X1 cells:        5
ABC RESULTS:          AOI21_X1 cells:      321
ABC RESULTS:         AOI221_X1 cells:        1
ABC RESULTS:          AOI22_X1 cells:       38
ABC RESULTS:            INV_X1 cells:      216
ABC RESULTS:           MUX2_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:      685
ABC RESULTS:          NAND3_X1 cells:      116
ABC RESULTS:          NAND4_X1 cells:        6
ABC RESULTS:           NOR2_X1 cells:      423
ABC RESULTS:           NOR3_X1 cells:       25
ABC RESULTS:         OAI211_X1 cells:       14
ABC RESULTS:          OAI21_X1 cells:      234
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:        2
ABC RESULTS:          OAI33_X1 cells:        1
ABC RESULTS:            OR2_X1 cells:      100
ABC RESULTS:            OR3_X1 cells:      104
ABC RESULTS:          XNOR2_X1 cells:      429
ABC RESULTS:           XOR2_X1 cells:      546
ABC RESULTS:        internal signals:     3850
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:       49
Removing temp directory.

10.8. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul' to `<abc-temp-dir>/input.blif'..

10.8.1. Executed ABC.
Extracted 1171 gates and 1299 wires to a netlist network with 128 inputs and 117 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.8.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       38
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:           AND4_X1 cells:        7
ABC RESULTS:         AOI211_X1 cells:       17
ABC RESULTS:          AOI21_X1 cells:      131
ABC RESULTS:         AOI221_X1 cells:        7
ABC RESULTS:         AOI222_X1 cells:        5
ABC RESULTS:          AOI22_X1 cells:       11
ABC RESULTS:            INV_X1 cells:       46
ABC RESULTS:           MUX2_X1 cells:      177
ABC RESULTS:          NAND2_X1 cells:      121
ABC RESULTS:          NAND3_X1 cells:       17
ABC RESULTS:          NAND4_X1 cells:       15
ABC RESULTS:           NOR2_X1 cells:      118
ABC RESULTS:           NOR3_X1 cells:       17
ABC RESULTS:           NOR4_X1 cells:       11
ABC RESULTS:         OAI211_X1 cells:       25
ABC RESULTS:          OAI21_X1 cells:      138
ABC RESULTS:         OAI221_X1 cells:        7
ABC RESULTS:         OAI222_X1 cells:        3
ABC RESULTS:          OAI22_X1 cells:        8
ABC RESULTS:          OAI33_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:       25
ABC RESULTS:            OR3_X1 cells:        3
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:       58
ABC RESULTS:           XOR2_X1 cells:       31
ABC RESULTS:        internal signals:     1054
ABC RESULTS:           input signals:      128
ABC RESULTS:          output signals:      117
Removing temp directory.

10.9. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul' to `<abc-temp-dir>/input.blif'..

10.9.1. Executed ABC.
Extracted 735 gates and 822 wires to a netlist network with 87 inputs and 97 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.9.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       13
ABC RESULTS:           AND3_X1 cells:        5
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:         AOI211_X1 cells:       12
ABC RESULTS:          AOI21_X1 cells:      100
ABC RESULTS:         AOI221_X1 cells:        4
ABC RESULTS:          AOI22_X1 cells:        3
ABC RESULTS:            INV_X1 cells:       20
ABC RESULTS:           MUX2_X1 cells:      100
ABC RESULTS:          NAND2_X1 cells:       67
ABC RESULTS:          NAND3_X1 cells:        8
ABC RESULTS:          NAND4_X1 cells:        6
ABC RESULTS:           NOR2_X1 cells:       78
ABC RESULTS:           NOR3_X1 cells:       10
ABC RESULTS:           NOR4_X1 cells:        3
ABC RESULTS:         OAI211_X1 cells:       17
ABC RESULTS:          OAI21_X1 cells:       90
ABC RESULTS:         OAI221_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:        3
ABC RESULTS:            OR2_X1 cells:       28
ABC RESULTS:            OR4_X1 cells:       10
ABC RESULTS:          XNOR2_X1 cells:       59
ABC RESULTS:           XOR2_X1 cells:       24
ABC RESULTS:        internal signals:      638
ABC RESULTS:           input signals:       87
ABC RESULTS:          output signals:       97
Removing temp directory.

10.10. Extracting gate netlist of module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN' to `<abc-temp-dir>/input.blif'..

10.10.1. Executed ABC.
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 4 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.10.2. Re-integrating ABC results.
ABC RESULTS:           AND3_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

10.11. Extracting gate netlist of module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi' to `<abc-temp-dir>/input.blif'..

10.11.1. Executed ABC.
Extracted 147 gates and 156 wires to a netlist network with 9 inputs and 25 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.11.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        3
ABC RESULTS:           AND3_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:        4
ABC RESULTS:            INV_X1 cells:        9
ABC RESULTS:          NAND2_X1 cells:        6
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        3
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:       16
ABC RESULTS:            OR2_X1 cells:        3
ABC RESULTS:            OR3_X1 cells:        2
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       25
Removing temp directory.

10.12. Extracting gate netlist of module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros' to `<abc-temp-dir>/input.blif'..

10.12.1. Executed ABC.
Extracted 124 gates and 150 wires to a netlist network with 26 inputs and 5 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.12.2. Re-integrating ABC results.
ABC RESULTS:           AND4_X1 cells:        2
ABC RESULTS:         AOI211_X1 cells:        3
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:            INV_X1 cells:       14
ABC RESULTS:          NAND2_X1 cells:        6
ABC RESULTS:          NAND3_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        7
ABC RESULTS:           NOR2_X1 cells:       12
ABC RESULTS:           NOR3_X1 cells:        5
ABC RESULTS:           NOR4_X1 cells:        4
ABC RESULTS:         OAI211_X1 cells:        2
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:            OR2_X1 cells:        4
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:        internal signals:      119
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        5
Removing temp directory.

10.13. Extracting gate netlist of module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo' to `<abc-temp-dir>/input.blif'..

10.13.1. Executed ABC.
Extracted 19 gates and 24 wires to a netlist network with 5 inputs and 5 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.13.2. Re-integrating ABC results.
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        3
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

10.14. Extracting gate netlist of module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101' to `<abc-temp-dir>/input.blif'..

10.14.1. Executed ABC.
Extracted 6 gates and 18 wires to a netlist network with 12 inputs and 6 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.05 sec
ABC: Memory =   11.38 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.14.2. Re-integrating ABC results.
ABC RESULTS:            OR2_X1 cells:        6
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        6
Removing temp directory.

10.15. Extracting gate netlist of module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011' to `<abc-temp-dir>/input.blif'..

10.15.1. Executed ABC.
Extracted 25 gates and 75 wires to a netlist network with 50 inputs and 25 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.15.2. Re-integrating ABC results.
ABC RESULTS:            OR2_X1 cells:       25
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       25
Removing temp directory.

10.16. Extracting gate netlist of module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011' to `<abc-temp-dir>/input.blif'..

10.16.1. Executed ABC.
Extracted 20 gates and 47 wires to a netlist network with 27 inputs and 7 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "WELLTAP_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/Users/avl/Documents/Grad/Fall/ECE552/ECE552/berk_mac/stdcells.lib" has 90 cells (45 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.16.2. Re-integrating ABC results.
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:            OR4_X1 cells:        6
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:        7
Removing temp directory.

10.17. Extracting gate netlist of module `$paramod\reverse\width=s32'00000000000000000000000000000110' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

10.17.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

10.18. Extracting gate netlist of module `$paramod\reverse\width=s32'00000000000000000000000000011001' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

10.18.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

10.19. Extracting gate netlist of module `$paramod\reverse\width=s32'00000000000000000000000000011010' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

10.19.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

10.20. Extracting gate netlist of module `\Berk_MAC_wrapper' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

10.20.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing global temp directory.

11. Printing statistics.

=== $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       24        - wires
       53        - wire bits
        4        - public wires
       33        - public wire bits
        2        - ports
       10        - port bits
        8    7.714 cells
        2    2.128   AOI21_X1
        1    0.532   INV_X1
        1    0.798   NOR2_X1
        2    2.128   NOR3_X1
        2    2.128   OR2_X1
        1        - submodules
        1        -   $paramod\reverse\width=s32'00000000000000000000000000000110

   Chip area for module '$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi': 7.714000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       12        - wires
       85        - wire bits
       12        - public wires
       85        - public wire bits
       12        - ports
       85        - port bits
        1        - submodules
        1        -   $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN

   Chip area for module '$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN': 0.000000
     of which used for sequential elements: 0.000000 (nan%)

=== $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1052        - wires
     1302        - wire bits
       27        - public wires
      277        - public wire bits
       12        - ports
       85        - port bits
      411  451.136 cells
       13   13.832   AND2_X1
        5     6.65   AND3_X1
        5     7.98   AND4_X1
       10     13.3   AOI211_X1
       50     53.2   AOI21_X1
        8   12.768   AOI221_X1
        6   12.768   AOI222_X1
        5     6.65   AOI22_X1
       41   21.812   INV_X1
       18   33.516   MUX2_X1
       25    19.95   NAND2_X1
       17   18.088   NAND3_X1
        8    10.64   NAND4_X1
       49   39.102   NOR2_X1
       23   24.472   NOR3_X1
        8    10.64   NOR4_X1
        6     7.98   OAI211_X1
       69   73.416   OAI21_X1
        2    3.192   OAI221_X1
        2     2.66   OAI22_X1
        5     9.31   OAI33_X1
       12   12.768   OR2_X1
        7     9.31   OR3_X1
       15    23.94   XNOR2_X1
        2    3.192   XOR2_X1
        1        - submodules
        1        -   $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi

   Chip area for module '$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN': 451.136000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       15        - wires
       35        - wire bits
        4        - public wires
       24        - public wire bits
        2        - ports
        9        - port bits
        6     5.32 cells
        1    1.064   AOI21_X1
        1    0.532   INV_X1
        1    0.798   NAND2_X1
        1    0.798   NOR2_X1
        1    1.064   NOR3_X1
        1    1.064   OAI21_X1
        1        - submodules
        1        -   $paramod\reverse\width=s32'00000000000000000000000000000110

   Chip area for module '$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi': 5.320000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       10        - wires
       42        - wire bits
        2        - public wires
       34        - public wire bits
        2        - ports
       34        - port bits
        2    2.128 cells
        1    1.596   AND4_X1
        1    0.532   INV_X1

   Chip area for module '$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN': 2.128000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       15        - wires
      185        - wire bits
       15        - public wires
      185        - public wire bits
        8        - ports
      143        - port bits
        2        - submodules
        1        -   $paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN
        1        -   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw

   Chip area for module '$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN': 0.000000
     of which used for sequential elements: 0.000000 (nan%)

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     7589        - wires
     7907        - wire bits
       21        - public wires
      339        - public wire bits
       13        - ports
      147        - port bits
     3622 4.04E+03 cells
      251  267.064   AND2_X1
       89   118.37   AND3_X1
       14   22.344   AND4_X1
        5     6.65   AOI211_X1
      321  341.544   AOI21_X1
        1    1.596   AOI221_X1
       38    50.54   AOI22_X1
      216  114.912   INV_X1
        1    1.862   MUX2_X1
      685   546.63   NAND2_X1
      116  123.424   NAND3_X1
        6     7.98   NAND4_X1
      423  337.554   NOR2_X1
       25     26.6   NOR3_X1
       14    18.62   OAI211_X1
      234  248.976   OAI21_X1
        1    1.596   OAI221_X1
        2     2.66   OAI22_X1
        1    1.862   OAI33_X1
      100    106.4   OR2_X1
      104   138.32   OR3_X1
      429  684.684   XNOR2_X1
      546  871.416   XOR2_X1
        2        - submodules
        1        -   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
        1        -   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul

   Chip area for module '$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw': 4041.604000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     2256        - wires
     2660        - wire bits
       32        - public wires
      436        - public wire bits
       13        - ports
      141        - port bits
     1042 1.26E+03 cells
       38   40.432   AND2_X1
        2     2.66   AND3_X1
        7   11.172   AND4_X1
       17    22.61   AOI211_X1
      131  139.384   AOI21_X1
        7   11.172   AOI221_X1
        5    10.64   AOI222_X1
       11    14.63   AOI22_X1
       46   24.472   INV_X1
      177  329.574   MUX2_X1
      121   96.558   NAND2_X1
       17   18.088   NAND3_X1
       15    19.95   NAND4_X1
      118   94.164   NOR2_X1
       17   18.088   NOR3_X1
       11    14.63   NOR4_X1
       25    33.25   OAI211_X1
      138  146.832   OAI21_X1
        7   11.172   OAI221_X1
        3    6.384   OAI222_X1
        8    10.64   OAI22_X1
        2    3.724   OAI33_X1
       25     26.6   OR2_X1
        3     3.99   OR3_X1
        2    3.192   OR4_X1
       58   92.568   XNOR2_X1
       31   49.476   XOR2_X1
        6        - submodules
        1        -   $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
        1        -   $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
        1        -   $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
        1        -   $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
        1        -   $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
        1        -   $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011

   Chip area for module '$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul': 1256.052000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1432        - wires
     1968        - wire bits
       44        - public wires
      580        - public wire bits
       13        - ports
      248        - port bits
      663  802.256 cells
       13   13.832   AND2_X1
        5     6.65   AND3_X1
        1    1.596   AND4_X1
       12    15.96   AOI211_X1
      100    106.4   AOI21_X1
        4    6.384   AOI221_X1
        3     3.99   AOI22_X1
       20    10.64   INV_X1
      100    186.2   MUX2_X1
       67   53.466   NAND2_X1
        8    8.512   NAND3_X1
        6     7.98   NAND4_X1
       78   62.244   NOR2_X1
       10    10.64   NOR3_X1
        3     3.99   NOR4_X1
       17    22.61   OAI211_X1
       90    95.76   OAI21_X1
        2    3.192   OAI221_X1
        3     3.99   OAI22_X1
       28   29.792   OR2_X1
       10    15.96   OR4_X1
       59   94.164   XNOR2_X1
       24   38.304   XOR2_X1
        8        - submodules
        3        -   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
        3        -   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
        1        -   $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
        1        -   $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011

   Chip area for module '$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul': 802.256000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
      114        - wire bits
        9        - public wires
      104        - public wire bits
        7        - ports
       72        - port bits
        5    4.522 cells
        1     1.33   AND3_X1
        1    0.532   INV_X1
        1    0.798   NAND2_X1
        1    0.798   NOR2_X1
        1    1.064   NOR3_X1

   Chip area for module '$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN': 4.522000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      185        - wires
      753        - wire bits
        4        - public wires
      572        - public wire bits
        2        - ports
       34        - port bits
       50   47.614 cells
        3    3.192   AND2_X1
        1     1.33   AND3_X1
        4    4.256   AOI21_X1
        9    4.788   INV_X1
        6    4.788   NAND2_X1
        1    1.064   NAND3_X1
        3    2.394   NOR2_X1
        1     1.33   OAI211_X1
       16   17.024   OAI21_X1
        3    3.192   OR2_X1
        2     2.66   OR3_X1
        1    1.596   OR4_X1
        1        - submodules
        1        -   $paramod\reverse\width=s32'00000000000000000000000000011001

   Chip area for module '$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi': 47.614000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      244        - wires
      432        - wire bits
       31        - public wires
      219        - public wire bits
        2        - ports
       31        - port bits
       68   66.766 cells
        2    3.192   AND4_X1
        3     3.99   AOI211_X1
        3    3.192   AOI21_X1
       14    7.448   INV_X1
        6    4.788   NAND2_X1
        2    2.128   NAND3_X1
        7     9.31   NAND4_X1
       12    9.576   NOR2_X1
        5     5.32   NOR3_X1
        4     5.32   NOR4_X1
        2     2.66   OAI211_X1
        1    1.064   OAI21_X1
        1    1.596   OAI221_X1
        4    4.256   OR2_X1
        1     1.33   OR3_X1
        1    1.596   OR4_X1
        1        - submodules
        1        -   $paramod\reverse\width=s32'00000000000000000000000000011010

   Chip area for module '$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros': 66.766000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       33        - wires
       79        - wire bits
        4        - public wires
       50        - public wire bits
        2        - ports
       11        - port bits
       10    9.044 cells
        1    1.064   AOI21_X1
        2    1.064   INV_X1
        1    0.798   NAND2_X1
        3    3.192   NAND3_X1
        1    0.798   NOR2_X1
        1    1.064   NOR3_X1
        1    1.064   OAI21_X1
        1        - submodules
        1        -   $paramod\reverse\width=s32'00000000000000000000000000000110

   Chip area for module '$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo': 9.044000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       20        - wires
       38        - wire bits
        2        - public wires
       20        - public wire bits
        2        - ports
       20        - port bits
        6    6.384 cells
        6    6.384   OR2_X1

   Chip area for module '$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101': 6.384000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       77        - wires
      152        - wire bits
        2        - public wires
       77        - public wire bits
        2        - ports
       77        - port bits
       25     26.6 cells
       25     26.6   OR2_X1

   Chip area for module '$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011': 26.600000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       49        - wires
       81        - wire bits
        2        - public wires
       34        - public wire bits
        2        - ports
       34        - port bits
        7   10.906 cells
        1     1.33   OR3_X1
        6    9.576   OR4_X1

   Chip area for module '$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011': 10.906000
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod\reverse\width=s32'00000000000000000000000000000110 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        2        - wires
       12        - wire bits
        2        - public wires
       12        - public wire bits
        2        - ports
       12        - port bits

=== $paramod\reverse\width=s32'00000000000000000000000000011001 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        2        - wires
       50        - wire bits
        2        - public wires
       50        - public wire bits
        2        - ports
       50        - port bits

=== $paramod\reverse\width=s32'00000000000000000000000000011010 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        2        - wires
       52        - wire bits
        2        - public wires
       52        - public wire bits
        2        - ports
       52        - port bits

=== Berk_MAC_wrapper ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      161        - wires
      431        - wire bits
       18        - public wires
      288        - public wire bits
       10        - ports
      145        - port bits
      143   760.76 cells
      143   760.76   DFFR_X1
        1        - submodules
        1        -   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN

   Chip area for module '\Berk_MAC_wrapper': 760.760000
     of which used for sequential elements: 760.760000 (100.00%)

=== design hierarchy ===

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
     6089 7.52E+03 Berk_MAC_wrapper
      411  451.136     $paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN
       50   47.614       $paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi
     3622 4.04E+03   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw
     1042 1.26E+03     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul
        8    7.714       $paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi
        6     5.32       $paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi
       68   66.766       $paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros
        6    6.384       $paramod\compressBy2\inWidth=s32'00000000000000000000000000001101
       25     26.6       $paramod\compressBy2\inWidth=s32'00000000000000000000000000110011
        7   10.906       $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011
      663  802.256     $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul
        2    2.128       $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN
        5    4.522       $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN
       10    9.044       $paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo
        7   10.906       $paramod\compressBy4\inWidth=s32'00000000000000000000000000011011

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
    13310        - wires
    16848        - wire bits
      267        - public wires
     3805        - public wire bits
      136        - ports
     1710        - port bits
        -        - memories
        -        - memory bits
        -        - processes
     6089 7.52E+03 cells
      318  338.352   AND2_X1
      105   139.65   AND3_X1
       32   51.072   AND4_X1
       47    62.51   AOI211_X1
      613  652.232   AOI21_X1
       20    31.92   AOI221_X1
       11   23.408   AOI222_X1
       57    75.81   AOI22_X1
      143   760.76   DFFR_X1
      356  189.392   INV_X1
      296  551.152   MUX2_X1
      915   730.17   NAND2_X1
      164  174.496   NAND3_X1
       42    55.86   NAND4_X1
      689  549.822   NOR2_X1
       87   92.568   NOR3_X1
       26    34.58   NOR4_X1
       65    86.45   OAI211_X1
      550    585.2   OAI21_X1
       13   20.748   OAI221_X1
        3    6.384   OAI222_X1
       15    19.95   OAI22_X1
        8   14.896   OAI33_X1
      205   218.12   OR2_X1
      119   158.27   OR3_X1
       26   41.496   OR4_X1
      561  895.356   XNOR2_X1
      603  962.388   XOR2_X1
        1 6.76E+03 submodules
        1 6.76E+03   $paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN

   Chip area for top module '\Berk_MAC_wrapper': 7523.012000
     of which used for sequential elements: 760.760000 (10.11%)

12. Executing Verilog backend.

12.1. Executing BMUXMAP pass.

12.2. Executing DEMUXMAP pass.
Dumping module `$paramod$00523e890b4451fd98b209b9a9865ecf1b88b1e5\lowMaskLoHi'.
Dumping module `$paramod$10b906cfb631ba98ec96a81a9ca2d9665055aefe\roundRawFNToRecFN'.
Dumping module `$paramod$1445219e3b54d1d940e705453590a0843e228cde\roundAnyRawFNToRecFN'.
Dumping module `$paramod$43f1ef8ca9277048aa092f08bd29ca6b60416845\lowMaskLoHi'.
Dumping module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\isSigNaNRecFN'.
Dumping module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFN'.
Dumping module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw'.
Dumping module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_postMul'.
Dumping module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\mulAddRecFNToRaw_preMul'.
Dumping module `$paramod$67c79c3dc6a1146044d8050a019e1b7663462195\recFNToRawFN'.
Dumping module `$paramod$7ed4598c394b86b389681d0584fb7c486fa56ee3\lowMaskLoHi'.
Dumping module `$paramod$cb166f263936c00daad157a81751b7de55067091\countLeadingZeros'.
Dumping module `$paramod$f9f5c71aa522c4e96336600e0db511906ef3778b\lowMaskHiLo'.
Dumping module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000001101'.
Dumping module `$paramod\compressBy2\inWidth=s32'00000000000000000000000000110011'.
Dumping module `$paramod\compressBy4\inWidth=s32'00000000000000000000000000011011'.
Dumping module `$paramod\reverse\width=s32'00000000000000000000000000000110'.
Dumping module `$paramod\reverse\width=s32'00000000000000000000000000011001'.
Dumping module `$paramod\reverse\width=s32'00000000000000000000000000011010'.
Dumping module `\Berk_MAC_wrapper'.

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 4900af3e97, CPU: user 1.45s system 0.08s, MEM: 92.08 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 69% 2x abc (3 sec), 5% 49x opt_expr (0 sec), ...
