git clone --depth 1 --no-tags https://github.com/MajorMars/SysArch_Projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276117410
git clone --depth 1 --no-tags https://github.com/abzman/MDA-tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277234334
git clone --depth 1 --no-tags https://github.com/tejas17shah/Pipelined-Implementation-of-MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277295375
git clone --depth 1 --no-tags https://github.com/tytra-gu/tybec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283156043
git clone --depth 1 --no-tags https://github.com/revaldinho/oap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283323611
git clone --depth 1 --no-tags https://github.com/skybob22/MIPS_Processor_CMPE140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283363755
git clone --depth 1 --no-tags https://github.com/shayunak/CA_CA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278172214
git clone --depth 1 --no-tags https://github.com/CRTao/DCP3362_Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279555121
git clone --depth 1 --no-tags https://github.com/EV19-RISC-V/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277672825
git clone --depth 1 --no-tags https://github.com/Soumendu003/Thermal_Aware_Placement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277585126
git clone --depth 1 --no-tags https://github.com/Txxx926/MIPsBased-CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275742626
git clone --depth 1 --no-tags https://github.com/zaq851017/University_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275765338
git clone --depth 1 --no-tags https://github.com/liyg1998/LDPC-small.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276353317
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DIC_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276332031
git clone --depth 1 --no-tags https://github.com/1998Isabel/2020CAD_Contest_Problem_A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276856988
git clone --depth 1 --no-tags https://github.com/MuhammedDiaa/Chipions-19_SPqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279944093
git clone --depth 1 --no-tags https://github.com/tomjlw/FPGA-Prototyping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280552053
git clone --depth 1 --no-tags https://github.com/kenmaro3/fpga_kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278967624
git clone --depth 1 --no-tags https://github.com/karanbirsandhu/FPGA-Cache-Memory-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278686338
git clone --depth 1 --no-tags https://github.com/jayasankha1010/Verilog_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277730873
git clone --depth 1 --no-tags https://github.com/EstherCS/CS250_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278014138
git clone --depth 1 --no-tags https://github.com/kekellner/digital1_lab03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283726072
git clone --depth 1 --no-tags https://github.com/pmalex/crossbar-task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275235044
git clone --depth 1 --no-tags https://github.com/josh-macfie/FunctionUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277379829
git clone --depth 1 --no-tags https://github.com/rthomp10/sunday_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277413382
git clone --depth 1 --no-tags https://github.com/fish1004/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276593532
git clone --depth 1 --no-tags https://github.com/Wenuo/Password.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276109426
git clone --depth 1 --no-tags https://github.com/Wenuo/vendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276112364
git clone --depth 1 --no-tags https://github.com/rhushikeshprabhune/Implementation-of-G-gate-in-Long-Short-Term-Memory-LSTM-cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277243827
git clone --depth 1 --no-tags https://github.com/Service-Oriented-Memory-Architecure/SOMA-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278176422
git clone --depth 1 --no-tags https://github.com/bridgeL/guidedfilter-by-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278620220
git clone --depth 1 --no-tags https://github.com/Arexh/DegitalDesign-Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279892100
git clone --depth 1 --no-tags https://github.com/MuzzzammilMia/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279542908
git clone --depth 1 --no-tags https://github.com/hanseanpei/Lab_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282862571
git clone --depth 1 --no-tags https://github.com/0601712706017129/labfwxyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282568515
git clone --depth 1 --no-tags https://github.com/Pooria0098/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282502401
git clone --depth 1 --no-tags https://github.com/vieczorkamil/Stopwatch-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281441763
git clone --depth 1 --no-tags https://github.com/cristian856/LeFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281393647
git clone --depth 1 --no-tags https://github.com/zhang834958/HelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283100994
git clone --depth 1 --no-tags https://github.com/mkw18/ChargePhone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283540554
git clone --depth 1 --no-tags https://github.com/Andyan0313/Num_Recognize.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283675570
git clone --depth 1 --no-tags https://github.com/bastihan-chirino/Tarea_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275935724
git clone --depth 1 --no-tags https://github.com/prathikprasad/Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276885178
git clone --depth 1 --no-tags https://github.com/mohammad9908/m4j0rt0m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276721606
git clone --depth 1 --no-tags https://github.com/isaacdvid1596/DisenoSistemasLogicosEX2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276768364
git clone --depth 1 --no-tags https://github.com/ahmed-afify/openFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276764858
git clone --depth 1 --no-tags https://github.com/khjsla/DigitalLogicCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281742878
git clone --depth 1 --no-tags https://github.com/adithyasrinivas11/computer-architecture-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279071159
git clone --depth 1 --no-tags https://github.com/AhmedMostafa98/arichmetic-circuits-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281149511
git clone --depth 1 --no-tags https://github.com/tsubasa123/Digital-Alarm-Clock-design-in-Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281183956
git clone --depth 1 --no-tags https://github.com/HanningChen/Zynq-BOOM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281270396
git clone --depth 1 --no-tags https://github.com/sarit-b100/MIPS-32bit-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281415755
git clone --depth 1 --no-tags https://github.com/halleysg/mips-cpu-sdig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283598329
git clone --depth 1 --no-tags https://github.com/kowalewskijan/fpga-tool-perf-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275147374
git clone --depth 1 --no-tags https://github.com/CRTao/DCP2109_Digital-Circuit-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279554490
git clone --depth 1 --no-tags https://github.com/SwethaManickavasagam/Verilog-OR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280165222
git clone --depth 1 --no-tags https://github.com/hasubhaipatel/UVM-based-testbench-for-functional-verification-of-APB-master-and-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279637482
git clone --depth 1 --no-tags https://github.com/vostolaza/Lab07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280959287
git clone --depth 1 --no-tags https://github.com/Vamsi995/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281665610
git clone --depth 1 --no-tags https://github.com/jonfast565/8bit-workshop-test-pink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282722934
git clone --depth 1 --no-tags https://github.com/Pooria0098/HDL_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280617202
git clone --depth 1 --no-tags https://github.com/eslam2xm/alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281075444
git clone --depth 1 --no-tags https://github.com/royanandj/FPGA-based-vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280707385
git clone --depth 1 --no-tags https://github.com/sireesha54/siri-verilog-AMBA3-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283672484
git clone --depth 1 --no-tags https://github.com/Cue19275/digital1_lab3_Cue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283890981
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DIC_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276331411
git clone --depth 1 --no-tags https://github.com/penguinleo/UartWithoutBusInterface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276088716
git clone --depth 1 --no-tags https://github.com/amirhmi/MIPS-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276845840
git clone --depth 1 --no-tags https://github.com/axde954e6/NCTU_digital_circuit_design_109.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278100005
git clone --depth 1 --no-tags https://github.com/dkh111/yaoyaole-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282646934
git clone --depth 1 --no-tags https://github.com/rkalnins/HDLBits-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282558443
git clone --depth 1 --no-tags https://github.com/CHill-Three/vivado.projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283601233
git clone --depth 1 --no-tags https://github.com/Kiran760043/Dual-Edge-Binary-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277818817
git clone --depth 1 --no-tags https://github.com/davidwang200099/a-naive-Y86_64-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277704140
git clone --depth 1 --no-tags https://github.com/Dj-Polyester/CENG232-verilog-hws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275663892
git clone --depth 1 --no-tags https://github.com/weidingliu/Mips-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277299317
git clone --depth 1 --no-tags https://github.com/Mcyber04/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276153254
git clone --depth 1 --no-tags https://github.com/caglasen/simpleProcessorDesignInVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275216045
git clone --depth 1 --no-tags https://github.com/maheshbhatk/RealTimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275119459
git clone --depth 1 --no-tags https://github.com/OyamaPlati/EEE4120F_YODA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275457373
git clone --depth 1 --no-tags https://github.com/Aoun-Hussain/A-Single-Cyle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277714030
git clone --depth 1 --no-tags https://github.com/bigbird2444/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275804628
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DIC_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276328753
git clone --depth 1 --no-tags https://github.com/beknazar1/fpga-button-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281026218
git clone --depth 1 --no-tags https://github.com/Jamesedwar/A-Hybrid-Natural-Language-Processor-for-Speech-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279024327
git clone --depth 1 --no-tags https://github.com/mkw18/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283534261
git clone --depth 1 --no-tags https://github.com/id523a/Computer12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282621469
git clone --depth 1 --no-tags https://github.com/sarit-b100/FPGA-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282203689
git clone --depth 1 --no-tags https://github.com/appydam/FIFO-buffer-VERILOG-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282211228
git clone --depth 1 --no-tags https://github.com/callmebohdan/Single-Cycle-MIPS32-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283732781
git clone --depth 1 --no-tags https://github.com/LukeLIN-web/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283733290
git clone --depth 1 --no-tags https://github.com/sharmavins23/Five-Stage-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278477158
git clone --depth 1 --no-tags https://github.com/YeisonRP/Proyecto_electrico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278781441
git clone --depth 1 --no-tags https://github.com/huyujia1018/timelogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279458818
git clone --depth 1 --no-tags https://github.com/arzadok/SEED-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276045042
git clone --depth 1 --no-tags https://github.com/Waitti-long/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277143535
git clone --depth 1 --no-tags https://github.com/e60369/Verilog_ASCII_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277145474
git clone --depth 1 --no-tags https://github.com/SwethaManickavasagam/Verilog-NOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280170325
