sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,/home/xniccum/projects/csse132/lab04/Components/work/Test.vf,-w,/home/xniccum/projects/csse132/lab04/Components/Test.sch
