# üìã ‡∏™‡∏£‡∏∏‡∏õ‡∏Å‡∏≤‡∏£‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤‡∏Å‡πà‡∏≠‡∏ô Synthesize

## ‚öôÔ∏è **FPGA #2 - Final Configuration:**

### **1. TEST_MODE**
```vhdl
// File: fpga2_top_3bit_rgb_Version2.vhd
// Line: ~52

constant TEST_MODE : boolean := false;  // false = ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ö FPGA #1
```

### **2. Clock Configuration**
```vhdl
// Input: 20 MHz (OSC)
// DCM: 20 MHz ‚Üí 50 MHz
// Divider: 50 MHz ‚Üí 25 MHz (VGA pixel clock)
```

### **3. Display Settings**
```vhdl
// Title: "WORDLE" (32√ó32 pixels, ‡∏™‡∏µ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß)
// Position: X=214, Y=10

// Grid: 6 rows √ó 5 columns
// Cell: 55√ó55 pixels
// Spacing: 8 pixels
// Position: X=167, Y=70
```

### **4. Debug Signals**
```vhdl
// LED L0: DCM locked
// LED L1-L3: buffer_index (‡∏à‡∏≥‡∏ô‡∏ß‡∏ô‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£ 0-5)
// Pin P12: key_valid_latch
// Pin P15: key_enter_latch (‡∏ï‡∏¥‡∏î‡∏Ñ‡πâ‡∏≤‡∏á 1 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ)
```

---

## ‚öôÔ∏è **FPGA #1 - Configuration:**

### **1. Game Settings**
```vhdl
// File: fpga1_top_serial.vhd

constant MAX_GUESSES : integer := 6;  // ‡∏ó‡∏≤‡∏¢ 6 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á

// Status:
// "000" = ‡∏Å‡∏≥‡∏•‡∏±‡∏á‡πÄ‡∏•‡πà‡∏ô
// "001" = ‡∏ä‡∏ô‡∏∞
// "010" = ‡πÅ‡∏û‡πâ
```

### **2. Debug LEDs**
```vhdl
// LED L3: Heartbeat (‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡∏ó‡∏∏‡∏Å 0.5 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ)
// LED L0: data_valid (‡∏£‡∏±‡∏ö‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì‡∏à‡∏≤‡∏Å FPGA #2)
// LED L1: word_received (‡∏£‡∏±‡∏ö‡∏Ñ‡∏≥‡∏™‡∏≥‡πÄ‡∏£‡πá‡∏à)
// LED L2: serial_rx_clk (‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏£‡∏±‡∏ö clock)
```

---

## üìÅ **Files to Synthesize:**

### **FPGA #2:**
```
Top Module: fpga2_top_3bit_rgb_Version2.vhd
UCF: fpga2_constraints_3bit_rgb_Version2.ucf

Dependencies:
- clock_generator.vhd (‡∏´‡∏£‡∏∑‡∏≠ clock_generator_pll.vhd)
- ps2_keyboard_20mhz.vhd
- vga_controller_20mhz.vhd
- display_renderer_3bit_rgb_Version2.vhd
- char_rom.vhd
- serial_transmitter.vhd
- serial_receiver.vhd
```

### **FPGA #1:**
```
Top Module: fpga1_top_serial.vhd
UCF: fpga1_constraints_final.ucf

Dependencies:
- serial_transmitter.vhd
- serial_receiver.vhd
- word_comparator_20mhz.vhd
- word_rom_20mhz.vhd
```

---

## üéØ **Synthesis Checklist:**

### **FPGA #2:**
```
‚òê TEST_MODE = false ‚úÖ
‚òê All files added to project
‚òê Top module selected
‚òê UCF constraints applied
‚òê Synthesize ‚Üí Implement ‚Üí Generate Programming File
‚òê Check for errors
‚òê Generate .bit file
```

### **FPGA #1:**
```
‚òê All files added to project
‚òê Top module selected
‚òê UCF constraints applied
‚òê Synthesize ‚Üí Implement ‚Üí Generate Programming File
‚òê Check for errors
‚òê Generate .bit file
```

---

## üîå **Connection Summary:**

### **Quick Reference:**
```
‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô (Pin-to-Pin):
P5  ‚Üî P5   (TX Data #2 ‚Üî RX Data #1)
P7  ‚Üî P7   (TX Clock #2 ‚Üî RX Clock #1)
P9  ‚Üî P9   (Data Valid #2 ‚Üî RX Valid #1)
P11 ‚Üî P11  (RX Data #2 ‚Üî TX Data #1)
P14 ‚Üî P14  (RX Clock #2 ‚Üî TX Clock #1)
P16 ‚Üî P16  (RX Ack #2 ‚Üî TX Ack #1)
P21 ‚Üî P21  (RX Valid #2 ‚Üî TX Valid #1)

Status (Bi-directional):
P6  ‚Üî P6   (Status[0])
P8  ‚Üî P8   (Status[1])
P10 ‚Üî P10  (Status[2])

GND ‚Üî GND  ‚ö†Ô∏è ‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç!
```

---

## ‚úÖ **Final Checks Before Upload:**

### **1. Code Verification:**
```
‚òê TEST_MODE = false (FPGA #2)
‚òê No syntax errors
‚òê No warnings (‡∏´‡∏£‡∏∑‡∏≠‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à warnings)
‚òê Timing constraints met
```

### **2. Hardware Verification:**
```
‚òê ‡∏™‡∏≤‡∏¢‡∏ï‡πà‡∏≠‡∏Ñ‡∏£‡∏ö 11 ‡πÄ‡∏™‡πâ‡∏ô + GND
‚òê ‡πÉ‡∏ä‡πâ multimeter ‡∏ï‡∏£‡∏ß‡∏à continuity
‚òê ‡πÑ‡∏°‡πà‡∏°‡∏µ short circuit
‚òê GND ‡∏ï‡πà‡∏≠‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á‡∏ö‡∏≠‡∏£‡πå‡∏î
```

### **3. Upload Process:**
```
‚òê ‡πÄ‡∏õ‡∏¥‡∏î‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á FPGA #1
‚òê Upload fpga1_top_serial.bit
‚òê ‡πÄ‡∏ä‡πá‡∏Ñ LED L3 ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö
‚òê ‡πÄ‡∏õ‡∏¥‡∏î‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á FPGA #2  
‚òê Upload fpga2_top_3bit_rgb_Version2.bit
‚òê ‡πÄ‡∏ä‡πá‡∏Ñ LED L0 ‡∏ï‡πâ‡∏≠‡∏á‡∏ï‡∏¥‡∏î (DCM)
```

---

## üéÆ **Expected Behavior:**

### **‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏Å‡∏≤‡∏£‡πÄ‡∏•‡πà‡∏ô:**
```
1. ‡πÄ‡∏õ‡∏¥‡∏î‡∏ó‡∏±‡πâ‡∏á 2 ‡∏ö‡∏≠‡∏£‡πå‡∏î
   FPGA #1: L3 ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö (Heartbeat)
   FPGA #2: L0 ‡∏ï‡∏¥‡∏î (DCM), ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á "WORDLE"

2. ‡∏û‡∏¥‡∏°‡∏û‡πå‡∏Ñ‡∏≥ 5 ‡∏ï‡∏±‡∏ß (‡πÄ‡∏ä‡πà‡∏ô HELLO)
   FPGA #2: L1-L3 ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ç‡∏∂‡πâ‡∏ô (001‚Üí010‚Üí011‚Üí100‚Üí101)
   ‡∏à‡∏≠: ‡πÅ‡∏™‡∏î‡∏á "HELLO" ‡∏™‡∏µ‡∏°‡πà‡∏ß‡∏á

3. ‡∏Å‡∏î Enter
   FPGA #2: P15 ‡∏ï‡∏¥‡∏î 1 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ
   FPGA #1: L0 ‡∏ï‡∏¥‡∏î (data_valid)
   FPGA #1: L1 ‡∏ï‡∏¥‡∏î (word_received)

4. ‡∏£‡∏≠ 1-2 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ
   FPGA #1: ‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏•‡∏Ñ‡∏≥‡∏ï‡∏≠‡∏ö
   FPGA #1: ‡∏™‡πà‡∏á‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå‡∏Å‡∏•‡∏±‡∏ö

5. ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á‡∏™‡∏µ:
   üü¢ ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß = ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á
   üü° ‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á = ‡∏°‡∏µ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£ ‡πÅ‡∏ï‡πà‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏ú‡∏¥‡∏î
   üü£ ‡∏°‡πà‡∏ß‡∏á = ‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡∏ô‡∏µ‡πâ

6. ‡∏ó‡∏≥‡∏ã‡πâ‡∏≥‡πÑ‡∏î‡πâ 6 ‡∏£‡∏≠‡∏ö
```

---

## üèÜ **Success Criteria:**

```
‚úÖ ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á "WORDLE" ‡∏™‡∏µ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß
‚úÖ ‡∏û‡∏¥‡∏°‡∏û‡πå‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡πÑ‡∏î‡πâ (A-Z)
‚úÖ ‡∏Å‡∏î Enter/Space ‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
‚úÖ FPGA #1 ‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÑ‡∏î‡πâ (L0-L1 ‡∏ï‡∏¥‡∏î)
‚úÖ ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á‡∏™‡∏µ 3 ‡πÅ‡∏ö‡∏ö (‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß/‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á/‡∏°‡πà‡∏ß‡∏á)
‚úÖ ‡πÄ‡∏•‡πà‡∏ô‡πÑ‡∏î‡πâ 6 ‡∏£‡∏≠‡∏ö
‚úÖ ‡∏ä‡∏ô‡∏∞ ‚Üí Status bar ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß
‚úÖ ‡πÅ‡∏û‡πâ ‚Üí Status bar ‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á
```

---

## üìû **Contact for Help:**

‡∏ñ‡πâ‡∏≤‡∏°‡∏µ‡∏õ‡∏±‡∏ç‡∏´‡∏≤ ‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡πá‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ô‡∏µ‡πâ:
- LED status ‡∏Ç‡∏≠‡∏á‡∏ó‡∏±‡πâ‡∏á 2 ‡∏ö‡∏≠‡∏£‡πå‡∏î
- ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á‡∏≠‡∏∞‡πÑ‡∏£
- ‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏ó‡∏µ‡πà‡∏ó‡∏≥‡∏Å‡πà‡∏≠‡∏ô‡πÄ‡∏Å‡∏¥‡∏î‡∏õ‡∏±‡∏ç‡∏´‡∏≤
- Error messages (‡∏ñ‡πâ‡∏≤‡∏°‡∏µ)

Good luck! üéâ
