// Seed: 1977072041
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri id_3
);
  assign id_1 = 1'h0 === 1;
  supply0 id_5 = 1;
  id_6(
      .id_0(),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(1),
      .id_5({(1'b0) {1}}),
      .id_6(id_0),
      .id_7(id_3),
      .id_8(id_0),
      .id_9(1)
  );
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  wire  id_3,
    output logic id_4
    , id_7,
    output wor   id_5
);
  initial begin
    id_4 <= id_0;
  end
  assign id_4 = 1;
  module_0(
      id_3, id_5, id_3, id_2
  );
endmodule
