{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687288616368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687288616375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 21:16:56 2023 " "Processing started: Tue Jun 20 21:16:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687288616375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687288616375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687288616375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687288616608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687288617060 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687288617060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687288617060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687288617105 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wdata_i RAM.vhd(34) " "VHDL Process Statement warning at RAM.vhd(34): signal \"wdata_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687288617150 "|RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waddr_i RAM.vhd(34) " "VHDL Process Statement warning at RAM.vhd(34): signal \"waddr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687288617150 "|RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram RAM.vhd(29) " "VHDL Process Statement warning at RAM.vhd(29): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1687288617154 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[0\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[0\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617154 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[1\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[1\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617168 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[2\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[2\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617168 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[3\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[3\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617168 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[4\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[4\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617169 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[5\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[5\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617169 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[6\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[6\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617169 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[7\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[7\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617169 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[8\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[8\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617169 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[9\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[9\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617170 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[0\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617170 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[1\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617171 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[2\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617171 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[3\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617171 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[4\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[4\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617172 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[5\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[5\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617172 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[6\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[6\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617172 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[7\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[7\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617173 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[8\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[8\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617173 "|RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[9\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[9\]\" at RAM.vhd(29)" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687288617173 "|RAM"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687288617665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687288617665 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waddr_i\[1\] " "No output dependent on input pin \"waddr_i\[1\]\"" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687288617749 "|RAM|waddr_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raddr_i\[1\] " "No output dependent on input pin \"raddr_i\[1\]\"" {  } { { "RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687288617749 "|RAM|raddr_i[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1687288617749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687288617750 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687288617750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687288617750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687288617750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687288617808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 21:16:57 2023 " "Processing ended: Tue Jun 20 21:16:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687288617808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687288617808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687288617808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687288617808 ""}
