// Seed: 1277836971
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7
);
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    output logic id_7,
    input supply1 id_8
);
  tri id_10 = 1;
  initial begin
    id_7 <= 1;
  end
  uwire id_11 = 1;
  module_0(
      id_8, id_6, id_6, id_8, id_6, id_1, id_5, id_5
  );
endmodule
