set_max_delay 30 -fall_from core_clock -rise_through pin2 -fall_through and1 -to clk* -ignore_clock_latency -reset_path
