Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_hold4.def
Notice 0: Design: top
Notice 0:     Created 1 pins.
Notice 0:     Created 15 components and 68 component-terminals.
Notice 0:     Created 13 nets and 30 connections.
Notice 0: Finished DEF file: repair_hold4.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock source latency
   0.000    0.000 ^ clk (in)
   0.019    0.019 ^ i1/Z (BUF_X1)
   0.000    0.019 ^ r1/CK (DFF_X1)
   0.087    0.106 ^ r1/Q (DFF_X1)
   0.023    0.129 ^ u1/Z (BUF_X1)
   0.000    0.129 ^ r2/D (DFF_X1)
            0.129   data arrival time

   0.400    0.400   min_delay
   0.000    0.400   clock clk (rise edge)
   0.000    0.400   clock source latency
   0.000    0.400 ^ clk (in)
   0.019    0.419 ^ i1/Z (BUF_X1)
   0.019    0.438 ^ i2/Z (BUF_X1)
   0.019    0.457 ^ i3/Z (BUF_X1)
   0.019    0.476 ^ i4/Z (BUF_X1)
   0.019    0.494 ^ i5/Z (BUF_X1)
   0.019    0.513 ^ i6/Z (BUF_X1)
   0.019    0.532 ^ i7/Z (BUF_X1)
   0.024    0.556 ^ i8/Z (BUF_X1)
   0.000    0.556 ^ r2/CK (DFF_X1)
   0.000    0.556   clock reconvergence pessimism
   0.008    0.564   library hold time
            0.564   data required time
-----------------------------------------------------------
            0.564   data required time
           -0.129   data arrival time
-----------------------------------------------------------
           -0.435   slack (VIOLATED)


Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock source latency
   0.000    0.000 ^ clk (in)
   0.019    0.019 ^ i1/Z (BUF_X1)
   0.000    0.019 ^ r1/CK (DFF_X1)
   0.081    0.100 v r1/Q (DFF_X1)
   0.026    0.126 v u1/Z (BUF_X1)
   0.000    0.126 v r2/D (DFF_X1)
            0.126   data arrival time

   0.200    0.200   max_delay
   0.000    0.200   clock clk (rise edge)
   0.000    0.200   clock source latency
   0.000    0.200 ^ clk (in)
   0.019    0.219 ^ i1/Z (BUF_X1)
   0.019    0.238 ^ i2/Z (BUF_X1)
   0.019    0.257 ^ i3/Z (BUF_X1)
   0.019    0.276 ^ i4/Z (BUF_X1)
   0.019    0.294 ^ i5/Z (BUF_X1)
   0.019    0.313 ^ i6/Z (BUF_X1)
   0.019    0.332 ^ i7/Z (BUF_X1)
   0.024    0.356 ^ i8/Z (BUF_X1)
   0.000    0.356 ^ r2/CK (DFF_X1)
   0.000    0.356   clock reconvergence pessimism
  -0.036    0.320   library setup time
            0.320   data required time
-----------------------------------------------------------
            0.320   data required time
           -0.126   data arrival time
-----------------------------------------------------------
            0.194   slack (MET)


Found 2 endpoints with hold violations.
Inserted 9 hold buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock source latency
   0.000    0.000 ^ clk (in)
   0.019    0.019 ^ i1/Z (BUF_X1)
   0.000    0.019 ^ r1/CK (DFF_X1)
   0.087    0.106 ^ r1/Q (DFF_X1)
   0.020    0.126 ^ u1/Z (BUF_X1)
   0.019    0.145 ^ hold1/Z (BUF_X1)
   0.020    0.165 ^ hold2/Z (BUF_X1)
   0.020    0.185 ^ hold3/Z (BUF_X1)
   0.020    0.204 ^ hold4/Z (BUF_X1)
   0.020    0.224 ^ hold5/Z (BUF_X1)
   0.020    0.243 ^ hold6/Z (BUF_X1)
   0.020    0.263 ^ hold7/Z (BUF_X1)
   0.020    0.283 ^ hold8/Z (BUF_X1)
   0.022    0.305 ^ hold9/Z (BUF_X1)
   0.000    0.305 ^ r2/D (DFF_X1)
            0.305   data arrival time

   0.400    0.400   min_delay
   0.000    0.400   clock clk (rise edge)
   0.000    0.400   clock source latency
   0.000    0.400 ^ clk (in)
   0.019    0.419 ^ i1/Z (BUF_X1)
   0.019    0.438 ^ i2/Z (BUF_X1)
   0.019    0.457 ^ i3/Z (BUF_X1)
   0.019    0.476 ^ i4/Z (BUF_X1)
   0.019    0.494 ^ i5/Z (BUF_X1)
   0.019    0.513 ^ i6/Z (BUF_X1)
   0.019    0.532 ^ i7/Z (BUF_X1)
   0.024    0.556 ^ i8/Z (BUF_X1)
   0.000    0.556 ^ r2/CK (DFF_X1)
   0.000    0.556   clock reconvergence pessimism
   0.008    0.564   library hold time
            0.564   data required time
-----------------------------------------------------------
            0.564   data required time
           -0.305   data arrival time
-----------------------------------------------------------
           -0.259   slack (VIOLATED)


Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock source latency
   0.000    0.000 ^ clk (in)
   0.019    0.019 ^ i1/Z (BUF_X1)
   0.000    0.019 ^ r1/CK (DFF_X1)
   0.081    0.100 v r1/Q (DFF_X1)
   0.023    0.123 v u1/Z (BUF_X1)
   0.024    0.147 v hold1/Z (BUF_X1)
   0.024    0.171 v hold2/Z (BUF_X1)
   0.024    0.194 v hold3/Z (BUF_X1)
   0.024    0.218 v hold4/Z (BUF_X1)
   0.024    0.242 v hold5/Z (BUF_X1)
   0.024    0.265 v hold6/Z (BUF_X1)
   0.024    0.289 v hold7/Z (BUF_X1)
   0.024    0.313 v hold8/Z (BUF_X1)
   0.026    0.338 v hold9/Z (BUF_X1)
   0.000    0.338 v r2/D (DFF_X1)
            0.338   data arrival time

   0.200    0.200   max_delay
   0.000    0.200   clock clk (rise edge)
   0.000    0.200   clock source latency
   0.000    0.200 ^ clk (in)
   0.019    0.219 ^ i1/Z (BUF_X1)
   0.019    0.238 ^ i2/Z (BUF_X1)
   0.019    0.257 ^ i3/Z (BUF_X1)
   0.019    0.276 ^ i4/Z (BUF_X1)
   0.019    0.294 ^ i5/Z (BUF_X1)
   0.019    0.313 ^ i6/Z (BUF_X1)
   0.019    0.332 ^ i7/Z (BUF_X1)
   0.024    0.356 ^ i8/Z (BUF_X1)
   0.000    0.356 ^ r2/CK (DFF_X1)
   0.000    0.356   clock reconvergence pessimism
  -0.036    0.320   library setup time
            0.320   data required time
-----------------------------------------------------------
            0.320   data required time
           -0.338   data arrival time
-----------------------------------------------------------
           -0.019   slack (VIOLATED)


