

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Apr 26 20:57:47 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATC	set	3979
    48   000000                     _TRISC	set	3988
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   00104E                     __pcinit:
    54                           	callstack 0
    55   00104E                     start_initialization:
    56                           	callstack 0
    57   00104E                     __initialization:
    58                           	callstack 0
    59   00104E                     end_of_initialization:
    60                           	callstack 0
    61   00104E                     __end_of__initialization:
    62                           	callstack 0
    63   00104E  0100               	movlb	0
    64   001050  EF01  F008         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000000                     
    70                           ; 2 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 14 in file "application.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  2   10[None  ] int 
    83 ;; Registers used:
    84 ;;		wreg, status,2, status,0
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    90 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103   001002                     __ptext0:
   104                           	callstack 0
   105   001002                     _main:
   106                           	callstack 31
   107   001002                     
   108                           ;application.c: 16:     LATC = 0x00;
   109   001002  0E00               	movlw	0
   110   001004  6E8B               	movwf	139,c	;volatile
   111                           
   112                           ;application.c: 17:     TRISC = 0x00;
   113   001006  0E00               	movlw	0
   114   001008  6E94               	movwf	148,c	;volatile
   115   00100A                     l11:
   116                           
   117                           ;application.c: 19:     {;application.c: 20:         LATC = 0x00;
   118   00100A  0E00               	movlw	0
   119   00100C  6E8B               	movwf	139,c	;volatile
   120   00100E                     
   121                           ;application.c: 21:         _delay((unsigned long)((1000)*(4000/4000.0)));
   122   00100E  0EC8               	movlw	200
   123   001010                     u17:
   124   001010  D000               	nop2	
   125   001012  2EE8               	decfsz	wreg,f,c
   126   001014  D7FD               	bra	u17
   127   001016                     
   128                           ;application.c: 22:         LATC |= (0x1 | 0x80);
   129   001016  0E81               	movlw	129
   130   001018  128B               	iorwf	139,f,c	;volatile
   131   00101A                     
   132                           ;application.c: 23:         _delay((unsigned long)((1000)*(4000/4000.0)));
   133   00101A  0EC8               	movlw	200
   134   00101C                     u27:
   135   00101C  D000               	nop2	
   136   00101E  2EE8               	decfsz	wreg,f,c
   137   001020  D7FD               	bra	u27
   138   001022                     
   139                           ;application.c: 24:         LATC |= (0x2 | 0x40);
   140   001022  0E42               	movlw	66
   141   001024  128B               	iorwf	139,f,c	;volatile
   142   001026                     
   143                           ;application.c: 25:         _delay((unsigned long)((1000)*(4000/4000.0)));
   144   001026  0EC8               	movlw	200
   145   001028                     u37:
   146   001028  D000               	nop2	
   147   00102A  2EE8               	decfsz	wreg,f,c
   148   00102C  D7FD               	bra	u37
   149   00102E                     
   150                           ;application.c: 26:         LATC |= (0x4 | 0x20);
   151   00102E  0E24               	movlw	36
   152   001030  128B               	iorwf	139,f,c	;volatile
   153   001032                     
   154                           ;application.c: 27:         _delay((unsigned long)((1000)*(4000/4000.0)));
   155   001032  0EC8               	movlw	200
   156   001034                     u47:
   157   001034  D000               	nop2	
   158   001036  2EE8               	decfsz	wreg,f,c
   159   001038  D7FD               	bra	u47
   160   00103A                     
   161                           ;application.c: 28:         LATC |= (0x8 | 0x10);
   162   00103A  0E18               	movlw	24
   163   00103C  128B               	iorwf	139,f,c	;volatile
   164   00103E                     
   165                           ;application.c: 29:         _delay((unsigned long)((1000)*(4000/4000.0)));
   166   00103E  0EC8               	movlw	200
   167   001040                     u57:
   168   001040  D000               	nop2	
   169   001042  2EE8               	decfsz	wreg,f,c
   170   001044  D7FD               	bra	u57
   171   001046  EF05  F008         	goto	l11
   172   00104A  EF00  F000         	goto	start
   173   00104E                     __end_of_main:
   174                           	callstack 0
   175                           
   176                           	psect	smallconst
   177   001000                     __psmallconst:
   178                           	callstack 0
   179   001000  00                 	db	0
   180   001001  00                 	db	0	; dummy byte at the end
   181   000000                     
   182                           	psect	rparam
   183   000000                     
   184                           	psect	config
   185                           
   186                           ; Padding undefined space
   187   300000                     	org	3145728
   188   300000  FF                 	db	255
   189                           
   190                           ;Config register CONFIG1H @ 0x300001
   191                           ;	Oscillator Selection bits
   192                           ;	OSC = HS, HS oscillator
   193                           ;	Fail-Safe Clock Monitor Enable bit
   194                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   195                           ;	Internal/External Oscillator Switchover bit
   196                           ;	IESO = OFF, Oscillator Switchover mode disabled
   197   300001                     	org	3145729
   198   300001  02                 	db	2
   199                           
   200                           ;Config register CONFIG2L @ 0x300002
   201                           ;	Power-up Timer Enable bit
   202                           ;	PWRT = OFF, PWRT disabled
   203                           ;	Brown-out Reset Enable bits
   204                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   205                           ;	Brown Out Reset Voltage bits
   206                           ;	BORV = 1, 
   207   300002                     	org	3145730
   208   300002  09                 	db	9
   209                           
   210                           ;Config register CONFIG2H @ 0x300003
   211                           ;	Watchdog Timer Enable bit
   212                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   213                           ;	Watchdog Timer Postscale Select bits
   214                           ;	WDTPS = 32768, 1:32768
   215   300003                     	org	3145731
   216   300003  1E                 	db	30
   217                           
   218                           ; Padding undefined space
   219   300004                     	org	3145732
   220   300004  FF                 	db	255
   221                           
   222                           ;Config register CONFIG3H @ 0x300005
   223                           ;	CCP2 MUX bit
   224                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   225                           ;	PORTB A/D Enable bit
   226                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   227                           ;	Low-Power Timer1 Oscillator Enable bit
   228                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   229                           ;	MCLR Pin Enable bit
   230                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   231   300005                     	org	3145733
   232   300005  81                 	db	129
   233                           
   234                           ;Config register CONFIG4L @ 0x300006
   235                           ;	Stack Full/Underflow Reset Enable bit
   236                           ;	STVREN = ON, Stack full/underflow will cause Reset
   237                           ;	Single-Supply ICSP Enable bit
   238                           ;	LVP = OFF, Single-Supply ICSP disabled
   239                           ;	Extended Instruction Set Enable bit
   240                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   241                           ;	Background Debugger Enable bit
   242                           ;	DEBUG = 0x1, unprogrammed default
   243   300006                     	org	3145734
   244   300006  81                 	db	129
   245                           
   246                           ; Padding undefined space
   247   300007                     	org	3145735
   248   300007  FF                 	db	255
   249                           
   250                           ;Config register CONFIG5L @ 0x300008
   251                           ;	Code Protection bit
   252                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   253                           ;	Code Protection bit
   254                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   255                           ;	Code Protection bit
   256                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   257                           ;	Code Protection bit
   258                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   259   300008                     	org	3145736
   260   300008  0F                 	db	15
   261                           
   262                           ;Config register CONFIG5H @ 0x300009
   263                           ;	Boot Block Code Protection bit
   264                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   265                           ;	Data EEPROM Code Protection bit
   266                           ;	CPD = OFF, Data EEPROM not code-protected
   267   300009                     	org	3145737
   268   300009  C0                 	db	192
   269                           
   270                           ;Config register CONFIG6L @ 0x30000A
   271                           ;	Write Protection bit
   272                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   273                           ;	Write Protection bit
   274                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   275                           ;	Write Protection bit
   276                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   277                           ;	Write Protection bit
   278                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   279   30000A                     	org	3145738
   280   30000A  0F                 	db	15
   281                           
   282                           ;Config register CONFIG6H @ 0x30000B
   283                           ;	Configuration Register Write Protection bit
   284                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   285                           ;	Boot Block Write Protection bit
   286                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   287                           ;	Data EEPROM Write Protection bit
   288                           ;	WRTD = OFF, Data EEPROM not write-protected
   289   30000B                     	org	3145739
   290   30000B  E0                 	db	224
   291                           
   292                           ;Config register CONFIG7L @ 0x30000C
   293                           ;	Table Read Protection bit
   294                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   295                           ;	Table Read Protection bit
   296                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   297                           ;	Table Read Protection bit
   298                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   299                           ;	Table Read Protection bit
   300                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   301   30000C                     	org	3145740
   302   30000C  0F                 	db	15
   303                           
   304                           ;Config register CONFIG7H @ 0x30000D
   305                           ;	Boot Block Table Read Protection bit
   306                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   307   30000D                     	org	3145741
   308   30000D  40                 	db	64
   309                           tosu	equ	0xFFF
   310                           tosh	equ	0xFFE
   311                           tosl	equ	0xFFD
   312                           stkptr	equ	0xFFC
   313                           pclatu	equ	0xFFB
   314                           pclath	equ	0xFFA
   315                           pcl	equ	0xFF9
   316                           tblptru	equ	0xFF8
   317                           tblptrh	equ	0xFF7
   318                           tblptrl	equ	0xFF6
   319                           tablat	equ	0xFF5
   320                           prodh	equ	0xFF4
   321                           prodl	equ	0xFF3
   322                           indf0	equ	0xFEF
   323                           postinc0	equ	0xFEE
   324                           postdec0	equ	0xFED
   325                           preinc0	equ	0xFEC
   326                           plusw0	equ	0xFEB
   327                           fsr0h	equ	0xFEA
   328                           fsr0l	equ	0xFE9
   329                           wreg	equ	0xFE8
   330                           indf1	equ	0xFE7
   331                           postinc1	equ	0xFE6
   332                           postdec1	equ	0xFE5
   333                           preinc1	equ	0xFE4
   334                           plusw1	equ	0xFE3
   335                           fsr1h	equ	0xFE2
   336                           fsr1l	equ	0xFE1
   337                           bsr	equ	0xFE0
   338                           indf2	equ	0xFDF
   339                           postinc2	equ	0xFDE
   340                           postdec2	equ	0xFDD
   341                           preinc2	equ	0xFDC
   342                           plusw2	equ	0xFDB
   343                           fsr2h	equ	0xFDA
   344                           fsr2l	equ	0xFD9
   345                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBIGSFRhh         6B      0       0      36        0.0%
BITBIGSFRhl          8      0       0      37        0.0%
BITBIGSFRl           B      0       0      38        0.0%
ABS                  0      0       0      39        0.0%
BIGRAM             F7F      0       0      40        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Apr 26 20:57:47 2024

                     l11 100A                       u17 1010                       u27 101C  
                     u37 1028                       u47 1034                       u57 1040  
                    l700 1026                      l702 102E                      l704 1032  
                    l706 103A                      l708 103E                      l690 1002  
                    l692 100E                      l694 1016                      l696 101A  
                    l698 1022                      wreg 0FE8                     _LATC 0F8B  
                   _main 1002                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISC 0F94          __initialization 104E  
           __end_of_main 104E                   ??_main 0000            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 104E            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1000  
                __pcinit 104E                  __ramtop 1000                  __ptext0 1002  
   end_of_initialization 104E      start_initialization 104E              __smallconst 1000  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
