5 18 181 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (define7.vcd) 2 -o (define7.cdd) 2 -v (define7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 define7.v 10 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 define7.v 0 19 1
2 2 0 16 50008 1 21004 0 0 1 16 0 0
2 3 1 16 10001 0 1410 0 0 1 1 a
2 4 37 16 10008 1 16 2 3
2 5 0 17 20003 1 1008 0 0 32 48 a 0
2 6 2c 17 10003 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 18 50008 1 21008 0 0 1 16 1 0
2 8 1 18 10001 0 1410 0 0 1 1 a
2 9 37 18 10008 1 1a 7 8
4 4 16 1 11 6 6 4
4 6 17 1 0 9 0 4
4 9 18 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 define7.v 0 28 1
