# 32-bit Pipelined Custom Processor (Verilog)

## Overview
This project implements a custom 32-bit RISC processor designed from scratch using Verilog HDL.

## Features
• Custom ISA  
• ALU  
• Register File (32 registers)  
• Control Unit  
• Instruction & Data Memory  
• 5-stage Pipeline (IF, ID, EX, MEM, WB)  
• ModelSim simulation  

## Files
ALU.v – Arithmetic Logic Unit  
RegFile.v – Register File  
PC.v – Program Counter  
InstrMem.v – Instruction Memory  
DataMem.v – Data Memory  
PipelineRegs.v – Pipeline registers  
CPU.v – Top processor  
CPU_tb.v – Testbench for simulation  
Report.pdf – Project documentation  

## Author
Hunain Abbasi  
Electrical Engineering

