Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 20 02:05:30 2022
| Host         : DESKTOP-C4DB52S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file acclerator_timing_summary_routed.rpt -pb acclerator_timing_summary_routed.pb -rpx acclerator_timing_summary_routed.rpx -warn_on_violation
| Design       : acclerator
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.310        0.000                      0                  622        0.092        0.000                      0                  622        3.020        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.310        0.000                      0                  615        0.092        0.000                      0                  615        3.020        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.558        0.000                      0                    7        1.097        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 conv/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/m1/reg_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.176ns (24.130%)  route 3.698ns (75.870%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.856     5.930    conv/clk_IBUF_BUFG
    SLICE_X106Y84        FDRE                                         r  conv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  conv/count_reg[20]/Q
                         net (fo=2, routed)           0.814     7.200    conv/count[20]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.124     7.324 f  conv/conv_end_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.743     8.067    conv/conv_end_OBUF_inst_i_7_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.191 f  conv/conv_end_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.452     8.643    conv/conv_end_OBUF_inst_i_3_n_0
    SLICE_X108Y82        LUT4 (Prop_lut4_I1_O)        0.150     8.793 r  conv/count[31]_i_3/O
                         net (fo=52, routed)          1.047     9.841    conv/col_count_reg[31]
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.322    10.163 r  conv/reg_op[3]_i_1/O
                         net (fo=4, routed)           0.641    10.803    pool/m1/SR[0]
    SLICE_X112Y98        FDRE                                         r  pool/m1/reg_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/m1/clk_IBUF_BUFG
    SLICE_X112Y98        FDRE                                         r  pool/m1/reg_op_reg[0]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X112Y98        FDRE (Setup_fdre_C_R)       -0.726    13.113    pool/m1/reg_op_reg[0]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 conv/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/m1/reg_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.176ns (24.130%)  route 3.698ns (75.870%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.856     5.930    conv/clk_IBUF_BUFG
    SLICE_X106Y84        FDRE                                         r  conv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  conv/count_reg[20]/Q
                         net (fo=2, routed)           0.814     7.200    conv/count[20]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.124     7.324 f  conv/conv_end_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.743     8.067    conv/conv_end_OBUF_inst_i_7_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.191 f  conv/conv_end_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.452     8.643    conv/conv_end_OBUF_inst_i_3_n_0
    SLICE_X108Y82        LUT4 (Prop_lut4_I1_O)        0.150     8.793 r  conv/count[31]_i_3/O
                         net (fo=52, routed)          1.047     9.841    conv/col_count_reg[31]
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.322    10.163 r  conv/reg_op[3]_i_1/O
                         net (fo=4, routed)           0.641    10.803    pool/m1/SR[0]
    SLICE_X112Y98        FDRE                                         r  pool/m1/reg_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/m1/clk_IBUF_BUFG
    SLICE_X112Y98        FDRE                                         r  pool/m1/reg_op_reg[1]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X112Y98        FDRE (Setup_fdre_C_R)       -0.726    13.113    pool/m1/reg_op_reg[1]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 conv/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/m1/reg_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.176ns (24.130%)  route 3.698ns (75.870%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.856     5.930    conv/clk_IBUF_BUFG
    SLICE_X106Y84        FDRE                                         r  conv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  conv/count_reg[20]/Q
                         net (fo=2, routed)           0.814     7.200    conv/count[20]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.124     7.324 f  conv/conv_end_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.743     8.067    conv/conv_end_OBUF_inst_i_7_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.191 f  conv/conv_end_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.452     8.643    conv/conv_end_OBUF_inst_i_3_n_0
    SLICE_X108Y82        LUT4 (Prop_lut4_I1_O)        0.150     8.793 r  conv/count[31]_i_3/O
                         net (fo=52, routed)          1.047     9.841    conv/col_count_reg[31]
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.322    10.163 r  conv/reg_op[3]_i_1/O
                         net (fo=4, routed)           0.641    10.803    pool/m1/SR[0]
    SLICE_X112Y98        FDRE                                         r  pool/m1/reg_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/m1/clk_IBUF_BUFG
    SLICE_X112Y98        FDRE                                         r  pool/m1/reg_op_reg[2]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X112Y98        FDRE (Setup_fdre_C_R)       -0.726    13.113    pool/m1/reg_op_reg[2]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 pool/log/count_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.952ns (17.621%)  route 4.451ns (82.379%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.783     5.857    pool/log/clk_IBUF_BUFG
    SLICE_X103Y89        FDSE                                         r  pool/log/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y89        FDSE (Prop_fdse_C_Q)         0.456     6.313 f  pool/log/count_reg[8]/Q
                         net (fo=3, routed)           1.183     7.496    pool/log/op_en3[9]
    SLICE_X104Y95        LUT4 (Prop_lut4_I0_O)        0.124     7.620 f  pool/log/count[31]_i_17/O
                         net (fo=2, routed)           0.611     8.231    pool/log/count[31]_i_17_n_0
    SLICE_X102Y93        LUT5 (Prop_lut5_I4_O)        0.124     8.355 f  pool/log/count[31]_i_9/O
                         net (fo=2, routed)           0.809     9.164    pool/log/count[31]_i_9_n_0
    SLICE_X106Y91        LUT4 (Prop_lut4_I2_O)        0.124     9.288 r  pool/log/count[31]_i_4__0/O
                         net (fo=65, routed)          1.009    10.297    pool/log/count[31]_i_4__0_n_0
    SLICE_X108Y98        LUT4 (Prop_lut4_I0_O)        0.124    10.421 r  pool/log/row_count[0]_i_2/O
                         net (fo=32, routed)          0.839    11.259    pool/log/row_count
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.686    13.450    pool/log/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[4]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205    13.633    pool/log/row_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 pool/log/count_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.952ns (17.621%)  route 4.451ns (82.379%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.783     5.857    pool/log/clk_IBUF_BUFG
    SLICE_X103Y89        FDSE                                         r  pool/log/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y89        FDSE (Prop_fdse_C_Q)         0.456     6.313 f  pool/log/count_reg[8]/Q
                         net (fo=3, routed)           1.183     7.496    pool/log/op_en3[9]
    SLICE_X104Y95        LUT4 (Prop_lut4_I0_O)        0.124     7.620 f  pool/log/count[31]_i_17/O
                         net (fo=2, routed)           0.611     8.231    pool/log/count[31]_i_17_n_0
    SLICE_X102Y93        LUT5 (Prop_lut5_I4_O)        0.124     8.355 f  pool/log/count[31]_i_9/O
                         net (fo=2, routed)           0.809     9.164    pool/log/count[31]_i_9_n_0
    SLICE_X106Y91        LUT4 (Prop_lut4_I2_O)        0.124     9.288 r  pool/log/count[31]_i_4__0/O
                         net (fo=65, routed)          1.009    10.297    pool/log/count[31]_i_4__0_n_0
    SLICE_X108Y98        LUT4 (Prop_lut4_I0_O)        0.124    10.421 r  pool/log/row_count[0]_i_2/O
                         net (fo=32, routed)          0.839    11.259    pool/log/row_count
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.686    13.450    pool/log/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[5]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205    13.633    pool/log/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 pool/log/count_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.952ns (17.621%)  route 4.451ns (82.379%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.783     5.857    pool/log/clk_IBUF_BUFG
    SLICE_X103Y89        FDSE                                         r  pool/log/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y89        FDSE (Prop_fdse_C_Q)         0.456     6.313 f  pool/log/count_reg[8]/Q
                         net (fo=3, routed)           1.183     7.496    pool/log/op_en3[9]
    SLICE_X104Y95        LUT4 (Prop_lut4_I0_O)        0.124     7.620 f  pool/log/count[31]_i_17/O
                         net (fo=2, routed)           0.611     8.231    pool/log/count[31]_i_17_n_0
    SLICE_X102Y93        LUT5 (Prop_lut5_I4_O)        0.124     8.355 f  pool/log/count[31]_i_9/O
                         net (fo=2, routed)           0.809     9.164    pool/log/count[31]_i_9_n_0
    SLICE_X106Y91        LUT4 (Prop_lut4_I2_O)        0.124     9.288 r  pool/log/count[31]_i_4__0/O
                         net (fo=65, routed)          1.009    10.297    pool/log/count[31]_i_4__0_n_0
    SLICE_X108Y98        LUT4 (Prop_lut4_I0_O)        0.124    10.421 r  pool/log/row_count[0]_i_2/O
                         net (fo=32, routed)          0.839    11.259    pool/log/row_count
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.686    13.450    pool/log/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[6]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205    13.633    pool/log/row_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 pool/log/count_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.952ns (17.621%)  route 4.451ns (82.379%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.783     5.857    pool/log/clk_IBUF_BUFG
    SLICE_X103Y89        FDSE                                         r  pool/log/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y89        FDSE (Prop_fdse_C_Q)         0.456     6.313 f  pool/log/count_reg[8]/Q
                         net (fo=3, routed)           1.183     7.496    pool/log/op_en3[9]
    SLICE_X104Y95        LUT4 (Prop_lut4_I0_O)        0.124     7.620 f  pool/log/count[31]_i_17/O
                         net (fo=2, routed)           0.611     8.231    pool/log/count[31]_i_17_n_0
    SLICE_X102Y93        LUT5 (Prop_lut5_I4_O)        0.124     8.355 f  pool/log/count[31]_i_9/O
                         net (fo=2, routed)           0.809     9.164    pool/log/count[31]_i_9_n_0
    SLICE_X106Y91        LUT4 (Prop_lut4_I2_O)        0.124     9.288 r  pool/log/count[31]_i_4__0/O
                         net (fo=65, routed)          1.009    10.297    pool/log/count[31]_i_4__0_n_0
    SLICE_X108Y98        LUT4 (Prop_lut4_I0_O)        0.124    10.421 r  pool/log/row_count[0]_i_2/O
                         net (fo=32, routed)          0.839    11.259    pool/log/row_count
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.686    13.450    pool/log/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  pool/log/row_count_reg[7]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205    13.633    pool/log/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 conv/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.182ns (23.282%)  route 3.895ns (76.718%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.856     5.930    conv/clk_IBUF_BUFG
    SLICE_X106Y84        FDRE                                         r  conv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  conv/count_reg[20]/Q
                         net (fo=2, routed)           0.814     7.200    conv/count[20]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.124     7.324 f  conv/conv_end_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.743     8.067    conv/conv_end_OBUF_inst_i_7_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.191 f  conv/conv_end_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.452     8.643    conv/conv_end_OBUF_inst_i_3_n_0
    SLICE_X108Y82        LUT4 (Prop_lut4_I1_O)        0.150     8.793 r  conv/count[31]_i_3/O
                         net (fo=52, routed)          1.047     9.841    conv/col_count_reg[31]
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.328    10.169 r  conv/row_count[0]_i_1/O
                         net (fo=32, routed)          0.838    11.007    pool/log/global_rst_reg_0
    SLICE_X110Y98        FDRE                                         r  pool/log/row_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/log/clk_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  pool/log/row_count_reg[20]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.429    13.410    pool/log/row_count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 conv/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.182ns (23.282%)  route 3.895ns (76.718%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.856     5.930    conv/clk_IBUF_BUFG
    SLICE_X106Y84        FDRE                                         r  conv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  conv/count_reg[20]/Q
                         net (fo=2, routed)           0.814     7.200    conv/count[20]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.124     7.324 f  conv/conv_end_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.743     8.067    conv/conv_end_OBUF_inst_i_7_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.191 f  conv/conv_end_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.452     8.643    conv/conv_end_OBUF_inst_i_3_n_0
    SLICE_X108Y82        LUT4 (Prop_lut4_I1_O)        0.150     8.793 r  conv/count[31]_i_3/O
                         net (fo=52, routed)          1.047     9.841    conv/col_count_reg[31]
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.328    10.169 r  conv/row_count[0]_i_1/O
                         net (fo=32, routed)          0.838    11.007    pool/log/global_rst_reg_0
    SLICE_X110Y98        FDRE                                         r  pool/log/row_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/log/clk_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  pool/log/row_count_reg[21]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.429    13.410    pool/log/row_count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 conv/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.182ns (23.282%)  route 3.895ns (76.718%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.856     5.930    conv/clk_IBUF_BUFG
    SLICE_X106Y84        FDRE                                         r  conv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  conv/count_reg[20]/Q
                         net (fo=2, routed)           0.814     7.200    conv/count[20]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.124     7.324 f  conv/conv_end_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.743     8.067    conv/conv_end_OBUF_inst_i_7_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.191 f  conv/conv_end_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.452     8.643    conv/conv_end_OBUF_inst_i_3_n_0
    SLICE_X108Y82        LUT4 (Prop_lut4_I1_O)        0.150     8.793 r  conv/count[31]_i_3/O
                         net (fo=52, routed)          1.047     9.841    conv/col_count_reg[31]
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.328    10.169 r  conv/row_count[0]_i_1/O
                         net (fo=32, routed)          0.838    11.007    pool/log/global_rst_reg_0
    SLICE_X110Y98        FDRE                                         r  pool/log/row_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/log/clk_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  pool/log/row_count_reg[22]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.429    13.410    pool/log/row_count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pool/log/row_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.458%)  route 0.196ns (35.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.637     1.723    pool/log/clk_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  pool/log/row_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  pool/log/row_count_reg[27]/Q
                         net (fo=2, routed)           0.195     2.059    pool/log/row_count_reg[27]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.219 r  pool/log/row_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.220    pool/log/row_count_reg[24]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.274 r  pool/log/row_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.274    pool/log/row_count_reg[28]_i_1_n_7
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.995     2.337    pool/log/clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[28]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    pool/log/row_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pool/log/row_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.366ns (65.154%)  route 0.196ns (34.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.637     1.723    pool/log/clk_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  pool/log/row_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  pool/log/row_count_reg[27]/Q
                         net (fo=2, routed)           0.195     2.059    pool/log/row_count_reg[27]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.219 r  pool/log/row_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.220    pool/log/row_count_reg[24]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.285 r  pool/log/row_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.285    pool/log/row_count_reg[28]_i_1_n_5
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.995     2.337    pool/log/clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[30]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    pool/log/row_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pool/log/row_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.637     1.723    pool/log/clk_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  pool/log/row_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  pool/log/row_count_reg[27]/Q
                         net (fo=2, routed)           0.195     2.059    pool/log/row_count_reg[27]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.219 r  pool/log/row_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.220    pool/log/row_count_reg[24]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.310 r  pool/log/row_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.310    pool/log/row_count_reg[28]_i_1_n_6
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.995     2.337    pool/log/clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[29]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    pool/log/row_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pool/log/row_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/log/row_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.637     1.723    pool/log/clk_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  pool/log/row_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  pool/log/row_count_reg[27]/Q
                         net (fo=2, routed)           0.195     2.059    pool/log/row_count_reg[27]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.219 r  pool/log/row_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.220    pool/log/row_count_reg[24]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.310 r  pool/log/row_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.310    pool/log/row_count_reg[28]_i_1_n_4
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.995     2.337    pool/log/clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  pool/log/row_count_reg[31]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    pool/log/row_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 conv/MAC_c_10/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv/MAC[8].mac/tmp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.529%)  route 0.386ns (67.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.636     1.722    conv/clk_IBUF_BUFG
    SLICE_X111Y94        FDCE                                         r  conv/MAC_c_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  conv/MAC_c_10/Q
                         net (fo=5, routed)           0.208     2.072    conv/MAC_c_10_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.045     2.117 r  conv/MAC_gate__6/O
                         net (fo=2, routed)           0.177     2.294    conv/MAC[8].mac/tmp_reg[2]_conv_MAC_c_10
    SLICE_X112Y100       FDCE                                         r  conv/MAC[8].mac/tmp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.995     2.337    conv/MAC[8].mac/clk_IBUF_BUFG
    SLICE_X112Y100       FDCE                                         r  conv/MAC[8].mac/tmp_reg[2]_lopt_replica/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.059     2.135    conv/MAC[8].mac/tmp_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 conv/MAC_c_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv/MAC_c_8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    conv/clk_IBUF_BUFG
    SLICE_X110Y92        FDCE                                         r  conv/MAC_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  conv/MAC_c_7/Q
                         net (fo=1, routed)           0.119     1.981    conv/MAC_c_7_n_0
    SLICE_X111Y94        FDCE                                         r  conv/MAC_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.908     2.250    conv/clk_IBUF_BUFG
    SLICE_X111Y94        FDCE                                         r  conv/MAC_c_8/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.066     1.804    conv/MAC_c_8
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 conv/MAC_c_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv/MAC_c_10/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.636     1.722    conv/clk_IBUF_BUFG
    SLICE_X111Y94        FDCE                                         r  conv/MAC_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  conv/MAC_c_9/Q
                         net (fo=1, routed)           0.113     1.976    conv/MAC_c_9_n_0
    SLICE_X111Y94        FDCE                                         r  conv/MAC_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.908     2.250    conv/clk_IBUF_BUFG
    SLICE_X111Y94        FDCE                                         r  conv/MAC_c_10/C
                         clock pessimism             -0.528     1.722    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.070     1.792    conv/MAC_c_10
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 conv/MAC[2].SR/genblk1[5].sr_reg[5][1]_conv_MAC_c_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv/MAC[2].SR/genblk1[6].sr_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.366%)  route 0.114ns (31.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.634     1.720    conv/MAC[2].SR/clk_IBUF_BUFG
    SLICE_X108Y91        FDRE                                         r  conv/MAC[2].SR/genblk1[5].sr_reg[5][1]_conv_MAC_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.148     1.868 r  conv/MAC[2].SR/genblk1[5].sr_reg[5][1]_conv_MAC_c_5/Q
                         net (fo=1, routed)           0.114     1.982    conv/MAC[2].SR_n_6
    SLICE_X111Y92        LUT2 (Prop_lut2_I0_O)        0.098     2.080 r  conv/MAC_gate__2/O
                         net (fo=1, routed)           0.000     2.080    conv/MAC[2].SR/genblk1[5].sr_reg[5][1]_conv_MAC_c_5_0
    SLICE_X111Y92        FDCE                                         r  conv/MAC[2].SR/genblk1[6].sr_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.907     2.249    conv/MAC[2].SR/clk_IBUF_BUFG
    SLICE_X111Y92        FDCE                                         r  conv/MAC[2].SR/genblk1[6].sr_reg[6][1]/C
                         clock pessimism             -0.490     1.759    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.091     1.850    conv/MAC[2].SR/genblk1[6].sr_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pool/SR__0/genblk1_c_12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.702%)  route 0.150ns (44.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.637     1.723    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  pool/SR__0/genblk1_c_12/Q
                         net (fo=4, routed)           0.150     2.014    pool/SR__0/genblk1_c_12_n_0
    SLICE_X111Y99        LUT2 (Prop_lut2_I1_O)        0.048     2.062 r  pool/SR__0/genblk1_gate/O
                         net (fo=1, routed)           0.000     2.062    pool/SR__0/genblk1_gate_n_0
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][3]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.107     1.830    pool/SR__0/genblk1[3].sr_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 conv/MAC_c_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv/MAC_c_4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    conv/clk_IBUF_BUFG
    SLICE_X111Y92        FDCE                                         r  conv/MAC_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDCE (Prop_fdce_C_Q)         0.128     1.849 r  conv/MAC_c_3/Q
                         net (fo=1, routed)           0.119     1.969    conv/MAC_c_3_n_0
    SLICE_X111Y92        FDCE                                         r  conv/MAC_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.907     2.249    conv/clk_IBUF_BUFG
    SLICE_X111Y92        FDCE                                         r  conv/MAC_c_4/C
                         clock pessimism             -0.528     1.721    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.012     1.733    conv/MAC_c_4
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X110Y89   conv/MAC[1].mac2/tmp_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X111Y89   conv/MAC[1].mac2/tmp_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X110Y89   conv/MAC[1].mac2/tmp_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X111Y89   conv/MAC[1].mac2/tmp_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X111Y89   conv/MAC[1].mac2/tmp_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y78   conv/count2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X113Y79   conv/count2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y80   conv/count2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X113Y79   conv/count2_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][0]_srl6_conv_MAC_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][1]_srl6_conv_MAC_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][4]_srl6_conv_MAC_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[6].mac2/tmp_reg[0]_srl11_conv_MAC_c_9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y97   pool/SR__0/genblk1[1].sr_reg[1][2]_srl2_pool_SR_genblk1_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y97   pool/SR__0/genblk1[1].sr_reg[1][3]_srl2_pool_SR_genblk1_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][0]_srl6_conv_MAC_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][1]_srl6_conv_MAC_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[2].SR/genblk1[4].sr_reg[4][2]_srl6_conv_MAC_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[2].SR/genblk1[4].sr_reg[4][2]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][0]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][1]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[2].SR/genblk1[4].sr_reg[4][2]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[2].SR/genblk1[4].sr_reg[4][2]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[2].SR/genblk1[4].sr_reg[4][3]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[2].SR/genblk1[4].sr_reg[4][3]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[2].SR/genblk1[4].sr_reg[4][4]_srl6_conv_MAC_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y91   conv/MAC[6].mac2/tmp_reg[0]_srl11_conv_MAC_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[6].mac2/tmp_reg[1]_srl11_conv_MAC_c_9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y90   conv/MAC[6].mac2/tmp_reg[1]_srl11_conv_MAC_c_9/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.668ns (24.454%)  route 2.064ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           1.147     8.668    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][2]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y99        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1[3].sr_reg[3][2]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.668ns (24.454%)  route 2.064ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           1.147     8.668    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][3]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y99        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1[3].sr_reg[3][3]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1_c/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.668ns (24.454%)  route 2.064ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           1.147     8.668    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y99        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1_c
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1_c_11/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.668ns (24.454%)  route 2.064ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           1.147     8.668    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1_c_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c_11/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y99        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1_c_11
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1_c_12/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.668ns (24.454%)  route 2.064ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           1.147     8.668    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1_c_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c_12/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y99        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1_c_12
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.668ns (26.307%)  route 1.871ns (73.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.955     8.476    pool/SR__0/global_rst_reg
    SLICE_X111Y98        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y98        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][0]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1[3].sr_reg[3][0]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.668ns (26.307%)  route 1.871ns (73.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.863     5.937    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.518     6.455 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.917     7.371    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.150     7.521 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.955     8.476    pool/SR__0/global_rst_reg
    SLICE_X111Y98        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.687    13.451    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y98        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][1]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.613    13.226    pool/SR__0/genblk1[3].sr_reg[3][1]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  4.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.364%)  route 0.769ns (78.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.442     2.699    pool/SR__0/global_rst_reg
    SLICE_X111Y98        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y98        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][0]/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y98        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1[3].sr_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.364%)  route 0.769ns (78.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.442     2.699    pool/SR__0/global_rst_reg
    SLICE_X111Y98        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y98        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][1]/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y98        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1[3].sr_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.893%)  route 0.842ns (80.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.514     2.772    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][2]/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1[3].sr_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.893%)  route 0.842ns (80.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.514     2.772    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1[3].sr_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][3]/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1[3].sr_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1_c/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.893%)  route 0.842ns (80.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.514     2.772    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1_c
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1_c_11/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.893%)  route 0.842ns (80.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.514     2.772    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1_c_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c_11/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1_c_11
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 pool/log/global_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pool/SR__0/genblk1_c_12/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.893%)  route 0.842ns (80.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.635     1.721    pool/log/clk_IBUF_BUFG
    SLICE_X108Y95        FDRE                                         r  pool/log/global_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  pool/log/global_rst_reg/Q
                         net (fo=69, routed)          0.328     2.213    pool/log/col_count_reg[0]_0
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     2.258 f  pool/log/genblk1_c_i_1/O
                         net (fo=7, routed)           0.514     2.772    pool/SR__0/global_rst_reg
    SLICE_X111Y99        FDCE                                         f  pool/SR__0/genblk1_c_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.909     2.251    pool/SR__0/clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  pool/SR__0/genblk1_c_12/C
                         clock pessimism             -0.490     1.761    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.159     1.602    pool/SR__0/genblk1_c_12
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.170    





