

================================================================
== Vitis HLS Report for 'integer_alu'
================================================================
* Date:           Thu Mar 23 19:12:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_18
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../../../OneDrive/Desktop/vitis/alu.cpp:13]   --->   Operation 15 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../OneDrive/Desktop/vitis/alu.cpp:2]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in1, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in1"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in2, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in2"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %op, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %op"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in1" [../../../../OneDrive/Desktop/vitis/alu.cpp:19]   --->   Operation 25 'read' 'a_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in2" [../../../../OneDrive/Desktop/vitis/alu.cpp:20]   --->   Operation 26 'read' 'b_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%op_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %op" [../../../../OneDrive/Desktop/vitis/alu.cpp:21]   --->   Operation 27 'read' 'op_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%operation_V = trunc i8 %op_read" [../../../../OneDrive/Desktop/vitis/alu.cpp:21]   --->   Operation 28 'trunc' 'operation_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.18ns)   --->   "%switch_ln22 = switch i3 %operation_V, void %sw.epilog, i3 0, void %sw.bb, i3 1, void %sw.bb5, i3 2, void %sw.bb8, i3 3, void %sw.bb10, i3 4, void %sw.bb13, i3 5, void %sw.bb16, i3 6, void %sw.bb19" [../../../../OneDrive/Desktop/vitis/alu.cpp:22]   --->   Operation 29 'switch' 'switch_ln22' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1513 = sext i8 %a_V"   --->   Operation 30 'sext' 'sext_ln1513' <Predicate = (operation_V == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1513_1 = sext i8 %b_V"   --->   Operation 31 'sext' 'sext_ln1513_1' <Predicate = (operation_V == 3)> <Delay = 0.00>
ST_1 : Operation 32 [13/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 32 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 33 [12/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 33 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 34 [11/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 34 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 35 [10/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 35 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 36 [9/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 36 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 37 [8/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 37 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 38 [7/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 38 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 39 [6/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 39 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 40 [5/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 40 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 41 [4/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 41 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 42 [3/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 42 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.17>
ST_12 : Operation 43 [1/1] (0.99ns)   --->   "%ret_V_6 = xor i8 %b_V, i8 %a_V"   --->   Operation 43 'xor' 'ret_V_6' <Predicate = (operation_V == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %ret_V_6" [../../../../OneDrive/Desktop/vitis/alu.cpp:42]   --->   Operation 44 'sext' 'sext_ln42' <Predicate = (operation_V == 6)> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (2.18ns)   --->   "%br_ln42 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:42]   --->   Operation 45 'br' 'br_ln42' <Predicate = (operation_V == 6)> <Delay = 2.18>
ST_12 : Operation 46 [1/1] (0.99ns)   --->   "%ret_V_5 = or i8 %b_V, i8 %a_V"   --->   Operation 46 'or' 'ret_V_5' <Predicate = (operation_V == 5)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %ret_V_5" [../../../../OneDrive/Desktop/vitis/alu.cpp:39]   --->   Operation 47 'sext' 'sext_ln39' <Predicate = (operation_V == 5)> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (2.18ns)   --->   "%br_ln40 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = (operation_V == 5)> <Delay = 2.18>
ST_12 : Operation 49 [1/1] (0.99ns)   --->   "%ret_V_4 = and i8 %b_V, i8 %a_V"   --->   Operation 49 'and' 'ret_V_4' <Predicate = (operation_V == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %ret_V_4" [../../../../OneDrive/Desktop/vitis/alu.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = (operation_V == 4)> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (2.18ns)   --->   "%br_ln37 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:37]   --->   Operation 51 'br' 'br_ln37' <Predicate = (operation_V == 4)> <Delay = 2.18>
ST_12 : Operation 52 [2/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 52 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i8 %a_V"   --->   Operation 53 'sext' 'sext_ln186_4' <Predicate = (operation_V == 2)> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %b_V"   --->   Operation 54 'sext' 'sext_ln186_5' <Predicate = (operation_V == 2)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (4.17ns)   --->   "%ret_V_2 = mul i16 %sext_ln186_5, i16 %sext_ln186_4"   --->   Operation 55 'mul' 'ret_V_2' <Predicate = (operation_V == 2)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/1] (2.18ns)   --->   "%br_ln31 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:31]   --->   Operation 56 'br' 'br_ln31' <Predicate = (operation_V == 2)> <Delay = 2.18>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i8 %a_V"   --->   Operation 57 'sext' 'sext_ln186_2' <Predicate = (operation_V == 1)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i8 %b_V"   --->   Operation 58 'sext' 'sext_ln186_3' <Predicate = (operation_V == 1)> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (1.91ns)   --->   "%ret_V_1 = sub i9 %sext_ln186_2, i9 %sext_ln186_3"   --->   Operation 59 'sub' 'ret_V_1' <Predicate = (operation_V == 1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i9 %ret_V_1" [../../../../OneDrive/Desktop/vitis/alu.cpp:27]   --->   Operation 60 'sext' 'sext_ln27' <Predicate = (operation_V == 1)> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (2.18ns)   --->   "%br_ln28 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:28]   --->   Operation 61 'br' 'br_ln28' <Predicate = (operation_V == 1)> <Delay = 2.18>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %a_V"   --->   Operation 62 'sext' 'sext_ln186' <Predicate = (operation_V == 0)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i8 %b_V"   --->   Operation 63 'sext' 'sext_ln186_1' <Predicate = (operation_V == 0)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (1.91ns)   --->   "%ret_V = add i9 %sext_ln186_1, i9 %sext_ln186"   --->   Operation 64 'add' 'ret_V' <Predicate = (operation_V == 0)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i9 %ret_V" [../../../../OneDrive/Desktop/vitis/alu.cpp:24]   --->   Operation 65 'sext' 'sext_ln24' <Predicate = (operation_V == 0)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (2.18ns)   --->   "%br_ln25 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:25]   --->   Operation 66 'br' 'br_ln25' <Predicate = (operation_V == 0)> <Delay = 2.18>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 67 [1/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %sext_ln1513, i9 %sext_ln1513_1"   --->   Operation 67 'sdiv' 'ret_V_3' <Predicate = (operation_V == 3)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i9 %ret_V_3" [../../../../OneDrive/Desktop/vitis/alu.cpp:33]   --->   Operation 68 'sext' 'sext_ln33' <Predicate = (operation_V == 3)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (2.18ns)   --->   "%br_ln34 = br void %sw.epilog" [../../../../OneDrive/Desktop/vitis/alu.cpp:34]   --->   Operation 69 'br' 'br_ln34' <Predicate = (operation_V == 3)> <Delay = 2.18>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%result = phi i16 %sext_ln39, void %sw.bb16, i16 %sext_ln36, void %sw.bb13, i16 %sext_ln33, void %sw.bb10, i16 %ret_V_2, void %sw.bb8, i16 %sext_ln27, void %sw.bb5, i16 %sext_ln24, void %sw.bb, i16 %sext_ln42, void %sw.bb19, i16 0, void %entry"   --->   Operation 70 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_r, i16 %result" [../../../../OneDrive/Desktop/vitis/alu.cpp:47]   --->   Operation 71 'write' 'write_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_r, i16 %result" [../../../../OneDrive/Desktop/vitis/alu.cpp:47]   --->   Operation 72 'write' 'write_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../../../../OneDrive/Desktop/vitis/alu.cpp:48]   --->   Operation 73 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	axis read operation ('a.V', ../../../../OneDrive/Desktop/vitis/alu.cpp:19) on port 'in1' (../../../../OneDrive/Desktop/vitis/alu.cpp:19) [15]  (0 ns)
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 11>: 3.74ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)

 <State 12>: 4.17ns
The critical path consists of the following:
	'mul' operation ('ret.V') [41]  (4.17 ns)

 <State 13>: 5.93ns
The critical path consists of the following:
	'sdiv' operation ('ret.V') [35]  (3.74 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln42', ../../../../OneDrive/Desktop/vitis/alu.cpp:42) ('sext_ln39', ../../../../OneDrive/Desktop/vitis/alu.cpp:39) ('sext_ln36', ../../../../OneDrive/Desktop/vitis/alu.cpp:36) ('sext_ln33', ../../../../OneDrive/Desktop/vitis/alu.cpp:33) ('ret.V') ('sext_ln27', ../../../../OneDrive/Desktop/vitis/alu.cpp:27) ('sext_ln24', ../../../../OneDrive/Desktop/vitis/alu.cpp:24) [56]  (2.18 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln42', ../../../../OneDrive/Desktop/vitis/alu.cpp:42) ('sext_ln39', ../../../../OneDrive/Desktop/vitis/alu.cpp:39) ('sext_ln36', ../../../../OneDrive/Desktop/vitis/alu.cpp:36) ('sext_ln33', ../../../../OneDrive/Desktop/vitis/alu.cpp:33) ('ret.V') ('sext_ln27', ../../../../OneDrive/Desktop/vitis/alu.cpp:27) ('sext_ln24', ../../../../OneDrive/Desktop/vitis/alu.cpp:24) [56]  (0 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
