INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/project_2/project_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/project_2/project_2.srcs/sim_1/new/four_bit_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder_tb
