<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>Quick fpu questions - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=6523" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=3">MAIN</a> &raquo; <a href="../?id=6523">Quick fpu questions</a></p>
   <div class="post" id="post-47100">
    <div class="subject"><a href="#post-47100">Quick fpu questions</a></div>
    <div class="body">Can someone confirm this for me:<br /><br />- when using the fpu instructions, i.e. 'fild', can you either load st(0) with either an immediate value, or from a register, like this:<br /><pre><code>&#91;size=12&#93;<br />	fild		0FFh<br />	fild		esi<br />&#91;/size&#93;</code></pre><br /><br /><br />- when popping values back of the fpu, can you pop them direct into a register like this:<br /><pre><code>&#91;size=12&#93;<br />	fistp		eax<br />&#91;/size&#93;</code></pre><br /><br />My tests show that the above are not possible, but there is always the chance that i have missed a trick....</div>
    <div class="meta">Posted on 2002-07-11 04:42:20 by sluggy</div>
   </div>
   <div class="post" id="post-47101">
    <div class="subject"><a href="#post-47101">Quick fpu questions</a></div>
    <div class="body">You can't use immediate values with the coprocessor only operands in memory or it's own registers(st(*))<br /><br />Since the coprocessor is logically separate from the main processor:confused::grin: it can't &quot;see&quot; the main processor's regisers.</div>
    <div class="meta">Posted on 2002-07-11 04:51:20 by MArtial_Code</div>
   </div>
   <div class="post" id="post-47103">
    <div class="subject"><a href="#post-47103">Quick fpu questions</a></div>
    <div class="body">Yeah, i thought something like that was the case. I was just doing some quick integer math, and found it annoying that i had to declare a couple of temporary dword variables just to transfer values between the fpu and the normal registers.</div>
    <div class="meta">Posted on 2002-07-11 05:03:10 by sluggy</div>
   </div>
   <div class="post" id="post-47105">
    <div class="subject"><a href="#post-47105">Quick fpu questions</a></div>
    <div class="body">Sluggy, this kind of code takes an integer in eax, does some fpu, and gets the result back in eax with relative ease:<br /><br />	push eax<br />	fild dword ptr<br /><br />; more fpu ops<br /><br />	fistp dword ptr<br />	pop eax</div>
    <div class="meta">Posted on 2002-07-11 05:44:22 by eGo</div>
   </div>
   <div class="post" id="post-47145">
    <div class="subject"><a href="#post-47145">Quick fpu questions</a></div>
    <div class="body">you might be interested in my FPU tutorial, it sits at<br />antipasta.topcities.com/fputut.txt<br />Feedback appreciated</div>
    <div class="meta">Posted on 2002-07-11 14:43:35 by AntiPasta</div>
   </div>
   <div class="post" id="post-47312">
    <div class="subject"><a href="#post-47312">Quick fpu questions</a></div>
    <div class="body">There *is* one instruction which allows access to the CPU registers, FSTSW.  You can write the status word to AX.  It is intended to be used with SAHF IIRC so you can use the jxx series (which are normally for integer comparations) on float comparations.</div>
    <div class="meta">Posted on 2002-07-12 20:15:51 by AmkG</div>
   </div>
   <div class="post" id="post-47430">
    <div class="subject"><a href="#post-47430">Quick fpu questions</a></div>
    <div class="body"><div class="quote"><br />you might be interested in my FPU tutorial, it sits at<br />antipasta.topcities.com/fputut.txt<br />Feedback appreciated </div><br /><br />Good tut AntiPasta. I'll take a look at it myself. I'm no veteran for FPU coding but I can do it and this will certainly enhance my skills. Just one question, what do you mean by the FXCH (FPU exchange instruction) using ZERO clock cycles when paired correctly? <br />Thanks!</div>
    <div class="meta">Posted on 2002-07-13 20:26:57 by x86asm</div>
   </div>
   <div class="post" id="post-47438">
    <div class="subject"><a href="#post-47438">Quick fpu questions</a></div>
    <div class="body"><div class="quote">what do you mean by the FXCH (FPU exchange instruction) using ZERO clock cycles when paired correctly? </div> <br /><br />I'm not the author of the tutorial, but... :) <br /><br />That means, <strong>fxch</strong> is implemented as register renaming at the lowest level.  Yes, it takes decoding time, but you don't incur execution time.  AFAIK, <strong>fxch</strong> on P5 is pairable with most of FPU instructions.  On P6, it does not cost you other than the decoding time.<br /><br />Be careful and don't abuse this feature.  Decoding time may be longer than you might expect.  From my experience, loading bunch of values and <strong>fxch</strong> to avoid latency can be slower than sequential processing.  Another example of this is the drastic performance loss in gcc 3.x compiled C code compared to the code generated by previous versions of gcc.</div>
    <div class="meta">Posted on 2002-07-13 20:47:31 by Starless</div>
   </div>
   <div class="post" id="post-47440">
    <div class="subject"><a href="#post-47440">Quick fpu questions</a></div>
    <div class="body">Thanks starless.!! Really needed the help :D<br />So what instructions should I avoid pairing FXCH with? Should I avoid pairing it with instructions that sue both operands in the FXCH ins?</div>
    <div class="meta">Posted on 2002-07-13 21:04:54 by x86asm</div>
   </div>
   <div class="post" id="post-47443">
    <div class="subject"><a href="#post-47443">Quick fpu questions</a></div>
    <div class="body"><div class="quote">So what instructions should I avoid pairing FXCH with? </div><br /><br />I was wrong about saying 'most of FPU instructions'.  Darn, my memory decay parameter is so large!  :(  Checking Agner's note gives me the following list of instructions pairable with <strong>fxch</strong>:<br /><strong>fld</strong>, <strong>fadd</strong>, <strong>fsub</strong>, <strong>fsubr</strong>, <strong>fmul</strong>, <strong>fdiv</strong>, <strong>fdivr</strong>, <strong>fchs</strong>, <strong>fabs</strong>, <strong>fcom</strong>, <strong>fucom</strong> and<br />associated 'pop stack' version of them.<br /><br />Remember, this is for P5.  P6 does not have the concept of 'pairability'.  If your target is not P5, don't mind the pairability.<br /><br />And, here is a fishing rod:  Get Agner's optimization note.  You will find yourself reading it over and over again soon.  :)</div>
    <div class="meta">Posted on 2002-07-13 21:26:35 by Starless</div>
   </div>
   <div class="post" id="post-47444">
    <div class="subject"><a href="#post-47444">Quick fpu questions</a></div>
    <div class="body"><strong>x86asm</strong>, I think <strong>Starless</strong> means:<pre><code>fld xxx<br />fld xxy<br />fld xxz<br />...<br />fxch ?<br />...<br />fxch ?<br />...<br />fxch ?</code></pre>verses<pre><code>fld xxx<br />...<br />fld xxy<br />...<br />fld xxz<br />...<br />...</code></pre>In the last paragraph he is saying the second method has less decode bandwidth, and hence better performance where decode bandwidth is the bottleneck.</div>
    <div class="meta">Posted on 2002-07-13 21:28:53 by bitRAKE</div>
   </div>
   <div class="post" id="post-47450">
    <div class="subject"><a href="#post-47450">Quick fpu questions</a></div>
    <div class="body">Exactly, bitRAKE.  :)</div>
    <div class="meta">Posted on 2002-07-13 21:40:38 by Starless</div>
   </div>
  </div>
 </body>
</html>