INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/sir_v2/sir_v2.srcs/sources_1/new/sir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sir
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/sir_v2/sir_v2.srcs/sim_1/new/sir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sir_tb
