Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan  5 22:38:02 2019
| Host         : hgiang-Precision-T5610 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file pulpemu_top_timing_summary_routed.rpt -pb pulpemu_top_timing_summary_routed.pb -rpx pulpemu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pulpemu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7997 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.938   -21534.002                   4760                21929        0.061        0.000                      0                21929        3.000        0.000                       0                  8427  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_100                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
jtag_clk                {0.000 5.000}        250.000         4.000           
ref_clk                 {0.000 5.000}        25.000          40.000          
  clk_out1_clk_wiz_0_1  {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_100                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.000        0.000                      0                14184        0.148        0.000                      0                14184       12.000        0.000                       0                  7999  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
jtag_clk                      0.103        0.000                      0                  805        0.074        0.000                      0                  805        4.500        0.000                       0                   424  
ref_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.000        0.000                      0                14184        0.148        0.000                      0                14184       30.750        0.000                       0                  7999  
  clkfbout_clk_wiz_0_1                                                                                                                                                   22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -30.938   -20492.281                   4354                14184        0.061        0.000                      0                14184  
clk_out1_clk_wiz_0    jtag_clk                   16.202        0.000                      0                   67        0.128        0.000                      0                   67  
clk_out1_clk_wiz_0_1  jtag_clk                   53.705        0.000                      0                   67        0.130        0.000                      0                   67  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -8.668    -9129.623                   4370                14184        0.061        0.000                      0                14184  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          7.173        0.000                      0                 6938        0.871        0.000                      0                 6938  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -5.327    -1035.393                    390                 6938        0.784        0.000                      0                 6938  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -5.327    -1035.396                    390                 6938        0.784        0.000                      0                 6938  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       44.675        0.000                      0                 6938        0.871        0.000                      0                 6938  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_100
  To Clock:  CLK_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.606ns (8.825%)  route 6.261ns (91.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.252ns
    Computed max time borrow:         12.248ns
    Time borrowed from endpoint:      6.975ns
    Time given to startpoint:         6.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/Q
                         net (fo=32, routed)          4.454     4.064    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[30]
    SLICE_X61Y88         LUT3 (Prop_lut3_I1_O)        0.150     4.214 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]_i_1/O
                         net (fo=1, routed)           1.807     6.021    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]_i_1_n_0
    SLICE_X44Y57         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.434    -1.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X44Y57         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/G
                         clock pessimism              0.564    -0.954    
                         time borrowed                6.975     6.021    
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.580ns (8.824%)  route 5.993ns (91.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         12.459ns
    Time borrowed from endpoint:      6.688ns
    Time given to startpoint:         6.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.622    -0.845    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/Q
                         net (fo=32, routed)          4.898     4.509    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[26]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.124     4.633 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]_i_1/O
                         net (fo=1, routed)           1.095     5.728    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]_i_1_n_0
    SLICE_X52Y70         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.428    -1.524    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X52Y70         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/G
                         clock pessimism              0.564    -0.960    
                         time borrowed                6.688     5.728    
  -------------------------------------------------------------------
                         required time                          5.728    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.609ns (9.299%)  route 5.940ns (90.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.231ns
    Computed max time borrow:         12.269ns
    Time borrowed from endpoint:      6.668ns
    Time given to startpoint:         6.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/Q
                         net (fo=32, routed)          5.606     5.216    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.153     5.369 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]_i_1/O
                         net (fo=1, routed)           0.334     5.703    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]_i_1_n_0
    SLICE_X46Y71         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.423    -1.529    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X46Y71         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/G
                         clock pessimism              0.564    -0.965    
                         time borrowed                6.668     5.703    
  -------------------------------------------------------------------
                         required time                          5.703    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.610ns (9.476%)  route 5.827ns (90.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.273ns
    Computed max time borrow:         12.227ns
    Time borrowed from endpoint:      6.562ns
    Time given to startpoint:         6.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/Q
                         net (fo=32, routed)          5.320     4.930    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[29]
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.154     5.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]_i_1/O
                         net (fo=1, routed)           0.507     5.591    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]_i_1_n_0
    SLICE_X40Y75         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.417    -1.535    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X40Y75         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/G
                         clock pessimism              0.564    -0.971    
                         time borrowed                6.562     5.591    
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.580ns (8.917%)  route 5.924ns (91.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         12.444ns
    Time borrowed from endpoint:      6.552ns
    Time given to startpoint:         6.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.622    -0.845    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/Q
                         net (fo=32, routed)          5.395     5.006    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[26]
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.124     5.130 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]_i_1/O
                         net (fo=1, routed)           0.529     5.659    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]_i_1_n_0
    SLICE_X62Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.495    -1.457    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X62Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/G
                         clock pessimism              0.564    -0.893    
                         time borrowed                6.552     5.659    
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.670ns (10.427%)  route 5.756ns (89.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.278ns
    Computed max time borrow:         12.222ns
    Time borrowed from endpoint:      6.402ns
    Time given to startpoint:         6.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.555    -0.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X56Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.394 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/Q
                         net (fo=32, routed)          5.040     4.646    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[20]
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]_i_1/O
                         net (fo=1, routed)           0.716     5.514    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]_i_1_n_0
    SLICE_X58Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.500    -1.452    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/G
                         clock pessimism              0.564    -0.888    
                         time borrowed                6.402     5.514    
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.668ns (10.556%)  route 5.660ns (89.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.249ns
    Computed max time borrow:         12.251ns
    Time borrowed from endpoint:      6.380ns
    Time given to startpoint:         6.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.555    -0.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X56Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.394 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/Q
                         net (fo=32, routed)          5.046     4.652    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[20]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.802 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]_i_1/O
                         net (fo=1, routed)           0.614     5.416    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]_i_1_n_0
    SLICE_X47Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.424    -1.528    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X47Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/G
                         clock pessimism              0.564    -0.964    
                         time borrowed                6.380     5.416    
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 0.608ns (9.834%)  route 5.575ns (90.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.248ns
    Computed max time borrow:         12.252ns
    Time borrowed from endpoint:      6.303ns
    Time given to startpoint:         6.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/Q
                         net (fo=32, routed)          4.947     4.557    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[29]
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.152     4.709 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]_i_1/O
                         net (fo=1, routed)           0.628     5.337    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]_i_1_n_0
    SLICE_X42Y78         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.422    -1.530    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X42Y78         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/G
                         clock pessimism              0.564    -0.966    
                         time borrowed                6.303     5.337    
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.670ns (10.725%)  route 5.577ns (89.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.252ns
    Computed max time borrow:         12.248ns
    Time borrowed from endpoint:      6.293ns
    Time given to startpoint:         6.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.555    -0.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X56Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.394 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/Q
                         net (fo=32, routed)          5.006     4.612    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[20]
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.764 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]_i_1/O
                         net (fo=1, routed)           0.572     5.335    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]_i_1_n_0
    SLICE_X45Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.430    -1.522    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X45Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/G
                         clock pessimism              0.564    -0.958    
                         time borrowed                6.293     5.335    
  -------------------------------------------------------------------
                         required time                          5.335    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.580ns (9.277%)  route 5.672ns (90.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         12.459ns
    Time borrowed from endpoint:      6.292ns
    Time given to startpoint:         6.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.622    -0.845    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/Q
                         net (fo=32, routed)          5.342     4.953    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[26]
    SLICE_X60Y88         LUT3 (Prop_lut3_I1_O)        0.124     5.077 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]_i_1/O
                         net (fo=1, routed)           0.330     5.407    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]_i_1_n_0
    SLICE_X60Y89         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    -1.449    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X60Y89         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/G
                         clock pessimism              0.564    -0.885    
                         time borrowed                6.292     5.407    
  -------------------------------------------------------------------
                         required time                          5.407    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X36Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/Q
                         net (fo=3, routed)           0.066    -0.385    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[23]
    SLICE_X37Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.833    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.091    -0.488    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.030 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[0]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.185    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/Q
                         net (fo=1, routed)           0.056    -0.367    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.831    -0.824    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.237    -0.587    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.060    -0.527    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.752%)  route 0.334ns (64.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.566    -0.581    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/clk_out1
    SLICE_X31Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/Q
                         net (fo=3, routed)           0.334    -0.106    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start[0]_383[12]
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.061 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/instr_addr_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]_2[12]
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.833    -0.822    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/clk_out1
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.091    -0.223    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/Q
                         net (fo=3, routed)           0.110    -0.341    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[12]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.296 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.120    -0.459    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.567    -0.580    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/clk_out1
    SLICE_X11Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/Q
                         net (fo=1, routed)           0.110    -0.329    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/PE
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/clk_out1
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/C
                         clock pessimism              0.254    -0.563    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.070    -0.493    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.840%)  route 0.115ns (38.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.336    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[6]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.121    -0.458    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.551    -0.596    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X28Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/Q
                         net (fo=1, routed)           0.087    -0.368    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2]_361[10]
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q[1][10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.323    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/pending_int[10]
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.819    -0.836    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X29Y80         FDCE (Hold_fdce_C_D)         0.092    -0.491    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.017 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.017    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[2]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.185    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.591    -0.556    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                         net (fo=2, routed)           0.067    -0.325    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/ack_out
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.861    -0.793    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.060    -0.496    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_gen_u/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y7      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y7      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y84     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y84     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y84     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y84     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y89     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X29Y89     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y87     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_out_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y86     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X29Y84     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_out_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y88     pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_out_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y43     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y43     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y43     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y34     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y43     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y49     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y39     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_u/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen_u/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.033ns (42.508%)  route 2.750ns (57.492%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 9.810 - 5.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.565     5.108    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/stall_reg_reg[0]
    SLICE_X40Y11         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456     5.564 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[37]/Q
                         net (fo=5, routed)           1.188     6.752    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_match_carry__1[5]
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.124     6.876 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.876    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i_n_32
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc_match_carry/CO[3]
                         net (fo=1, routed)           0.000     7.426    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc_match_carry_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc_match_carry__0_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.768 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc_match_carry__1/CO[2]
                         net (fo=1, routed)           0.560     8.328    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/CO[0]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.313     8.641 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/tdo_pad_o_i_8/O
                         net (fo=1, routed)           0.445     9.086    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_reg_2
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.210 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_3/O
                         net (fo=1, routed)           0.557     9.767    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg_1
    SLICE_X33Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.891 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1/O
                         net (fo=1, routed)           0.000     9.891    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1_n_0
    SLICE_X33Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.447     9.810    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X33Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.187     9.997    
                         clock uncertainty           -0.035     9.962    
    SLICE_X33Y7          FDCE (Setup_fdce_C_D)        0.032     9.994    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.580ns (31.725%)  route 1.248ns (68.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 9.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X32Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/Q
                         net (fo=3, routed)           0.716     6.282    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/update_ir
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124     6.406 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1/O
                         net (fo=4, routed)           0.532     6.938    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.448     9.811    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.085    
                         clock uncertainty           -0.035    10.050    
    SLICE_X33Y6          FDCE (Setup_fdce_C_CE)      -0.202     9.848    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.580ns (31.725%)  route 1.248ns (68.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 9.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X32Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/Q
                         net (fo=3, routed)           0.716     6.282    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/update_ir
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124     6.406 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1/O
                         net (fo=4, routed)           0.532     6.938    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.448     9.811    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.085    
                         clock uncertainty           -0.035    10.050    
    SLICE_X33Y6          FDCE (Setup_fdce_C_CE)      -0.202     9.848    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 9.810 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X32Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/Q
                         net (fo=3, routed)           0.716     6.282    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/update_ir
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124     6.406 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1/O
                         net (fo=4, routed)           0.346     6.752    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X32Y7          FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.447     9.810    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X32Y7          FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X32Y7          FDPE (Setup_fdpe_C_CE)      -0.202     9.847    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 9.810 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X32Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[9]/Q
                         net (fo=3, routed)           0.716     6.282    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/update_ir
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124     6.406 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1/O
                         net (fo=4, routed)           0.346     6.752    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X32Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.447     9.810    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X32Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X32Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.847    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.642ns (38.805%)  route 1.012ns (61.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 9.810 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X30Y5          FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDPE (Prop_fdpe_C_Q)         0.518     5.628 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/Q
                         net (fo=16, routed)          1.012     6.640    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg_n_0_[0]
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.764 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_2/O
                         net (fo=1, routed)           0.000     6.764    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3]_i_2_n_0
    SLICE_X32Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.447     9.810    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X32Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X32Y7          FDCE (Setup_fdce_C_D)        0.034    10.083    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.642ns (44.590%)  route 0.798ns (55.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 9.810 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X30Y5          FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDPE (Prop_fdpe_C_Q)         0.518     5.628 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/Q
                         net (fo=16, routed)          0.798     6.426    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg_n_0_[0]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[1]_i_1/O
                         net (fo=1, routed)           0.000     6.550    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[1]_i_1_n_0
    SLICE_X32Y7          FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.447     9.810    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X32Y7          FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X32Y7          FDPE (Setup_fdpe_C_D)        0.032    10.081    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.610ns (41.544%)  route 0.858ns (58.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 9.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X32Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/Q
                         net (fo=2, routed)           0.858     6.424    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir[2]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.154     6.578 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]_i_1/O
                         net (fo=1, routed)           0.000     6.578    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]_i_1_n_0
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.448     9.811    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.088    
                         clock uncertainty           -0.035    10.053    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)        0.078    10.131    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         10.131    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (jtag_clk fall@5.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.966%)  route 0.682ns (54.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 9.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X32Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/Q
                         net (fo=2, routed)           0.682     6.248    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir[0]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[0]_i_1/O
                         net (fo=1, routed)           0.000     6.372    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[0]_i_1_n_0
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  TCK (IN)
                         net (fo=0)                   0.000     5.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410     6.410 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.363 f  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.448     9.811    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X33Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.088    
                         clock uncertainty           -0.035    10.053    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)        0.034    10.087    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             236.463ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (jtag_clk rise@250.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        13.249ns  (logic 1.560ns (11.774%)  route 11.689ns (88.226%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 254.804 - 250.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.567     5.110    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X36Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.456     5.566 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]/Q
                         net (fo=44, routed)          1.414     6.980    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[8]_0[1]
    SLICE_X39Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.104 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/wr_reg_i_10/O
                         net (fo=1, routed)           0.828     7.931    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/wr_reg_i_10_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.055 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/wr_reg_i_5/O
                         net (fo=7, routed)           0.907     8.963    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/bit_count_reg[2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FSM_sequential_module_state[0]_i_4__0/O
                         net (fo=2, routed)           1.264    10.351    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FSM_sequential_module_state[0]_i_4__0_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.475 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/word_count[0]_i_6/O
                         net (fo=3, routed)           1.010    11.485    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/word_count[0]_i_6_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.152    11.637 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/operation[3]_i_2/O
                         net (fo=4, routed)           1.012    12.650    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/operation[3]_i_2_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.332    12.982 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           1.593    14.574    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          3.661    18.359    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X44Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.441   254.804    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X44Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]/C
                         clock pessimism              0.259   255.063    
                         clock uncertainty           -0.035   255.028    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205   254.823    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]
  -------------------------------------------------------------------
                         required time                        254.823    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                236.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.584%)  route 0.267ns (65.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.467    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X35Y10         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[2]/Q
                         net (fo=3, routed)           0.267     1.874    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/address_counter_reg[2]
    SLICE_X40Y12         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.831     1.980    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[31]_1
    SLICE_X40Y12         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]/C
                         clock pessimism             -0.249     1.731    
    SLICE_X40Y12         FDCE (Hold_fdce_C_D)         0.070     1.801    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.178%)  route 0.301ns (61.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.563     1.468    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X35Y8          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/Q
                         net (fo=4, routed)           0.301     1.910    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[0]_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.955 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.955    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_74
    SLICE_X38Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X38Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]/C
                         clock pessimism             -0.249     1.729    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.121     1.850    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.465    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[23]/Q
                         net (fo=1, routed)           0.054     1.660    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg_reg[23]
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.705    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_51
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     1.977    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X42Y16         FDCE (Hold_fdce_C_D)         0.121     1.599    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.231ns (43.929%)  route 0.295ns (56.071%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.564     1.469    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X37Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[0]/Q
                         net (fo=80, routed)          0.241     1.851    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state[0]
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state[1]_i_2__0/O
                         net (fo=1, routed)           0.054     1.950    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FSM_sequential_module_state_reg[1]_3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.995 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FSM_sequential_module_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_next_state__0[1]
    SLICE_X34Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.982    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X34Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[1]/C
                         clock pessimism             -0.249     1.733    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.121     1.854    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.465    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[22]/Q
                         net (fo=1, routed)           0.091     1.697    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg_reg[22]
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.742 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.742    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_52
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     1.977    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X42Y16         FDCE (Hold_fdce_C_D)         0.121     1.599    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.345%)  route 0.296ns (58.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.563     1.468    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X34Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[2]/Q
                         net (fo=75, routed)          0.296     1.928    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state[2]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.045     1.973 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.973    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_next_state__0[3]
    SLICE_X37Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.834     1.983    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X37Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[3]/C
                         clock pessimism             -0.249     1.734    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.091     1.825    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FSM_sequential_module_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.321%)  route 0.308ns (57.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.564     1.469    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/stall_reg_reg[0]
    SLICE_X39Y9          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[63]/Q
                         net (fo=18, routed)          0.308     1.905    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[23]_0[30]
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.098     2.003 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.003    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg[30]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.831     1.980    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[31]_1
    SLICE_X34Y10         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/C
                         clock pessimism             -0.249     1.731    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     1.851    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.565     1.470    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X31Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[2]/Q
                         net (fo=2, routed)           0.099     1.710    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg_n_0_[2]
    SLICE_X30Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.755 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.755    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state[3]_i_1_n_0
    SLICE_X30Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.834     1.983    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]_0
    SLICE_X30Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X30Y5          FDCE (Hold_fdce_C_D)         0.120     1.603    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.935%)  route 0.332ns (64.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.565     1.470    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X36Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]/Q
                         net (fo=44, routed)          0.332     1.942    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[8]_0[1]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.987    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg[26]_i_1_n_0
    SLICE_X35Y9          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.981    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[31]_1
    SLICE_X35Y9          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/C
                         clock pessimism             -0.249     1.732    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.092     1.824    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.653%)  route 0.137ns (49.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.565     1.470    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/stall_reg_reg[0]
    SLICE_X43Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[19]/Q
                         net (fo=3, routed)           0.137     1.748    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_n_0_[19]
    SLICE_X45Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.836     1.985    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/stall_reg_reg[0]
    SLICE_X45Y5          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X45Y5          FDCE (Hold_fdce_C_D)         0.075     1.582    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         250.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         250.000     247.845    BUFGCTRL_X0Y17  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         250.000     249.000    SLICE_X30Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X32Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         250.000     249.000    SLICE_X31Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y7     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y7     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X30Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y5     pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_onehot_TAP_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         25.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         20.000      18.000     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         20.000      18.000     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.606ns (8.825%)  route 6.261ns (91.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.252ns
    Computed max time borrow:         30.998ns
    Time borrowed from endpoint:      6.975ns
    Time given to startpoint:         6.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/Q
                         net (fo=32, routed)          4.454     4.064    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[30]
    SLICE_X61Y88         LUT3 (Prop_lut3_I1_O)        0.150     4.214 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]_i_1/O
                         net (fo=1, routed)           1.807     6.021    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]_i_1_n_0
    SLICE_X44Y57         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.434    -1.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X44Y57         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/G
                         clock pessimism              0.564    -0.954    
                         time borrowed                6.975     6.021    
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.580ns (8.824%)  route 5.993ns (91.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.041ns
    Computed max time borrow:         31.209ns
    Time borrowed from endpoint:      6.688ns
    Time given to startpoint:         6.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.622    -0.845    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/Q
                         net (fo=32, routed)          4.898     4.509    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[26]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.124     4.633 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]_i_1/O
                         net (fo=1, routed)           1.095     5.728    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]_i_1_n_0
    SLICE_X52Y70         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.428    -1.524    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X52Y70         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/G
                         clock pessimism              0.564    -0.960    
                         time borrowed                6.688     5.728    
  -------------------------------------------------------------------
                         required time                          5.728    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.609ns (9.299%)  route 5.940ns (90.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.231ns
    Computed max time borrow:         31.019ns
    Time borrowed from endpoint:      6.668ns
    Time given to startpoint:         6.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[30]/Q
                         net (fo=32, routed)          5.606     5.216    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.153     5.369 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]_i_1/O
                         net (fo=1, routed)           0.334     5.703    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]_i_1_n_0
    SLICE_X46Y71         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.423    -1.529    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X46Y71         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/G
                         clock pessimism              0.564    -0.965    
                         time borrowed                6.668     5.703    
  -------------------------------------------------------------------
                         required time                          5.703    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.610ns (9.476%)  route 5.827ns (90.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.273ns
    Computed max time borrow:         30.977ns
    Time borrowed from endpoint:      6.562ns
    Time given to startpoint:         6.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/Q
                         net (fo=32, routed)          5.320     4.930    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[29]
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.154     5.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]_i_1/O
                         net (fo=1, routed)           0.507     5.591    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]_i_1_n_0
    SLICE_X40Y75         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.417    -1.535    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X40Y75         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/G
                         clock pessimism              0.564    -0.971    
                         time borrowed                6.562     5.591    
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.580ns (8.917%)  route 5.924ns (91.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.056ns
    Computed max time borrow:         31.194ns
    Time borrowed from endpoint:      6.552ns
    Time given to startpoint:         6.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.622    -0.845    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/Q
                         net (fo=32, routed)          5.395     5.006    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[26]
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.124     5.130 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]_i_1/O
                         net (fo=1, routed)           0.529     5.659    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]_i_1_n_0
    SLICE_X62Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.495    -1.457    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X62Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/G
                         clock pessimism              0.564    -0.893    
                         time borrowed                6.552     5.659    
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.670ns (10.427%)  route 5.756ns (89.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.278ns
    Computed max time borrow:         30.972ns
    Time borrowed from endpoint:      6.402ns
    Time given to startpoint:         6.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.555    -0.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X56Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.394 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/Q
                         net (fo=32, routed)          5.040     4.646    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[20]
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]_i_1/O
                         net (fo=1, routed)           0.716     5.514    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]_i_1_n_0
    SLICE_X58Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.500    -1.452    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/G
                         clock pessimism              0.564    -0.888    
                         time borrowed                6.402     5.514    
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.668ns (10.556%)  route 5.660ns (89.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.249ns
    Computed max time borrow:         31.001ns
    Time borrowed from endpoint:      6.380ns
    Time given to startpoint:         6.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.555    -0.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X56Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.394 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/Q
                         net (fo=32, routed)          5.046     4.652    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[20]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.802 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]_i_1/O
                         net (fo=1, routed)           0.614     5.416    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]_i_1_n_0
    SLICE_X47Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.424    -1.528    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X47Y80         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/G
                         clock pessimism              0.564    -0.964    
                         time borrowed                6.380     5.416    
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 0.608ns (9.834%)  route 5.575ns (90.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.248ns
    Computed max time borrow:         31.002ns
    Time borrowed from endpoint:      6.303ns
    Time given to startpoint:         6.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.621    -0.846    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/Q
                         net (fo=32, routed)          4.947     4.557    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[29]
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.152     4.709 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]_i_1/O
                         net (fo=1, routed)           0.628     5.337    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]_i_1_n_0
    SLICE_X42Y78         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.422    -1.530    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X42Y78         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/G
                         clock pessimism              0.564    -0.966    
                         time borrowed                6.303     5.337    
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.670ns (10.725%)  route 5.577ns (89.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.252ns
    Computed max time borrow:         30.998ns
    Time borrowed from endpoint:      6.293ns
    Time given to startpoint:         6.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.555    -0.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X56Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.394 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[20]/Q
                         net (fo=32, routed)          5.006     4.612    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[20]
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.764 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]_i_1/O
                         net (fo=1, routed)           0.572     5.335    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]_i_1_n_0
    SLICE_X45Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.430    -1.522    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X45Y85         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/G
                         clock pessimism              0.564    -0.958    
                         time borrowed                6.293     5.335    
  -------------------------------------------------------------------
                         required time                          5.335    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.580ns (9.277%)  route 5.672ns (90.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Time Borrowing:         
    Nominal pulse width:              31.250ns
    Library setup time:              -0.041ns
    Computed max time borrow:         31.209ns
    Time borrowed from endpoint:      6.292ns
    Time given to startpoint:         6.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.622    -0.845    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/Q
                         net (fo=32, routed)          5.342     4.953    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg_n_0_[26]
    SLICE_X60Y88         LUT3 (Prop_lut3_I1_O)        0.124     5.077 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]_i_1/O
                         net (fo=1, routed)           0.330     5.407    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]_i_1_n_0
    SLICE_X60Y89         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    -1.449    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X60Y89         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/G
                         clock pessimism              0.564    -0.885    
                         time borrowed                6.292     5.407    
  -------------------------------------------------------------------
                         required time                          5.407    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X36Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/Q
                         net (fo=3, routed)           0.066    -0.385    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[23]
    SLICE_X37Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.833    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.091    -0.488    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.030 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[0]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.185    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/Q
                         net (fo=1, routed)           0.056    -0.367    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.831    -0.824    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.237    -0.587    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.060    -0.527    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.752%)  route 0.334ns (64.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.566    -0.581    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/clk_out1
    SLICE_X31Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/Q
                         net (fo=3, routed)           0.334    -0.106    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start[0]_383[12]
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.061 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/instr_addr_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]_2[12]
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.833    -0.822    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/clk_out1
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.091    -0.223    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/Q
                         net (fo=3, routed)           0.110    -0.341    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[12]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.296 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.120    -0.459    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.567    -0.580    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/clk_out1
    SLICE_X11Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/Q
                         net (fo=1, routed)           0.110    -0.329    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/PE
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/clk_out1
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/C
                         clock pessimism              0.254    -0.563    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.070    -0.493    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.840%)  route 0.115ns (38.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.336    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[6]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.121    -0.458    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.551    -0.596    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X28Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/Q
                         net (fo=1, routed)           0.087    -0.368    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2]_361[10]
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q[1][10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.323    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/pending_int[10]
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.819    -0.836    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X29Y80         FDCE (Hold_fdce_C_D)         0.092    -0.491    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.017 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.017    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[2]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.185    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.591    -0.556    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                         net (fo=2, routed)           0.067    -0.325    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/ack_out
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.861    -0.793    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.060    -0.496    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clk_gen_u/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB18_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB18_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X1Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X1Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y6      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y7      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y7      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X1Y8      pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y49     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X55Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X55Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X55Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X55Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X53Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X53Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X28Y37     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X51Y21     pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X28Y37     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X46Y30     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X35Y43     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y49     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X28Y39     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y45     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y44     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X30Y46     pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_gen_u/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y18   clk_gen_u/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_gen_u/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         4354  Failing Endpoints,  Worst Slack      -30.938ns,  Total Violation   -20492.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.938ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.161ns  (logic 2.695ns (22.161%)  route 9.466ns (77.839%))
  Logic Levels:           9  (CARRY4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 73.530 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    98.384 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.581    99.965    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.302   100.267 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7/O
                         net (fo=1, routed)           0.940   101.207    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.124   101.331 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_4/O
                         net (fo=1, routed)           0.624   101.955    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.124   102.079 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[2]_i_2/O
                         net (fo=2, routed)           0.611   102.689    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[0]
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.124   102.813 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_15/O
                         net (fo=9, routed)           1.486   104.299    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y8          RAMB18E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.482    73.530    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.485    74.015    
                         clock uncertainty           -0.087    73.928    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    73.362    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         73.362    
                         arrival time                        -104.299    
  -------------------------------------------------------------------
                         slack                                -30.938    

Slack (VIOLATED) :        -30.932ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.171ns  (logic 3.236ns (26.588%)  route 8.935ns (73.412%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 73.546 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.354 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.354    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.468 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.468    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.582 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[11]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    98.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.950    99.754    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[11]
    SLICE_X15Y46         LUT6 (Prop_lut6_I3_O)        0.299   100.053 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[12]_i_8/O
                         net (fo=1, routed)           0.405   100.457    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[12]_i_8_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.124   100.581 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[12]_i_5/O
                         net (fo=1, routed)           0.303   100.884    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[12]_i_5_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I5_O)        0.124   101.008 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[12]_i_3/O
                         net (fo=1, routed)           0.295   101.303    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[12]_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.124   101.427 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[12]_i_2/O
                         net (fo=2, routed)           1.395   102.823    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[10]
    SLICE_X47Y28         LUT5 (Prop_lut5_I3_O)        0.124   102.947 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_5/O
                         net (fo=8, routed)           1.362   104.309    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.498    73.546    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.031    
                         clock uncertainty           -0.087    73.944    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    73.378    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.378    
                         arrival time                        -104.309    
  -------------------------------------------------------------------
                         slack                                -30.932    

Slack (VIOLATED) :        -30.901ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.140ns  (logic 2.695ns (22.200%)  route 9.445ns (77.800%))
  Logic Levels:           9  (CARRY4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 73.546 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    98.384 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.581    99.965    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.302   100.267 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7/O
                         net (fo=1, routed)           0.940   101.207    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.124   101.331 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_4/O
                         net (fo=1, routed)           0.624   101.955    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.124   102.079 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[2]_i_2/O
                         net (fo=2, routed)           0.611   102.689    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[0]
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.124   102.813 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_15/O
                         net (fo=9, routed)           1.465   104.278    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.498    73.546    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.031    
                         clock uncertainty           -0.087    73.944    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    73.378    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.378    
                         arrival time                        -104.278    
  -------------------------------------------------------------------
                         slack                                -30.901    

Slack (VIOLATED) :        -30.898ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.137ns  (logic 3.000ns (24.718%)  route 9.137ns (75.282%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 73.546 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.354 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.354    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.688 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.700    99.388    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[4]
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.303    99.691 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[5]_i_8/O
                         net (fo=1, routed)           1.089   100.779    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[5]_i_8_n_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I2_O)        0.124   100.903 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[5]_i_4/O
                         net (fo=1, routed)           0.536   101.440    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5]
    SLICE_X13Y41         LUT5 (Prop_lut5_I2_O)        0.124   101.564 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[5]_i_2/O
                         net (fo=2, routed)           0.968   102.532    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[3]
    SLICE_X29Y32         LUT5 (Prop_lut5_I3_O)        0.124   102.656 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_12/O
                         net (fo=9, routed)           1.620   104.275    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.498    73.546    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.031    
                         clock uncertainty           -0.087    73.944    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    73.378    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.378    
                         arrival time                        -104.275    
  -------------------------------------------------------------------
                         slack                                -30.898    

Slack (VIOLATED) :        -30.875ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.099ns  (logic 3.442ns (28.449%)  route 8.657ns (71.551%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 73.530 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.354 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.354    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.468 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.468    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    98.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.723    99.413    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[7]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.293    99.706 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_8/O
                         net (fo=1, routed)           0.597   100.302    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_8_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.326   100.628 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_7/O
                         net (fo=1, routed)           0.151   100.780    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124   100.904 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_5/O
                         net (fo=1, routed)           0.817   101.720    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_2_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.124   101.844 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_4/O
                         net (fo=1, routed)           0.315   102.159    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_4_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.124   102.283 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_2/O
                         net (fo=2, routed)           0.294   102.578    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[6]
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124   102.702 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_9/O
                         net (fo=9, routed)           1.536   104.237    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y8          RAMB18E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.482    73.530    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.485    74.015    
                         clock uncertainty           -0.087    73.928    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    73.362    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         73.362    
                         arrival time                        -104.237    
  -------------------------------------------------------------------
                         slack                                -30.875    

Slack (VIOLATED) :        -30.833ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.070ns  (logic 2.695ns (22.327%)  route 9.375ns (77.673%))
  Logic Levels:           9  (CARRY4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 73.544 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    98.384 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.581    99.965    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.302   100.267 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7/O
                         net (fo=1, routed)           0.940   101.207    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.124   101.331 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_4/O
                         net (fo=1, routed)           0.624   101.955    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.124   102.079 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[2]_i_2/O
                         net (fo=2, routed)           0.611   102.689    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[0]
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.124   102.813 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_15/O
                         net (fo=9, routed)           1.396   104.209    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y7          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.496    73.544    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.029    
                         clock uncertainty           -0.087    73.942    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    73.376    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.376    
                         arrival time                        -104.209    
  -------------------------------------------------------------------
                         slack                                -30.833    

Slack (VIOLATED) :        -30.832ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.071ns  (logic 3.442ns (28.515%)  route 8.629ns (71.485%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 73.546 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.354 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.354    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.468 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.468    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    98.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.723    99.413    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[7]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.293    99.706 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_8/O
                         net (fo=1, routed)           0.597   100.302    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_8_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.326   100.628 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_7/O
                         net (fo=1, routed)           0.151   100.780    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124   100.904 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[8]_i_5/O
                         net (fo=1, routed)           0.817   101.720    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_2_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.124   101.844 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_4/O
                         net (fo=1, routed)           0.315   102.159    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_4_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.124   102.283 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[8]_i_2/O
                         net (fo=2, routed)           0.294   102.578    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[6]
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124   102.702 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_9/O
                         net (fo=9, routed)           1.508   104.209    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.498    73.546    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.031    
                         clock uncertainty           -0.087    73.944    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    73.378    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.378    
                         arrival time                        -104.209    
  -------------------------------------------------------------------
                         slack                                -30.832    

Slack (VIOLATED) :        -30.801ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.038ns  (logic 3.000ns (24.920%)  route 9.038ns (75.080%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 73.544 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.354 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.354    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.688 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.700    99.388    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[4]
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.303    99.691 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[5]_i_8/O
                         net (fo=1, routed)           1.089   100.779    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[5]_i_8_n_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I2_O)        0.124   100.903 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[5]_i_4/O
                         net (fo=1, routed)           0.536   101.440    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5]
    SLICE_X13Y41         LUT5 (Prop_lut5_I2_O)        0.124   101.564 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[5]_i_2/O
                         net (fo=2, routed)           0.968   102.532    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[3]
    SLICE_X29Y32         LUT5 (Prop_lut5_I3_O)        0.124   102.656 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_12/O
                         net (fo=9, routed)           1.521   104.177    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y7          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.496    73.544    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.029    
                         clock uncertainty           -0.087    73.942    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    73.376    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.376    
                         arrival time                        -104.177    
  -------------------------------------------------------------------
                         slack                                -30.801    

Slack (VIOLATED) :        -30.792ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.025ns  (logic 2.695ns (22.411%)  route 9.330ns (77.589%))
  Logic Levels:           9  (CARRY4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 73.540 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    98.384 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.581    99.965    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.302   100.267 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7/O
                         net (fo=1, routed)           0.940   101.207    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.124   101.331 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_4/O
                         net (fo=1, routed)           0.624   101.955    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.124   102.079 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[2]_i_2/O
                         net (fo=2, routed)           0.611   102.689    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[0]
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.124   102.813 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_15/O
                         net (fo=9, routed)           1.350   104.164    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y6          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.492    73.540    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.485    74.025    
                         clock uncertainty           -0.087    73.938    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    73.372    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         73.372    
                         arrival time                        -104.164    
  -------------------------------------------------------------------
                         slack                                -30.792    

Slack (VIOLATED) :        -30.786ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        12.484ns  (logic 2.695ns (21.588%)  route 9.789ns (78.412%))
  Logic Levels:           9  (CARRY4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 73.497 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 61.586 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.553    61.586    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X49Y88         LDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    30.552    92.138    
    SLICE_X49Y88                                      0.000    92.138 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D
    SLICE_X49Y88         LDCE (DToQ_ldce_D_Q)         0.677    92.815 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/Q
                         net (fo=3, routed)           1.093    93.909    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg_n_0_[7][1]
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    94.033 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31/O
                         net (fo=1, routed)           0.000    94.033    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_31_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    94.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15/O
                         net (fo=1, routed)           1.889    96.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o_reg[1]_i_15_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299    96.438 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_6/O
                         net (fo=3, routed)           1.242    97.680    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/regfile_data_ra_id[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    97.804 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9/O
                         net (fo=1, routed)           0.000    97.804    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o[3]_i_9_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    98.384 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/alu_operand_c_ex_o_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.581    99.965    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_target_id[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.302   100.267 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7/O
                         net (fo=1, routed)           0.940   101.207    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_7_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.124   101.331 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[2]_i_4/O
                         net (fo=1, routed)           0.624   101.955    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.124   102.079 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[2]_i_2/O
                         net (fo=2, routed)           0.611   102.689    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/core_instr_addr[0]
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.124   102.813 r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_15/O
                         net (fo=9, routed)           1.809   104.622    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/instr_mem_addr[0]
    SLICE_X54Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.448    73.497    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/clk_out1
    SLICE_X54Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]/C
                         clock pessimism              0.485    73.981    
                         clock uncertainty           -0.087    73.894    
    SLICE_X54Y16         FDCE (Setup_fdce_C_D)       -0.058    73.836    pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         73.836    
                         arrival time                        -104.622    
  -------------------------------------------------------------------
                         slack                                -30.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X36Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/Q
                         net (fo=3, routed)           0.066    -0.385    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[23]
    SLICE_X37Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.833    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.091    -0.401    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.030 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[0]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.087    -0.232    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.098    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/Q
                         net (fo=1, routed)           0.056    -0.367    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.831    -0.824    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.087    -0.500    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.060    -0.440    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.752%)  route 0.334ns (64.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.566    -0.581    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/clk_out1
    SLICE_X31Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/Q
                         net (fo=3, routed)           0.334    -0.106    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start[0]_383[12]
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.061 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/instr_addr_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]_2[12]
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.833    -0.822    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/clk_out1
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.087    -0.227    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.091    -0.136    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/Q
                         net (fo=3, routed)           0.110    -0.341    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[12]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.296 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.120    -0.372    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.567    -0.580    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/clk_out1
    SLICE_X11Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/Q
                         net (fo=1, routed)           0.110    -0.329    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/PE
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/clk_out1
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/C
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.087    -0.476    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.070    -0.406    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.840%)  route 0.115ns (38.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.336    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[6]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.121    -0.371    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.551    -0.596    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X28Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/Q
                         net (fo=1, routed)           0.087    -0.368    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2]_361[10]
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q[1][10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.323    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/pending_int[10]
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.819    -0.836    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.087    -0.496    
    SLICE_X29Y80         FDCE (Hold_fdce_C_D)         0.092    -0.404    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.017 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.017    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[2]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.087    -0.232    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.098    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.591    -0.556    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                         net (fo=2, routed)           0.067    -0.325    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/ack_out
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.861    -0.793    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.087    -0.469    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.060    -0.409    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        14.404ns  (logic 0.642ns (4.457%)  route 13.762ns (95.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 224.091 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   224.091    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518   224.609 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/Q
                         net (fo=1, routed)          13.762   238.371    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[1]
    SLICE_X38Y14         LUT5 (Prop_lut5_I2_O)        0.124   238.495 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   238.495    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_73
    SLICE_X38Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X38Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X38Y14         FDCE (Setup_fdce_C_D)        0.077   254.697    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        254.697    
                         arrival time                        -238.495    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        14.341ns  (logic 0.580ns (4.044%)  route 13.761ns (95.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 254.807 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 224.090 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.557   224.090    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X41Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456   224.546 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/Q
                         net (fo=1, routed)          13.761   238.307    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[15]
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124   238.431 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   238.431    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_59
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.444   254.807    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]/C
                         clock pessimism              0.000   254.807    
                         clock uncertainty           -0.186   254.621    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.029   254.650    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        254.650    
                         arrival time                        -238.432    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.309ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        14.254ns  (logic 0.580ns (4.069%)  route 13.674ns (95.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 254.808 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 224.089 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.556   224.089    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X39Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456   224.545 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/Q
                         net (fo=1, routed)          13.674   238.220    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[5]
    SLICE_X40Y14         LUT5 (Prop_lut5_I2_O)        0.124   238.344 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   238.344    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_69
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.445   254.808    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/C
                         clock pessimism              0.000   254.808    
                         clock uncertainty           -0.186   254.622    
    SLICE_X40Y14         FDCE (Setup_fdce_C_D)        0.031   254.653    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        254.653    
                         arrival time                        -238.344    
  -------------------------------------------------------------------
                         slack                                 16.309    

Slack (MET) :             16.454ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        14.153ns  (logic 0.580ns (4.098%)  route 13.573ns (95.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 224.092 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.559   224.092    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X43Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456   224.548 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/Q
                         net (fo=1, routed)          13.573   238.121    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[24]
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124   238.245 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000   238.245    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_50
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X42Y16         FDCE (Setup_fdce_C_D)        0.079   254.699    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        254.699    
                         arrival time                        -238.245    
  -------------------------------------------------------------------
                         slack                                 16.454    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        14.067ns  (logic 0.580ns (4.123%)  route 13.487ns (95.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 224.091 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   224.091    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X37Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.456   224.547 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/Q
                         net (fo=1, routed)          13.487   238.035    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[2]
    SLICE_X39Y14         LUT5 (Prop_lut5_I2_O)        0.124   238.159 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   238.159    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_72
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.031   254.651    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        254.651    
                         arrival time                        -238.159    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.662ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        13.898ns  (logic 0.580ns (4.173%)  route 13.318ns (95.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 224.091 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   224.091    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X39Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.456   224.547 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/Q
                         net (fo=1, routed)          13.318   237.865    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[4]
    SLICE_X39Y14         LUT5 (Prop_lut5_I2_O)        0.124   237.989 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   237.989    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_70
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.031   254.651    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        254.651    
                         arrival time                        -237.989    
  -------------------------------------------------------------------
                         slack                                 16.662    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        13.651ns  (logic 0.580ns (4.249%)  route 13.071ns (95.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 254.807 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 224.092 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.559   224.092    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X43Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456   224.548 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/Q
                         net (fo=1, routed)          13.071   237.619    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[8]
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124   237.743 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000   237.743    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_66
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.444   254.807    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]/C
                         clock pessimism              0.000   254.807    
                         clock uncertainty           -0.186   254.621    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.032   254.653    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        254.653    
                         arrival time                        -237.743    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.981ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        13.627ns  (logic 0.580ns (4.256%)  route 13.047ns (95.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 224.089 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.556   224.089    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X39Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456   224.545 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/Q
                         net (fo=1, routed)          13.047   237.593    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[21]
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124   237.717 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000   237.717    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_53
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X42Y16         FDCE (Setup_fdce_C_D)        0.077   254.697    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        254.697    
                         arrival time                        -237.717    
  -------------------------------------------------------------------
                         slack                                 16.981    

Slack (MET) :             17.001ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        13.557ns  (logic 0.580ns (4.278%)  route 12.977ns (95.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 224.091 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   224.091    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X37Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.456   224.547 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/Q
                         net (fo=1, routed)          12.977   237.524    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[3]
    SLICE_X39Y14         LUT5 (Prop_lut5_I2_O)        0.124   237.648 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   237.648    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_71
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.029   254.649    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        254.649    
                         arrival time                        -237.648    
  -------------------------------------------------------------------
                         slack                                 17.001    

Slack (MET) :             17.293ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0 rise@225.000ns)
  Data Path Delay:        13.265ns  (logic 0.580ns (4.372%)  route 12.685ns (95.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 224.090 - 225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000   225.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   226.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   227.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   220.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   222.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   222.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.557   224.090    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X41Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456   224.546 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/Q
                         net (fo=1, routed)          12.685   237.232    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[20]
    SLICE_X44Y17         LUT5 (Prop_lut5_I2_O)        0.124   237.356 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   237.356    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_54
    SLICE_X44Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X44Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.186   254.620    
    SLICE_X44Y17         FDCE (Setup_fdce_C_D)        0.029   254.649    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        254.649    
                         arrival time                        -237.356    
  -------------------------------------------------------------------
                         slack                                 17.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.667ns (9.259%)  route 6.537ns (90.741%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.439    -1.512    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.367    -1.145 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           2.626     1.480    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.100     1.580 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           2.010     3.591    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.100     3.691 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           1.901     5.592    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I2_O)        0.100     5.692 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[0]_i_1/O
                         net (fo=1, routed)           0.000     5.692    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_183
    SLICE_X35Y8          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.565     5.108    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X35Y8          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/C
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.186     5.294    
    SLICE_X35Y8          FDCE (Hold_fdce_C_D)         0.270     5.564    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.564    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.518ns (7.141%)  route 6.736ns (92.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.442    -1.509    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.418    -1.091 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/Q
                         net (fo=1, routed)           6.736     5.645    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[27]
    SLICE_X39Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.745 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     5.745    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_47
    SLICE_X39Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.559     5.102    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/C
                         clock pessimism              0.000     5.102    
                         clock uncertainty            0.186     5.288    
    SLICE_X39Y16         FDCE (Hold_fdce_C_D)         0.270     5.558    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.558    
                         arrival time                           5.745    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 0.467ns (6.313%)  route 6.931ns (93.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.104ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.442    -1.509    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X43Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.367    -1.142 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/Q
                         net (fo=1, routed)           6.931     5.789    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[16]
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.100     5.889 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     5.889    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_58
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.561     5.104    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]/C
                         clock pessimism              0.000     5.104    
                         clock uncertainty            0.186     5.290    
    SLICE_X43Y15         FDCE (Hold_fdce_C_D)         0.270     5.560    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.560    
                         arrival time                           5.889    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 0.385ns (5.114%)  route 7.144ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        6.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.455    -1.496    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/clk_out1
    SLICE_X50Y3          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.385    -1.111 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/Q
                         net (fo=2, routed)           7.144     6.033    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync
    SLICE_X49Y3          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.572     5.115    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg_0
    SLICE_X49Y3          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/C
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.186     5.301    
    SLICE_X49Y3          FDCE (Hold_fdce_C_D)         0.053     5.354    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg
  -------------------------------------------------------------------
                         required time                         -5.354    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 0.518ns (6.522%)  route 7.425ns (93.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.442    -1.509    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.418    -1.091 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/Q
                         net (fo=1, routed)           7.425     6.334    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[19]
    SLICE_X40Y14         LUT5 (Prop_lut5_I2_O)        0.100     6.434 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     6.434    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_55
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.563     5.106    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]/C
                         clock pessimism              0.000     5.106    
                         clock uncertainty            0.186     5.292    
    SLICE_X40Y14         FDCE (Hold_fdce_C_D)         0.270     5.562    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           6.434    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 0.627ns (7.834%)  route 7.377ns (92.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.440    -1.511    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.385    -1.126 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/Q
                         net (fo=1, routed)           7.377     6.251    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[31]
    SLICE_X45Y17         LUT5 (Prop_lut5_I2_O)        0.242     6.493 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     6.493    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_43
    SLICE_X45Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.560     5.103    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X45Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]/C
                         clock pessimism              0.000     5.103    
                         clock uncertainty            0.186     5.289    
    SLICE_X45Y17         FDCE (Hold_fdce_C_D)         0.269     5.558    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.558    
                         arrival time                           6.493    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.276ns (7.000%)  route 3.667ns (93.000%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.943     3.354    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X38Y11         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.981    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X38Y11         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.186     2.167    
    SLICE_X38Y11         FDCE (Hold_fdce_C_CE)       -0.016     2.151    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.276ns (6.986%)  route 3.674ns (93.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.951     3.361    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.186     2.164    
    SLICE_X39Y13         FDCE (Hold_fdce_C_CE)       -0.039     2.125    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.276ns (6.986%)  route 3.674ns (93.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.951     3.361    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.186     2.164    
    SLICE_X39Y13         FDCE (Hold_fdce_C_CE)       -0.039     2.125    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.276ns (6.937%)  route 3.703ns (93.063%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.979     3.390    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X37Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X37Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.186     2.164    
    SLICE_X37Y14         FDCE (Hold_fdce_C_CE)       -0.039     2.125    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.265    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack       53.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.705ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        14.404ns  (logic 0.642ns (4.457%)  route 13.762ns (95.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 186.591 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   186.591    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518   187.109 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/Q
                         net (fo=1, routed)          13.762   200.871    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[1]
    SLICE_X38Y14         LUT5 (Prop_lut5_I2_O)        0.124   200.995 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   200.995    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_73
    SLICE_X38Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X38Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X38Y14         FDCE (Setup_fdce_C_D)        0.077   254.700    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        254.700    
                         arrival time                        -200.995    
  -------------------------------------------------------------------
                         slack                                 53.705    

Slack (MET) :             53.721ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        14.341ns  (logic 0.580ns (4.044%)  route 13.761ns (95.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 254.807 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 186.590 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.557   186.590    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X41Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456   187.046 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/Q
                         net (fo=1, routed)          13.761   200.807    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[15]
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124   200.931 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   200.931    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_59
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.444   254.807    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]/C
                         clock pessimism              0.000   254.807    
                         clock uncertainty           -0.183   254.624    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.029   254.653    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        254.653    
                         arrival time                        -200.931    
  -------------------------------------------------------------------
                         slack                                 53.721    

Slack (MET) :             53.812ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        14.254ns  (logic 0.580ns (4.069%)  route 13.674ns (95.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 254.808 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 186.589 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.556   186.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X39Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456   187.045 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/Q
                         net (fo=1, routed)          13.674   200.720    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[5]
    SLICE_X40Y14         LUT5 (Prop_lut5_I2_O)        0.124   200.844 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   200.844    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_69
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.445   254.808    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/C
                         clock pessimism              0.000   254.808    
                         clock uncertainty           -0.183   254.625    
    SLICE_X40Y14         FDCE (Setup_fdce_C_D)        0.031   254.656    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        254.656    
                         arrival time                        -200.844    
  -------------------------------------------------------------------
                         slack                                 53.812    

Slack (MET) :             53.957ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        14.153ns  (logic 0.580ns (4.098%)  route 13.573ns (95.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 186.592 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.559   186.592    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X43Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456   187.048 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/Q
                         net (fo=1, routed)          13.573   200.621    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[24]
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124   200.745 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000   200.745    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_50
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X42Y16         FDCE (Setup_fdce_C_D)        0.079   254.702    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        254.702    
                         arrival time                        -200.745    
  -------------------------------------------------------------------
                         slack                                 53.957    

Slack (MET) :             53.995ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        14.067ns  (logic 0.580ns (4.123%)  route 13.487ns (95.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 186.591 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   186.591    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X37Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.456   187.047 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/Q
                         net (fo=1, routed)          13.487   200.535    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[2]
    SLICE_X39Y14         LUT5 (Prop_lut5_I2_O)        0.124   200.659 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   200.659    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_72
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.031   254.654    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        254.654    
                         arrival time                        -200.659    
  -------------------------------------------------------------------
                         slack                                 53.995    

Slack (MET) :             54.165ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        13.898ns  (logic 0.580ns (4.173%)  route 13.318ns (95.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 186.591 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   186.591    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X39Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.456   187.047 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/Q
                         net (fo=1, routed)          13.318   200.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[4]
    SLICE_X39Y14         LUT5 (Prop_lut5_I2_O)        0.124   200.489 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   200.489    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_70
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.031   254.654    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        254.654    
                         arrival time                        -200.489    
  -------------------------------------------------------------------
                         slack                                 54.165    

Slack (MET) :             54.413ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        13.651ns  (logic 0.580ns (4.249%)  route 13.071ns (95.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 254.807 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 186.592 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.559   186.592    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X43Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456   187.048 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/Q
                         net (fo=1, routed)          13.071   200.119    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[8]
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124   200.243 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000   200.243    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_66
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.444   254.807    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]/C
                         clock pessimism              0.000   254.807    
                         clock uncertainty           -0.183   254.624    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.032   254.656    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        254.656    
                         arrival time                        -200.243    
  -------------------------------------------------------------------
                         slack                                 54.413    

Slack (MET) :             54.483ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        13.627ns  (logic 0.580ns (4.256%)  route 13.047ns (95.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 186.589 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.556   186.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X39Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456   187.045 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/Q
                         net (fo=1, routed)          13.047   200.093    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[21]
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124   200.217 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000   200.217    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_53
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X42Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X42Y16         FDCE (Setup_fdce_C_D)        0.077   254.700    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        254.700    
                         arrival time                        -200.217    
  -------------------------------------------------------------------
                         slack                                 54.483    

Slack (MET) :             54.504ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        13.557ns  (logic 0.580ns (4.278%)  route 12.977ns (95.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 186.591 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.558   186.591    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X37Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.456   187.047 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/Q
                         net (fo=1, routed)          12.977   200.024    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[3]
    SLICE_X39Y14         LUT5 (Prop_lut5_I2_O)        0.124   200.148 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   200.148    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_71
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.029   254.652    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        254.652    
                         arrival time                        -200.148    
  -------------------------------------------------------------------
                         slack                                 54.504    

Slack (MET) :             54.796ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (jtag_clk rise@250.000ns - clk_out1_clk_wiz_0_1 rise@187.500ns)
  Data Path Delay:        13.265ns  (logic 0.580ns (4.372%)  route 12.685ns (95.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 254.806 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 186.590 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    187.500   187.500 r  
    E3                                                0.000   187.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000   187.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   188.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   190.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   183.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   184.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   185.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.557   186.590    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X41Y18         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456   187.046 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/Q
                         net (fo=1, routed)          12.685   199.732    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[20]
    SLICE_X44Y17         LUT5 (Prop_lut5_I2_O)        0.124   199.856 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   199.856    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_54
    SLICE_X44Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                    250.000   250.000 r  
    F4                                                0.000   250.000 r  TCK (IN)
                         net (fo=0)                   0.000   250.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.410   251.410 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   253.272    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   253.363 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.443   254.806    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X44Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]/C
                         clock pessimism              0.000   254.806    
                         clock uncertainty           -0.183   254.623    
    SLICE_X44Y17         FDCE (Setup_fdce_C_D)        0.029   254.652    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        254.652    
                         arrival time                        -199.856    
  -------------------------------------------------------------------
                         slack                                 54.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.667ns (9.259%)  route 6.537ns (90.741%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.439    -1.512    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.367    -1.145 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           2.626     1.480    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.100     1.580 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           2.010     3.591    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.100     3.691 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           1.901     5.592    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I2_O)        0.100     5.692 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[0]_i_1/O
                         net (fo=1, routed)           0.000     5.692    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_183
    SLICE_X35Y8          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.565     5.108    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X35Y8          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]/C
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.183     5.291    
    SLICE_X35Y8          FDCE (Hold_fdce_C_D)         0.270     5.561    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.561    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.518ns (7.141%)  route 6.736ns (92.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.442    -1.509    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.418    -1.091 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/Q
                         net (fo=1, routed)           6.736     5.645    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[27]
    SLICE_X39Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.745 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     5.745    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_47
    SLICE_X39Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.559     5.102    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y16         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/C
                         clock pessimism              0.000     5.102    
                         clock uncertainty            0.183     5.285    
    SLICE_X39Y16         FDCE (Hold_fdce_C_D)         0.270     5.555    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           5.745    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 0.467ns (6.313%)  route 6.931ns (93.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.104ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.442    -1.509    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X43Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.367    -1.142 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/Q
                         net (fo=1, routed)           6.931     5.789    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[16]
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.100     5.889 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     5.889    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_58
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.561     5.104    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X43Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]/C
                         clock pessimism              0.000     5.104    
                         clock uncertainty            0.183     5.287    
    SLICE_X43Y15         FDCE (Hold_fdce_C_D)         0.270     5.557    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.557    
                         arrival time                           5.889    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 0.385ns (5.114%)  route 7.144ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        6.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.455    -1.496    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/clk_out1
    SLICE_X50Y3          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.385    -1.111 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/Q
                         net (fo=2, routed)           7.144     6.033    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync
    SLICE_X49Y3          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.572     5.115    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg_0
    SLICE_X49Y3          FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/C
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.183     5.298    
    SLICE_X49Y3          FDCE (Hold_fdce_C_D)         0.053     5.351    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 0.518ns (6.522%)  route 7.425ns (93.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.442    -1.509    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y15         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.418    -1.091 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/Q
                         net (fo=1, routed)           7.425     6.334    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[19]
    SLICE_X40Y14         LUT5 (Prop_lut5_I2_O)        0.100     6.434 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     6.434    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_55
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.563     5.106    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X40Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]/C
                         clock pessimism              0.000     5.106    
                         clock uncertainty            0.183     5.289    
    SLICE_X40Y14         FDCE (Hold_fdce_C_D)         0.270     5.559    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.559    
                         arrival time                           6.434    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 0.627ns (7.834%)  route 7.377ns (92.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.440    -1.511    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X38Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.385    -1.126 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/Q
                         net (fo=1, routed)           7.377     6.251    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg[31]
    SLICE_X45Y17         LUT5 (Prop_lut5_I2_O)        0.242     6.493 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     6.493    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_43
    SLICE_X45Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.447    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.560     5.103    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X45Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]/C
                         clock pessimism              0.000     5.103    
                         clock uncertainty            0.183     5.286    
    SLICE_X45Y17         FDCE (Hold_fdce_C_D)         0.269     5.555    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           6.493    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.276ns (7.000%)  route 3.667ns (93.000%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.943     3.354    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X38Y11         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.981    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X38Y11         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.183     2.164    
    SLICE_X38Y11         FDCE (Hold_fdce_C_CE)       -0.016     2.148    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.276ns (6.986%)  route 3.674ns (93.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.951     3.361    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.183     2.161    
    SLICE_X39Y13         FDCE (Hold_fdce_C_CE)       -0.039     2.122    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.276ns (6.986%)  route 3.674ns (93.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.951     3.361    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X39Y13         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.183     2.161    
    SLICE_X39Y13         FDCE (Hold_fdce_C_CE)       -0.039     2.122    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@5.000ns period=250.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.276ns (6.937%)  route 3.703ns (93.063%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.558    -0.589    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_out1
    SLICE_X35Y17         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/Q
                         net (fo=2, routed)           1.190     0.741    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/biu_err
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.786 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5/O
                         net (fo=1, routed)           0.936     1.722    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_5_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2/O
                         net (fo=2, routed)           0.598     2.365    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_2_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error[32]_i_1/O
                         net (fo=32, routed)          0.979     3.390    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error[1]
    SLICE_X37Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  TCK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     1.978    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/crc_reg[0]
    SLICE_X37Y14         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.183     2.161    
    SLICE_X37Y14         FDCE (Hold_fdce_C_CE)       -0.039     2.122    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.267    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         4370  Failing Endpoints,  Worst Slack       -8.668ns,  Total Violation    -9129.623ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.668ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.943ns  (logic 5.847ns (27.919%)  route 15.096ns (72.081%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 61.002 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.768    65.385    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.124    65.509 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_8/O
                         net (fo=1, routed)           0.852    66.361    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_8_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.124    66.485 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_5/O
                         net (fo=1, routed)           0.488    66.973    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.124    67.097 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_2/O
                         net (fo=6, routed)           0.480    67.577    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_18
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124    67.701 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[6]_i_2/O
                         net (fo=4, routed)           0.639    68.341    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[6]
    SLICE_X42Y34         LUT6 (Prop_lut6_I1_O)        0.124    68.465 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[6]_i_1/O
                         net (fo=6, routed)           0.762    69.226    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]_0[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124    69.350 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[14]_i_1/O
                         net (fo=3, routed)           0.765    70.115    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_10[14]
    SLICE_X56Y38         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.453    61.002    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X56Y38         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/C
                         clock pessimism              0.564    61.565    
                         clock uncertainty           -0.087    61.478    
    SLICE_X56Y38         FDCE (Setup_fdce_C_D)       -0.031    61.447    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]
  -------------------------------------------------------------------
                         required time                         61.447    
                         arrival time                         -70.115    
  -------------------------------------------------------------------
                         slack                                 -8.668    

Slack (VIOLATED) :        -8.606ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.851ns  (logic 5.847ns (28.041%)  route 15.004ns (71.959%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 61.003 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.947    65.564    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    65.688 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_6/O
                         net (fo=1, routed)           0.280    65.968    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_6_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.124    66.092 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_4/O
                         net (fo=1, routed)           0.898    66.990    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[27]
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    67.114 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_2/O
                         net (fo=5, routed)           0.533    67.646    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_52
    SLICE_X45Y39         LUT6 (Prop_lut6_I4_O)        0.124    67.770 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[27]_i_3/O
                         net (fo=2, routed)           0.723    68.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_c_ex_o_reg[27]
    SLICE_X46Y41         LUT5 (Prop_lut5_I0_O)        0.124    68.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[27]_i_3/O
                         net (fo=1, routed)           0.500    69.117    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[27]_i_3_n_0
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124    69.241 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[27]_i_1/O
                         net (fo=3, routed)           0.783    70.024    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]_3[27]
    SLICE_X55Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.454    61.003    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X55Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/C
                         clock pessimism              0.564    61.566    
                         clock uncertainty           -0.087    61.479    
    SLICE_X55Y41         FDCE (Setup_fdce_C_D)       -0.061    61.418    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]
  -------------------------------------------------------------------
                         required time                         61.418    
                         arrival time                         -70.024    
  -------------------------------------------------------------------
                         slack                                 -8.606    

Slack (VIOLATED) :        -8.578ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.858ns  (logic 5.847ns (28.032%)  route 15.011ns (71.968%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 61.004 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.863    65.481    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    65.605 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_6/O
                         net (fo=1, routed)           0.602    66.206    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.124    66.330 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_4/O
                         net (fo=1, routed)           0.448    66.778    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[13]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124    66.902 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_2/O
                         net (fo=7, routed)           0.348    67.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_31
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124    67.374 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[13]_i_3/O
                         net (fo=3, routed)           0.475    67.849    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[13]
    SLICE_X41Y35         LUT5 (Prop_lut5_I0_O)        0.124    67.973 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[13]_i_3/O
                         net (fo=1, routed)           0.757    68.730    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[13]_i_3_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    68.854 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[13]_i_1/O
                         net (fo=3, routed)           1.176    70.031    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]_3[13]
    SLICE_X52Y43         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.455    61.004    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X52Y43         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/C
                         clock pessimism              0.564    61.567    
                         clock uncertainty           -0.087    61.480    
    SLICE_X52Y43         FDCE (Setup_fdce_C_D)       -0.028    61.452    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]
  -------------------------------------------------------------------
                         required time                         61.452    
                         arrival time                         -70.031    
  -------------------------------------------------------------------
                         slack                                 -8.578    

Slack (VIOLATED) :        -8.549ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.811ns  (logic 5.847ns (28.096%)  route 14.964ns (71.904%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 61.003 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.768    65.385    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.124    65.509 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_8/O
                         net (fo=1, routed)           0.852    66.361    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_8_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.124    66.485 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_5/O
                         net (fo=1, routed)           0.488    66.973    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.124    67.097 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_2/O
                         net (fo=6, routed)           0.480    67.577    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_18
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124    67.701 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[6]_i_2/O
                         net (fo=4, routed)           0.639    68.341    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[6]
    SLICE_X42Y34         LUT6 (Prop_lut6_I1_O)        0.124    68.465 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[6]_i_1/O
                         net (fo=6, routed)           0.800    69.265    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]_0[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    69.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[22]_i_1/O
                         net (fo=3, routed)           0.595    69.983    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_10[22]
    SLICE_X50Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.454    61.003    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X50Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/C
                         clock pessimism              0.564    61.566    
                         clock uncertainty           -0.087    61.479    
    SLICE_X50Y41         FDCE (Setup_fdce_C_D)       -0.045    61.434    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]
  -------------------------------------------------------------------
                         required time                         61.434    
                         arrival time                         -69.983    
  -------------------------------------------------------------------
                         slack                                 -8.549    

Slack (VIOLATED) :        -8.532ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.790ns  (logic 5.847ns (28.124%)  route 14.943ns (71.876%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 60.999 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.863    65.481    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    65.605 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_6/O
                         net (fo=1, routed)           0.602    66.206    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.124    66.330 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_4/O
                         net (fo=1, routed)           0.448    66.778    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[13]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124    66.902 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[13]_i_2/O
                         net (fo=7, routed)           0.348    67.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_31
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124    67.374 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[13]_i_3/O
                         net (fo=3, routed)           0.475    67.849    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[13]
    SLICE_X41Y35         LUT5 (Prop_lut5_I0_O)        0.124    67.973 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[13]_i_3/O
                         net (fo=1, routed)           0.757    68.730    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[13]_i_3_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    68.854 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[13]_i_1/O
                         net (fo=3, routed)           1.108    69.962    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]_3[13]
    SLICE_X50Y35         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.450    60.999    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X50Y35         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/C
                         clock pessimism              0.564    61.562    
                         clock uncertainty           -0.087    61.475    
    SLICE_X50Y35         FDCE (Setup_fdce_C_D)       -0.045    61.430    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]
  -------------------------------------------------------------------
                         required time                         61.430    
                         arrival time                         -69.962    
  -------------------------------------------------------------------
                         slack                                 -8.532    

Slack (VIOLATED) :        -8.528ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.805ns  (logic 5.847ns (28.104%)  route 14.958ns (71.896%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 61.004 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.874    65.491    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    65.615 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[24]_i_6/O
                         net (fo=1, routed)           0.423    66.038    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[24]_i_6_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.124    66.162 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[24]_i_4/O
                         net (fo=1, routed)           0.688    66.850    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[24]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    66.974 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[24]_i_2/O
                         net (fo=5, routed)           0.529    67.503    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_49
    SLICE_X50Y42         LUT6 (Prop_lut6_I4_O)        0.124    67.627 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[24]_i_2/O
                         net (fo=2, routed)           0.841    68.468    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_c_ex_o_reg[24]
    SLICE_X59Y42         LUT5 (Prop_lut5_I0_O)        0.124    68.592 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[24]_i_3/O
                         net (fo=1, routed)           0.495    69.087    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[24]_i_3_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I4_O)        0.124    69.211 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[24]_i_1/O
                         net (fo=3, routed)           0.767    69.977    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]_3[24]
    SLICE_X56Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.455    61.004    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X56Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/C
                         clock pessimism              0.564    61.567    
                         clock uncertainty           -0.087    61.480    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.031    61.449    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]
  -------------------------------------------------------------------
                         required time                         61.449    
                         arrival time                         -69.977    
  -------------------------------------------------------------------
                         slack                                 -8.528    

Slack (VIOLATED) :        -8.484ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.718ns  (logic 5.847ns (28.222%)  route 14.871ns (71.778%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 60.997 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.947    65.564    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    65.688 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_6/O
                         net (fo=1, routed)           0.280    65.968    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_6_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.124    66.092 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_4/O
                         net (fo=1, routed)           0.898    66.990    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[27]
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    67.114 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[27]_i_2/O
                         net (fo=5, routed)           0.533    67.646    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_52
    SLICE_X45Y39         LUT6 (Prop_lut6_I4_O)        0.124    67.770 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[27]_i_3/O
                         net (fo=2, routed)           0.723    68.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_c_ex_o_reg[27]
    SLICE_X46Y41         LUT5 (Prop_lut5_I0_O)        0.124    68.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[27]_i_3/O
                         net (fo=1, routed)           0.500    69.117    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[27]_i_3_n_0
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124    69.241 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[27]_i_1/O
                         net (fo=3, routed)           0.649    69.890    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]_3[27]
    SLICE_X47Y38         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.448    60.997    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X47Y38         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/C
                         clock pessimism              0.564    61.560    
                         clock uncertainty           -0.087    61.473    
    SLICE_X47Y38         FDCE (Setup_fdce_C_D)       -0.067    61.406    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                         -69.890    
  -------------------------------------------------------------------
                         slack                                 -8.484    

Slack (VIOLATED) :        -8.466ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.707ns  (logic 5.847ns (28.237%)  route 14.860ns (71.763%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 61.004 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.882    65.500    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I4_O)        0.124    65.624 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[1]_i_10/O
                         net (fo=1, routed)           0.573    66.197    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[1]_i_10_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    66.321 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[1]_i_5/O
                         net (fo=1, routed)           0.577    66.898    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[1]_i_5_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    67.022 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[1]_i_2/O
                         net (fo=6, routed)           0.473    67.495    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_8
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124    67.619 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[1]_i_3/O
                         net (fo=3, routed)           0.461    68.080    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o_reg[1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124    68.204 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[1]_i_4/O
                         net (fo=1, routed)           0.560    68.764    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[1]_i_4_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124    68.888 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[1]_i_1/O
                         net (fo=3, routed)           0.991    69.879    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]_3[1]
    SLICE_X57Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.455    61.004    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X57Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/C
                         clock pessimism              0.564    61.567    
                         clock uncertainty           -0.087    61.480    
    SLICE_X57Y41         FDCE (Setup_fdce_C_D)       -0.067    61.413    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]
  -------------------------------------------------------------------
                         required time                         61.413    
                         arrival time                         -69.879    
  -------------------------------------------------------------------
                         slack                                 -8.466    

Slack (VIOLATED) :        -8.458ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.719ns  (logic 5.847ns (28.220%)  route 14.872ns (71.780%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 61.002 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.765    65.382    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.124    65.506 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[3]_i_10/O
                         net (fo=1, routed)           0.440    65.945    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[3]_i_10_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.124    66.069 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[3]_i_5/O
                         net (fo=1, routed)           0.766    66.835    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[3]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124    66.959 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[3]_i_2/O
                         net (fo=6, routed)           0.398    67.357    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/regfile_alu_wdata_fw[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124    67.481 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/alu_operand_b_ex_o[3]_i_4/O
                         net (fo=1, routed)           0.581    68.062    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[3]_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I3_O)        0.124    68.186 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[3]_i_1/O
                         net (fo=6, routed)           0.768    68.954    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]_0[3]
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    69.078 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[27]_i_1/O
                         net (fo=3, routed)           0.814    69.892    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_10[27]
    SLICE_X50Y39         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.453    61.002    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X50Y39         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/C
                         clock pessimism              0.564    61.565    
                         clock uncertainty           -0.087    61.478    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)       -0.045    61.433    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]
  -------------------------------------------------------------------
                         required time                         61.433    
                         arrival time                         -69.892    
  -------------------------------------------------------------------
                         slack                                 -8.458    

Slack (VIOLATED) :        -8.457ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        20.715ns  (logic 5.847ns (28.226%)  route 14.868ns (71.774%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 60.999 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.639    49.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X60Y45         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.518    49.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=120, routed)         0.948    50.639    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_71_0[3]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    50.763 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[23]_i_42/O
                         net (fo=96, routed)          1.089    51.852    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[3]_1
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    51.976 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38/O
                         net (fo=1, routed)           0.520    52.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[0]_i_38_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    53.133 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.133    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[0]_i_30_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.250 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.250    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[24]_i_11_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.367 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.367    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q_reg[10]_i_23_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.690 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_10/O[1]
                         net (fo=3, routed)           0.648    54.338    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/data0[12]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.306    54.644 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14/O
                         net (fo=1, routed)           0.000    54.644    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[16]_i_14_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.176 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[16]_i_9_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.290 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.290    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_72_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.404 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.404    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[8]_i_10_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.518 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    55.518    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[31]_i_73_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.831 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP_reg[0]_i_9/O[3]
                         net (fo=2, routed)           0.463    56.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/adder_round_result[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.306    56.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[0]_i_6/O
                         net (fo=31, routed)          0.576    57.176    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_right_result125_out
    SLICE_X56Y50         LUT4 (Prop_lut4_I3_O)        0.124    57.300 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28/O
                         net (fo=31, routed)          0.839    58.139    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[30]_i_28_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124    58.263 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_9/O
                         net (fo=1, routed)           1.034    59.298    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_op_a_32[57]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    59.422 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6/O
                         net (fo=3, routed)           0.686    60.108    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[5]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124    60.232 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3/O
                         net (fo=2, routed)           0.925    61.156    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[3]_i_3_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124    61.280 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/BReg_DP[2]_i_2/O
                         net (fo=3, routed)           0.768    62.049    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[2]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150    62.199 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[2]_i_15/O
                         net (fo=2, routed)           0.624    62.823    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/shift_result[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.326    63.149 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55/O
                         net (fo=1, routed)           0.765    63.914    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_55_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124    64.038 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41/O
                         net (fo=2, routed)           0.455    64.493    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_41_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    64.617 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26/O
                         net (fo=32, routed)          0.768    65.385    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[31]_i_26_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.124    65.509 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_8/O
                         net (fo=1, routed)           0.852    66.361    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_8_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.124    66.485 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_5/O
                         net (fo=1, routed)           0.488    66.973    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ex_stage_i/alu_result[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.124    67.097 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_b_q[6]_i_2/O
                         net (fo=6, routed)           0.480    67.577    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/csr_access_ex_o_reg_18
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124    67.701 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[6]_i_2/O
                         net (fo=4, routed)           0.639    68.341    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[6]
    SLICE_X42Y34         LUT6 (Prop_lut6_I1_O)        0.124    68.465 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[6]_i_1/O
                         net (fo=6, routed)           0.800    69.265    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]_0[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    69.389 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[22]_i_1/O
                         net (fo=3, routed)           0.499    69.888    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_10[22]
    SLICE_X46Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.450    60.999    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X46Y41         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/C
                         clock pessimism              0.564    61.562    
                         clock uncertainty           -0.087    61.475    
    SLICE_X46Y41         FDCE (Setup_fdce_C_D)       -0.045    61.430    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]
  -------------------------------------------------------------------
                         required time                         61.430    
                         arrival time                         -69.888    
  -------------------------------------------------------------------
                         slack                                 -8.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X36Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]/Q
                         net (fo=3, routed)           0.066    -0.385    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[23]
    SLICE_X37Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[23]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.833    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X37Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.091    -0.401    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[23]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.030 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[0]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.087    -0.232    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.098    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/Q
                         net (fo=1, routed)           0.056    -0.367    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.831    -0.824    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.087    -0.500    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.060    -0.440    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.752%)  route 0.334ns (64.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.566    -0.581    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/clk_out1
    SLICE_X31Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/Q
                         net (fo=3, routed)           0.334    -0.106    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start[0]_383[12]
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.061 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/instr_addr_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]_2[12]
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.833    -0.822    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/clk_out1
    SLICE_X15Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.087    -0.227    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.091    -0.136    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]/Q
                         net (fo=3, routed)           0.110    -0.341    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[12]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.296 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[12]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.120    -0.372    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.567    -0.580    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/clk_out1
    SLICE_X11Y7          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_RX/PE_reg/Q
                         net (fo=1, routed)           0.110    -0.329    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/PE
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/clk_out1
    SLICE_X11Y6          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/C
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.087    -0.476    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.070    -0.406    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.840%)  route 0.115ns (38.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.555    -0.592    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X31Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.336    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[6]
    SLICE_X30Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.822    -0.832    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X30Y86         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.121    -0.371    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.551    -0.596    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X28Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/Q
                         net (fo=1, routed)           0.087    -0.368    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2]_361[10]
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q[1][10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.323    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/pending_int[10]
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.819    -0.836    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
    SLICE_X29Y80         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.087    -0.496    
    SLICE_X29Y80         FDCE (Hold_fdce_C_D)         0.092    -0.404    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.565    -0.582    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y48         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/Q
                         net (fo=7, routed)           0.139    -0.280    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP[20]_i_7/O
                         net (fo=1, routed)           0.000    -0.235    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[23][2]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.124 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.017 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/AReg_DP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.017    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]_1[2]
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.827    -0.827    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/clk_out1
    SLICE_X34Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/C
                         clock pessimism              0.508    -0.319    
                         clock uncertainty            0.087    -0.232    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.098    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.591    -0.556    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                         net (fo=2, routed)           0.067    -0.325    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/ack_out
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.861    -0.793    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/clk_out1
    SLICE_X2Y55          FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.087    -0.469    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.060    -0.409    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/rxack_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 0.773ns (4.457%)  route 16.572ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 23.552 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.143    16.432    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y58         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.504    23.552    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                         clock pessimism              0.564    24.116    
                         clock uncertainty           -0.087    24.029    
    SLICE_X59Y58         FDCE (Recov_fdce_C_CLR)     -0.405    23.624    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]
  -------------------------------------------------------------------
                         required time                         23.624    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    16.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    16.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    16.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    16.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    16.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    23.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                         clock pessimism              0.564    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    23.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.375    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.246ns (22.384%)  route 0.853ns (77.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.705     0.512    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y35         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.834    -0.821    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y35         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/C
                         clock pessimism              0.508    -0.313    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.380    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X55Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X55Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.246ns (21.281%)  route 0.910ns (78.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.762     0.569    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X64Y49         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.869    -0.786    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X64Y49         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/C
                         clock pessimism              0.508    -0.278    
    SLICE_X64Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.953    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          390  Failing Endpoints,  Worst Slack       -5.327ns,  Total Violation    -1035.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    78.950    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.950    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    78.950    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.950    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    78.950    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.950    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    78.950    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.950    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.308ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.345ns  (logic 0.773ns (4.457%)  route 16.572ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 73.552 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.143    78.932    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y58         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.504    73.552    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                         clock pessimism              0.564    74.116    
                         clock uncertainty           -0.087    74.029    
    SLICE_X59Y58         FDCE (Recov_fdce_C_CLR)     -0.405    73.624    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]
  -------------------------------------------------------------------
                         required time                         73.624    
                         arrival time                         -78.932    
  -------------------------------------------------------------------
                         slack                                 -5.308    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    78.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.816    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    78.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.816    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    78.812    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.812    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    78.812    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.812    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@75.000ns - clk_out1_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 73.551 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 61.587 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.222    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    58.276 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.937    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    60.033 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    61.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    62.065 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    62.494    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    62.789 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    78.812    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    E3                                                0.000    75.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    75.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    76.418 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    77.580    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    70.376 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    71.957    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    72.048 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    73.551    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                         clock pessimism              0.564    74.115    
                         clock uncertainty           -0.087    74.028    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    73.623    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         73.623    
                         arrival time                         -78.812    
  -------------------------------------------------------------------
                         slack                                 -5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/C
                         clock pessimism              0.508    -0.308    
                         clock uncertainty            0.087    -0.221    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.246ns (22.384%)  route 0.853ns (77.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.705     0.512    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y35         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.834    -0.821    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y35         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/C
                         clock pessimism              0.508    -0.313    
                         clock uncertainty            0.087    -0.226    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X55Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X55Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/C
                         clock pessimism              0.508    -0.308    
                         clock uncertainty            0.087    -0.221    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.246ns (21.281%)  route 0.910ns (78.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.762     0.569    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X64Y49         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.869    -0.786    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X64Y49         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/C
                         clock pessimism              0.508    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X64Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.258    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          390  Failing Endpoints,  Worst Slack       -5.327ns,  Total Violation    -1035.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    66.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.450    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    66.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.450    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    66.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.450    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.327ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    66.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.450    
  -------------------------------------------------------------------
                         slack                                 -5.327    

Slack (VIOLATED) :        -5.308ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.345ns  (logic 0.773ns (4.457%)  route 16.572ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 61.052 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.143    66.432    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y58         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.504    61.052    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                         clock pessimism              0.564    61.616    
                         clock uncertainty           -0.087    61.529    
    SLICE_X59Y58         FDCE (Recov_fdce_C_CLR)     -0.405    61.124    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]
  -------------------------------------------------------------------
                         required time                         61.124    
                         arrival time                         -66.432    
  -------------------------------------------------------------------
                         slack                                 -5.308    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    66.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.316    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    66.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.316    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    66.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.312    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    66.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.312    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    50.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    45.776 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.437    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.533 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    49.087    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    49.565 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    49.994    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295    50.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    66.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.087    61.528    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.123    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         61.123    
                         arrival time                         -66.312    
  -------------------------------------------------------------------
                         slack                                 -5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/C
                         clock pessimism              0.508    -0.308    
                         clock uncertainty            0.087    -0.221    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.246ns (22.384%)  route 0.853ns (77.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.705     0.512    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y35         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.834    -0.821    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y35         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/C
                         clock pessimism              0.508    -0.313    
                         clock uncertainty            0.087    -0.226    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.293    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X55Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X55Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/C
                         clock pessimism              0.508    -0.308    
                         clock uncertainty            0.087    -0.221    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.246ns (21.281%)  route 0.910ns (78.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.762     0.569    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X64Y49         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.869    -0.786    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X64Y49         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/C
                         clock pessimism              0.508    -0.278    
                         clock uncertainty            0.087    -0.191    
    SLICE_X64Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.258    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/C
                         clock pessimism              0.508    -0.309    
                         clock uncertainty            0.087    -0.222    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.675ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[17]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 44.675    

Slack (MET) :             44.675ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[19]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 44.675    

Slack (MET) :             44.675ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[21]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 44.675    

Slack (MET) :             44.675ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 0.773ns (4.452%)  route 16.590ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.161    16.450    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y60         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[23]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 44.675    

Slack (MET) :             44.695ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 0.773ns (4.457%)  route 16.572ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 61.052 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.143    16.432    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y58         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.504    61.052    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y58         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]/C
                         clock pessimism              0.564    61.616    
                         clock uncertainty           -0.085    61.531    
    SLICE_X59Y58         FDCE (Recov_fdce_C_CLR)     -0.405    61.126    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[26]
  -------------------------------------------------------------------
                         required time                         61.126    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                 44.695    

Slack (MET) :             44.810ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    16.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                 44.810    

Slack (MET) :             44.810ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 0.773ns (4.487%)  route 16.456ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.027    16.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X58Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X58Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X58Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                 44.810    

Slack (MET) :             44.814ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    16.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[25]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                 44.814    

Slack (MET) :             44.814ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    16.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[27]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                 44.814    

Slack (MET) :             44.814ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 0.773ns (4.488%)  route 16.452ns (95.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 61.051 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.554    -0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.478    -0.435 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.429    -0.006    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.295     0.289 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)       16.023    16.312    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]_0
    SLICE_X59Y59         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK_100 (IN)
                         net (fo=0)                   0.000    62.500    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        1.503    61.051    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
    SLICE_X59Y59         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]/C
                         clock pessimism              0.564    61.615    
                         clock uncertainty           -0.085    61.530    
    SLICE_X59Y59         FDCE (Recov_fdce_C_CLR)     -0.405    61.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/waddr_onehot_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         61.125    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                 44.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.375    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.246ns (22.384%)  route 0.853ns (77.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.705     0.512    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X54Y35         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.834    -0.821    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X54Y35         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/C
                         clock pessimism              0.508    -0.313    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.380    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.246ns (22.718%)  route 0.837ns (77.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.689     0.496    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X55Y44         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.839    -0.816    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X55Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.246ns (21.281%)  route 0.910ns (78.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.762     0.569    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/wdata_a_q_reg[31]
    SLICE_X64Y49         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.869    -0.786    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_out1
    SLICE_X64Y49         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/C
                         clock pessimism              0.508    -0.278    
    SLICE_X64Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.246ns (21.596%)  route 0.893ns (78.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.745     0.552    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    SLICE_X53Y42         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.838    -0.817    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_out1
    SLICE_X53Y42         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]/C
                         clock pessimism              0.508    -0.309    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    pulpino_wrap_i/pulpino_i/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.732%)  route 0.674ns (73.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.560    -0.587    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_out1
    SLICE_X54Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.439 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.148    -0.292    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X54Y88         LUT1 (Prop_lut1_I0_O)        0.098    -0.194 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=6938, routed)        0.527     0.333    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/interrupt_reg_0
    SLICE_X42Y92         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_u/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen_u/inst/clkout1_buf/O
                         net (fo=7997, routed)        0.828    -0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_out1
    SLICE_X42Y92         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.953    





