

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12'
================================================================
* Date:           Mon Oct 28 10:46:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outch = alloca i32 1" [maxPool_1.cpp:186]   --->   Operation 6 'alloca' 'outch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [maxPool_1.cpp:185]   --->   Operation 7 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sub162_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub162"   --->   Operation 27 'read' 'sub162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln155_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln155_1"   --->   Operation 28 'read' 'select_ln155_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp157_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp157_not"   --->   Operation 29 'read' 'cmp157_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sub156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub156"   --->   Operation 30 'read' 'sub156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln154_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln154"   --->   Operation 31 'read' 'mul_ln154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 32 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten13"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 0, i31 %outpix" [maxPool_1.cpp:185]   --->   Operation 34 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln186 = store i6 0, i6 %outch" [maxPool_1.cpp:186]   --->   Operation 35 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body139"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outch_1 = load i6 %outch" [maxPool_1.cpp:186]   --->   Operation 37 'load' 'outch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i63 %indvar_flatten13" [maxPool_1.cpp:185]   --->   Operation 38 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i6 %outch_1" [maxPool_1.cpp:186]   --->   Operation 39 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %zext_ln186_1, i32 %IFMCH_curr_load_read" [maxPool_1.cpp:186]   --->   Operation 40 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (3.49ns)   --->   "%icmp_ln185 = icmp_eq  i63 %indvar_flatten13_load, i63 %mul_ln154_read" [maxPool_1.cpp:185]   --->   Operation 41 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.49ns)   --->   "%add_ln185 = add i63 %indvar_flatten13_load, i63 1" [maxPool_1.cpp:185]   --->   Operation 42 'add' 'add_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc176.loopexit, void %for.inc179.exitStub" [maxPool_1.cpp:185]   --->   Operation 43 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outpix_load = load i31 %outpix" [maxPool_1.cpp:185]   --->   Operation 44 'load' 'outpix_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.18ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i6 0, i6 %outch_1" [maxPool_1.cpp:185]   --->   Operation 45 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i6 %select_ln185" [maxPool_1.cpp:185]   --->   Operation 46 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.52ns)   --->   "%add_ln185_1 = add i31 %outpix_load, i31 1" [maxPool_1.cpp:185]   --->   Operation 47 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i31 %add_ln185_1, i31 %outpix_load" [maxPool_1.cpp:185]   --->   Operation 48 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %select_ln185_1" [maxPool_1.cpp:185]   --->   Operation 49 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i31 %select_ln185_1" [maxPool_1.cpp:185]   --->   Operation 50 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%cmp160_not = icmp_ne  i32 %zext_ln185, i32 %sub156_read" [maxPool_1.cpp:185]   --->   Operation 51 'icmp' 'cmp160_not' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%tmp1 = or i1 %cmp157_not_read, i1 %cmp160_not" [maxPool_1.cpp:185]   --->   Operation 52 'or' 'tmp1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge160 = or i1 %tmp1, i1 %select_ln155_1_read" [maxPool_1.cpp:185]   --->   Operation 53 'or' 'brmerge160' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge160_not = xor i1 %brmerge160, i1 1" [maxPool_1.cpp:185]   --->   Operation 54 'xor' 'brmerge160_not' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %select_ln185" [maxPool_1.cpp:186]   --->   Operation 55 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 56 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 57 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 58 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 59 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 60 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 61 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 62 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 63 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 64 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 65 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 66 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 67 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%buf_12_addr = getelementptr i32 %buf_12, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 68 'getelementptr' 'buf_12_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%buf_13_addr = getelementptr i32 %buf_13, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 69 'getelementptr' 'buf_13_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%buf_14_addr = getelementptr i32 %buf_14, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 70 'getelementptr' 'buf_14_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%buf_15_addr = getelementptr i32 %buf_15, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 71 'getelementptr' 'buf_15_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_1.cpp:188]   --->   Operation 72 'load' 'buf_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_1.cpp:188]   --->   Operation 73 'load' 'buf_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_1.cpp:188]   --->   Operation 74 'load' 'buf_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 75 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_1.cpp:188]   --->   Operation 75 'load' 'buf_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_1.cpp:188]   --->   Operation 76 'load' 'buf_4_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_1.cpp:188]   --->   Operation 77 'load' 'buf_5_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_1.cpp:188]   --->   Operation 78 'load' 'buf_6_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_1.cpp:188]   --->   Operation 79 'load' 'buf_7_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [maxPool_1.cpp:188]   --->   Operation 80 'load' 'buf_8_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 81 [2/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [maxPool_1.cpp:188]   --->   Operation 81 'load' 'buf_9_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [maxPool_1.cpp:188]   --->   Operation 82 'load' 'buf_10_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [maxPool_1.cpp:188]   --->   Operation 83 'load' 'buf_11_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%buf_12_load = load i5 %buf_12_addr" [maxPool_1.cpp:188]   --->   Operation 84 'load' 'buf_12_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 85 [2/2] (2.32ns)   --->   "%buf_13_load = load i5 %buf_13_addr" [maxPool_1.cpp:188]   --->   Operation 85 'load' 'buf_13_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%buf_14_load = load i5 %buf_14_addr" [maxPool_1.cpp:188]   --->   Operation 86 'load' 'buf_14_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 87 [2/2] (2.32ns)   --->   "%buf_15_load = load i5 %buf_15_addr" [maxPool_1.cpp:188]   --->   Operation 87 'load' 'buf_15_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_eq  i32 %zext_ln185_1, i32 %sub162_read" [maxPool_1.cpp:190]   --->   Operation 88 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%valOut_last = and i1 %icmp_ln190, i1 %brmerge160_not" [maxPool_1.cpp:190]   --->   Operation 89 'and' 'valOut_last' <Predicate = (!icmp_ln185)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.88ns)   --->   "%switch_ln195 = switch i4 %trunc_ln185, void %arrayidx1441.case.15, i4 0, void %arrayidx1441.case.0, i4 1, void %arrayidx1441.case.1, i4 2, void %arrayidx1441.case.2, i4 3, void %arrayidx1441.case.3, i4 4, void %arrayidx1441.case.4, i4 5, void %arrayidx1441.case.5, i4 6, void %arrayidx1441.case.6, i4 7, void %arrayidx1441.case.7, i4 8, void %arrayidx1441.case.8, i4 9, void %arrayidx1441.case.9, i4 10, void %arrayidx1441.case.10, i4 11, void %arrayidx1441.case.11, i4 12, void %arrayidx1441.case.12, i4 13, void %arrayidx1441.case.13, i4 14, void %arrayidx1441.case.14" [maxPool_1.cpp:195]   --->   Operation 90 'switch' 'switch_ln195' <Predicate = (!icmp_ln185)> <Delay = 1.88>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln186" [maxPool_1.cpp:196]   --->   Operation 91 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln196 = store i32 4293967297, i5 %acc_addr" [maxPool_1.cpp:196]   --->   Operation 92 'store' 'store_ln196' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%add_ln186 = add i6 %select_ln185, i6 1" [maxPool_1.cpp:186]   --->   Operation 93 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln185 = store i63 %add_ln185, i63 %indvar_flatten13" [maxPool_1.cpp:185]   --->   Operation 94 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 %select_ln185_1, i31 %outpix" [maxPool_1.cpp:185]   --->   Operation 95 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln186 = store i6 %add_ln186, i6 %outch" [maxPool_1.cpp:186]   --->   Operation 96 'store' 'store_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body139" [maxPool_1.cpp:186]   --->   Operation 97 'br' 'br_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_1.cpp:188]   --->   Operation 98 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_1.cpp:188]   --->   Operation 99 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_1.cpp:188]   --->   Operation 100 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_1.cpp:188]   --->   Operation 101 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_1.cpp:188]   --->   Operation 102 'load' 'buf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_1.cpp:188]   --->   Operation 103 'load' 'buf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_1.cpp:188]   --->   Operation 104 'load' 'buf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_1.cpp:188]   --->   Operation 105 'load' 'buf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [maxPool_1.cpp:188]   --->   Operation 106 'load' 'buf_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [maxPool_1.cpp:188]   --->   Operation 107 'load' 'buf_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [maxPool_1.cpp:188]   --->   Operation 108 'load' 'buf_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 109 [1/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [maxPool_1.cpp:188]   --->   Operation 109 'load' 'buf_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 110 [1/2] (2.32ns)   --->   "%buf_12_load = load i5 %buf_12_addr" [maxPool_1.cpp:188]   --->   Operation 110 'load' 'buf_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/2] (2.32ns)   --->   "%buf_13_load = load i5 %buf_13_addr" [maxPool_1.cpp:188]   --->   Operation 111 'load' 'buf_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/2] (2.32ns)   --->   "%buf_14_load = load i5 %buf_14_addr" [maxPool_1.cpp:188]   --->   Operation 112 'load' 'buf_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 113 [1/2] (2.32ns)   --->   "%buf_15_load = load i5 %buf_15_addr" [maxPool_1.cpp:188]   --->   Operation 113 'load' 'buf_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/1] (2.06ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %buf_load, i4 1, i32 %buf_1_load, i4 2, i32 %buf_2_load, i4 3, i32 %buf_3_load, i4 4, i32 %buf_4_load, i4 5, i32 %buf_5_load, i4 6, i32 %buf_6_load, i4 7, i32 %buf_7_load, i4 8, i32 %buf_8_load, i4 9, i32 %buf_9_load, i4 10, i32 %buf_10_load, i4 11, i32 %buf_11_load, i4 12, i32 %buf_12_load, i4 13, i32 %buf_13_load, i4 14, i32 %buf_14_load, i4 15, i32 %buf_15_load, i32 0, i4 %trunc_ln185" [maxPool_1.cpp:188]   --->   Operation 114 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %tmp" [maxPool_1.cpp:188]   --->   Operation 115 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln188 = icmp_sgt  i32 %tmp, i32 0" [maxPool_1.cpp:188]   --->   Operation 116 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_14_addr" [maxPool_1.cpp:195]   --->   Operation 117 'store' 'store_ln195' <Predicate = (trunc_ln185 == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 118 'br' 'br_ln195' <Predicate = (trunc_ln185 == 14)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_13_addr" [maxPool_1.cpp:195]   --->   Operation 119 'store' 'store_ln195' <Predicate = (trunc_ln185 == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 120 'br' 'br_ln195' <Predicate = (trunc_ln185 == 13)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_12_addr" [maxPool_1.cpp:195]   --->   Operation 121 'store' 'store_ln195' <Predicate = (trunc_ln185 == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 122 'br' 'br_ln195' <Predicate = (trunc_ln185 == 12)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_11_addr" [maxPool_1.cpp:195]   --->   Operation 123 'store' 'store_ln195' <Predicate = (trunc_ln185 == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 124 'br' 'br_ln195' <Predicate = (trunc_ln185 == 11)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_10_addr" [maxPool_1.cpp:195]   --->   Operation 125 'store' 'store_ln195' <Predicate = (trunc_ln185 == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 126 'br' 'br_ln195' <Predicate = (trunc_ln185 == 10)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_9_addr" [maxPool_1.cpp:195]   --->   Operation 127 'store' 'store_ln195' <Predicate = (trunc_ln185 == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 128 'br' 'br_ln195' <Predicate = (trunc_ln185 == 9)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_8_addr" [maxPool_1.cpp:195]   --->   Operation 129 'store' 'store_ln195' <Predicate = (trunc_ln185 == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 130 'br' 'br_ln195' <Predicate = (trunc_ln185 == 8)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_7_addr" [maxPool_1.cpp:195]   --->   Operation 131 'store' 'store_ln195' <Predicate = (trunc_ln185 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 132 'br' 'br_ln195' <Predicate = (trunc_ln185 == 7)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_6_addr" [maxPool_1.cpp:195]   --->   Operation 133 'store' 'store_ln195' <Predicate = (trunc_ln185 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 134 'br' 'br_ln195' <Predicate = (trunc_ln185 == 6)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_5_addr" [maxPool_1.cpp:195]   --->   Operation 135 'store' 'store_ln195' <Predicate = (trunc_ln185 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 136 'br' 'br_ln195' <Predicate = (trunc_ln185 == 5)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_4_addr" [maxPool_1.cpp:195]   --->   Operation 137 'store' 'store_ln195' <Predicate = (trunc_ln185 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 138 'br' 'br_ln195' <Predicate = (trunc_ln185 == 4)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_3_addr" [maxPool_1.cpp:195]   --->   Operation 139 'store' 'store_ln195' <Predicate = (trunc_ln185 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 140 'br' 'br_ln195' <Predicate = (trunc_ln185 == 3)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_2_addr" [maxPool_1.cpp:195]   --->   Operation 141 'store' 'store_ln195' <Predicate = (trunc_ln185 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 142 'br' 'br_ln195' <Predicate = (trunc_ln185 == 2)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_1_addr" [maxPool_1.cpp:195]   --->   Operation 143 'store' 'store_ln195' <Predicate = (trunc_ln185 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 144 'br' 'br_ln195' <Predicate = (trunc_ln185 == 1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_addr" [maxPool_1.cpp:195]   --->   Operation 145 'store' 'store_ln195' <Predicate = (trunc_ln185 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 146 'br' 'br_ln195' <Predicate = (trunc_ln185 == 0)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_15_addr" [maxPool_1.cpp:195]   --->   Operation 147 'store' 'store_ln195' <Predicate = (trunc_ln185 == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 148 'br' 'br_ln195' <Predicate = (trunc_ln185 == 15)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_1.cpp:187]   --->   Operation 150 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.73ns)   --->   "%valOut_data = select i1 %icmp_ln188, i31 %trunc_ln188, i31 0" [maxPool_1.cpp:188]   --->   Operation 151 'select' 'valOut_data' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i31 %valOut_data" [maxPool_1.cpp:83]   --->   Operation 152 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %zext_ln83" [maxPool_1.cpp:192]   --->   Operation 153 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i33 %tmp_2" [maxPool_1.cpp:192]   --->   Operation 154 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.00ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln192" [maxPool_1.cpp:192]   --->   Operation 155 'write' 'write_ln192' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten13') [27]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [52]  (1.588 ns)

 <State 2>: 7.270ns
The critical path consists of the following:
	'load' operation 6 bit ('outch', maxPool_1.cpp:186) on local variable 'outch', maxPool_1.cpp:186 [57]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln186', maxPool_1.cpp:186) [60]  (2.552 ns)
	'select' operation 6 bit ('select_ln185', maxPool_1.cpp:185) [67]  (1.188 ns)
	'icmp' operation 1 bit ('icmp_ln190', maxPool_1.cpp:190) [116]  (2.552 ns)
	'and' operation 1 bit ('valOut.last', maxPool_1.cpp:190) [117]  (0.978 ns)

 <State 3>: 6.938ns
The critical path consists of the following:
	'load' operation 32 bit ('buf_load', maxPool_1.cpp:188) on array 'buf_r' [95]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp', maxPool_1.cpp:188) [111]  (2.064 ns)
	'icmp' operation 1 bit ('icmp_ln188', maxPool_1.cpp:188) [113]  (2.552 ns)

 <State 4>: 1.733ns
The critical path consists of the following:
	'select' operation 31 bit ('valOut.data', maxPool_1.cpp:188) [114]  (0.733 ns)
	axis write operation ('write_ln192', maxPool_1.cpp:192) on port 'out_r' (maxPool_1.cpp:192) [120]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
