0000              1   ;------------------------------------------------------------------------------
0000              2   ; Filename: clock.asm
0000              3   ; Author: Davis Toth
0000              4   ; Date: 2024-08-22
0000              5   ; Description: 
0000              6   ;------------------------------------------------------------------------------
                 -1   $MODDE0CV 
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER 0 - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER 0 - HIGH BYTE
0000             24   DPL1   DATA  084H  ;DATA POINTER 1 - LOW BYTE
0000             25   DPH1   DATA  085H  ;DATA POINTER 1 - HIGH BYTE
0000             26   DPS    DATA  086H  ;DATA POINTER SELECT. DPH1, DPL1 active when DPS.0=1
0000             27   PCON   DATA  087H  ;POWER CONTROL
0000             28   TCON   DATA  088H  ;TIMER CONTROL
0000             29   TMOD   DATA  089H  ;TIMER MODE
0000             30   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             31   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             32   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             33   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             34   P1     DATA  090H  ;PORT 1
0000             35   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             36   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             37   P2     DATA  0A0H  ;PORT 2
0000             38   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             39   P3     DATA  0B0H  ;PORT 3
0000             40   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             41   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             42   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             43   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             44   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             45   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             46   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             47   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             48   ACC    DATA  0E0H  ;ACCUMULATOR
0000             49   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             50   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             51   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             52   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             53   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             54   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             55   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             56   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             57   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             58   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             59   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             60   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             61   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             62   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             63   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             64   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             65   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             66   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             67   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             68   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             69   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             70   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             71   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             72   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             73   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             74   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             75   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             76   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             77   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             78   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             79   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             80   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             81   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             82   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             83   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             84   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             85   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             86   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             87   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             88   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             89   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             90   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             91   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             92   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             93   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             94   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             95   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             96   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             97   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             98   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             99   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000            100   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000            101   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000            102   
0000            103   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            104   ; we have the following extra registers:
0000            105   
0000            106   HEX0   DATA  091H ; Zero turns the segment on
0000            107   HEX1   DATA  092H ; 
0000            108   HEX2   DATA  093H ; 
0000            109   HEX3   DATA  094H ; 
0000            110   HEX4   DATA  08EH ;
0000            111   HEX5   DATA  08FH ;
0000            112   HEX6   DATA  096H ;
0000            113   HEX7   DATA  097H ;
0000            114   
0000            115   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            116   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            117   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            118   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            119   
0000            120   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            121   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            122   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            123   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            124   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            125   SWB    DATA  095H ; Switches SW8 to SW15
0000            126   SWC    DATA  09EH ; Switches SW16 and SW17
0000            127   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            128   
0000            129   LCD_CMD   DATA 0D8H ;
0000            130   LCD_DATA  DATA 0D9H ;
0000            131   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            132   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            133   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            134   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            135   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            136   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            137   
0000            138   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            139   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            140   ; bit 1: FL_WE_N
0000            141   ; bit 2: FL_OE_N
0000            142   ; bit 3: FL_CE_N
0000            143   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            144   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            145   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            146   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            147   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            148   
0000              8   
0000              9   org 0000H
0000 0203ED      10       ljmp init
0003             11   
0003             12   ;------------------------------------------------------------------------------
0003             13   ; Data Section: Variables, flags, and BCD to 7-segment lookup table
0003             14   ;------------------------------------------------------------------------------
0003             15   
0003             16   ; variables to store time and date
0030             17   dseg at 30h
0030             18   time:       ds 3 ; stored in BCD in 24-hour format, LSD to MSD: seconds, minutes, hours
0033             19   date:       ds 3 ; stored in BCD, LSD to MSD: day, month, year 
0036             20   num_days:   ds 1 ; number of days in the current month + 1 to compare for overflow
0037             21   
0037             22   ; flags for various uses
0000             23   bseg
0000             24   twelve:         dbit 1 ; when set, displays time in 12-hour format
0001             25   hide_sec:       dbit 1 ; when set, doesn't display seconds - blanks HEX0 and HEX1 if in 24-hour mode, shows AM/PM if in 12-hour mode
0002             26   disp_date:      dbit 1 ; when set, displays the date instead of the time in the form MM/DD/YY
0003             27   blank:          dbit 1 ; when set, blanks the hex displays
0004             28   enter_set:      dbit 1 ; flag used to enter the set mode
0005             29   flash_flag:     dbit 1 ; flag used to flash the hex displays when setting the time/date
0006             30   dec_flag:       dbit 1 ; flag used to decrement the digit when setting the time/date
0007             31   
0007             32   ; subroutine files included
                 -1   $include(subroutines/time.asm)
0007              1   ;------------------------------------------------------------------------------
0007              2   ; Filename: time.asm
0007              3   ; Author: Davis Toth
0007              4   ; Date: 2024-08-22
0007              5   ; Description: 
0007              6   ;------------------------------------------------------------------------------
0041             58   $LIST
                 -1   $include(subroutines/date.asm)
0041              1   ;------------------------------------------------------------------------------
0041              2   ; Filename: date.asm
0041              3   ; Author: Davis Toth
0041              4   ; Date: 2024-08-22
0041              5   ; Description: 
0041              6   ;------------------------------------------------------------------------------
00C5            105   $LIST
                 -1   $include(subroutines/display.asm)
00C5              1   ;------------------------------------------------------------------------------
00C5              2   ; Filename: display.asm
00C5              3   ; Author: Davis Toth
00C5              4   ; Date: 2024-08-22
00C5              5   ; Description: 
00C5              6   ;------------------------------------------------------------------------------
0329            194   $LIST
                 -1   $include(subroutines/set_mode.asm)
0329              1   ;------------------------------------------------------------------------------
0329              2   ; Filename: set_mode.asm
0329              3   ; Author: Davis Toth
0329              4   ; Date: 2024-08-22
0329              5   ; Description: 
0329              6   ;------------------------------------------------------------------------------
03E3            143   $LIST
03E3             37   
03E3             38   ; Look-up table for 7-seg displays
03E3             39   ; note: segments turn on with logic 0
03E3             40   cseg
03E3             41   myLUT: ; Look-up table for 7-seg displays
03E3 C0F9A4B0    42       DB 0C0H, 0F9H, 0A4H, 0B0H, 099H        ; 0 TO 4
     99
03E8 9282F880    43       DB 092H, 082H, 0F8H, 080H, 090H        ; 4 TO 9
     90
03ED             44   
03ED             45   ;------------------------------------------------------------------------------
03ED             46   ; Main Program
03ED             47   ;------------------------------------------------------------------------------
03ED             48   
03ED             49   ; Initialization
03ED             50   init:
03ED 75817F      51       mov sp, #07FH ; set stack pointer
03F0 758901      52       mov TMOD, #00000001B ; set timer 0 to mode 1
03F3 E4          53       clr a
03F4 F5E8        54            mov LEDRA, a ; clear LEDs
03F6 F595        55            mov LEDRB, a
03F8 F8          56       mov R0, a ; register 0 used to count 10ms delays
03F9 F530        57       mov time+0, a ; initialize the time to 00:00:00
03FB F531        58       mov time+1, a
03FD F532        59       mov time+2, a
03FF 753301      60       mov date+0, #01H ; initialize the date to 01/01/00
0402 753401      61       mov date+1, #01H
0405 753500      62       mov date+2, #00H
0408 120041      63       lcall set_num_days ; initialize num_days
040B C200        64       clr twelve ; clear all flags
040D C201        65       clr hide_sec
040F C202        66       clr disp_date
0411 C203        67       clr blank 
0413 C204        68       clr enter_set
0415 C205        69       clr flash_flag
0417 C206        70       clr dec_flag
0419 8000        71       sjmp main
041B             72   
041B             73   ; Main loop - counts and displays time, checks for inputs from buttons modifying flags accordingly
041B             74   ; Notes:
041B             75   ;   - R0 used to count 10ms delays
041B             76   ;   - R4 used to count 10ms delays for displaying date for 2 seconds
041B             77   ;   - KEY3 = 12/24 hour format, KEY2 = hide seconds/show AM/PM, KEY1 = display date, KEY0 = blank the 7-seg displays
041B             78   ;   - enters set mode from enter_set flag, i.e. if either switch 0 or 1 is flipped
041B             79   main:
041B 120003      80       lcall wait10ms
041E             81   check_set:
041E 1203D7      82       lcall check_enter_set
0421 200439      83       jb enter_set, set_mode
0424             84   check_twelve:
0424 20FB05      85       jb KEY.3, check_hide_sec
0427 30FBFD      86       jnb KEY.3, $
042A B200        87       cpl twelve
042C             88   check_hide_sec:
042C 20FA05      89       jb KEY.2, check_disp_date
042F 30FAFD      90       jnb KEY.2, $
0432 B201        91       cpl hide_sec
0434             92   check_disp_date:
0434 20F907      93       jb KEY.1, check_blank
0437 30F9FD      94       jnb KEY.1, $
043A D202        95       setb disp_date
043C 7C00        96       mov R4, #0
043E             97   check_blank:
043E 20F805      98       jb KEY.0, main_continue
0441 30F8FD      99       jnb KEY.0, $
0444 B203       100       cpl blank
0446            101   main_continue:
0446 300206     102       jnb disp_date, main_no_date
0449 0C         103       inc R4
044A BCC802     104       cjne R4, #200, main_no_date ; 200 * 10ms = 2 seconds
044D C202       105       clr disp_date
044F            106   main_no_date:
044F 1200C5     107       lcall display
0452 08         108       inc R0
0453 B864C5     109       cjne R0, #100, main ; 100 * 10ms = 1 second
0456 120013     110       lcall incTime
0459 7800       111       mov R0, #0
045B 80BE       112       sjmp main
045D            113   
045D            114   ; Set mode - allows the user to set the time and date
045D            115   ; Notes:
045D            116   ;   - R0 is used to count 10ms delays, 
045D            117   ;   - R1 is used to determine which digit is currently selected to be set
045D            118   ;       - 0 = sec/year (HEX0 and HEX1)
045D            119   ;       - 1 = min/day (HEX2 and HEX3)
045D            120   ;       - 2 = hr/month (HEX4 and HEX5)
045D            121   ;       - all other values undefined 
045D            122   ;   - KEY3 = move left, KEY2 = increment, KEY1 = decrement, KEY0 = move right
045D            123   ;   - returns to main if enter_set flag is cleared, i.e. both switches 0 and 1 are off
045D            124   set_mode:
045D 7800       125       mov R0, #0 
045F 7900       126       mov R1, #0 ; initialize selected digit to sec/year
0461 C202       127       clr disp_date ; if enters set mode while displaying date, will stop and flash time/date
0463 D205       128       setb flash_flag ; starts by having sec/year off 
0465            129   set_mode_loop:
0465 120003     130       lcall wait10ms
0468            131   check_left:
0468 20FB09     132       jb KEY.3, check_right
046B 30FBFD     133       jnb KEY.3, $
046E 09         134       inc R1
046F B90302     135       cjne R1, #3, check_right
0472 7900       136       mov R1, #0
0474            137   check_right:
0474 20F809     138       jb KEY.0, check_inc
0477 30F8FD     139       jnb KEY.0, $
047A 19         140       dec R1
047B B9FF02     141       cjne R1, #0FFH, check_inc
047E 7902       142       mov R1, #2
0480            143   check_inc:
0480 20FA0B     144       jb KEY.2, check_dec
0483 30FAFD     145       jnb KEY.2, $
0486 C206       146       clr dec_flag
0488 120329     147       lcall adjust_digit
048B 120041     148       lcall set_num_days ; update num_days in case month was changed to not display invalid date
048E            149   check_dec:
048E 20F90B     150       jb KEY.1, set_mode_continue
0491 30F9FD     151       jnb KEY.1, $
0494 D206       152       setb dec_flag
0496 120329     153       lcall adjust_digit
0499 120041     154       lcall set_num_days ; update num_days in case month was changed to not display invalid date
049C            155   set_mode_continue:
049C 1201D6     156       lcall display_set
049F 08         157       inc R0
04A0 1203D7     158       lcall check_enter_set
04A3 300409     159       jnb enter_set, set_mode_exit
04A6 B828BC     160       cjne R0, #40, set_mode_loop
04A9 B205       161       cpl flash_flag
04AB 7800       162       mov R0, #0
04AD 80B6       163       sjmp set_mode_loop
04AF            164   set_mode_exit:
04AF 02041B     165       ljmp main
04B2            166   EN
