#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Jan 26 10:53:05 2026
# Process ID         : 54816
# Current directory  : E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.runs/synth_1
# Command line       : vivado.exe -log tb_comparator_1bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_comparator_1bit.tcl
# Log file           : E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.runs/synth_1/tb_comparator_1bit.vds
# Journal file       : E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.runs/synth_1\vivado.jou
# Running On         : Kotha
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16849 MB
# Swap memory        : 10200 MB
# Total Virtual      : 27049 MB
# Available Virtual  : 10521 MB
#-----------------------------------------------------------
source tb_comparator_1bit.tcl -notrace
Command: synth_design -top tb_comparator_1bit -part xc7a200tsbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29568
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 995.375 ; gain = 499.250
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'y_l', assumed default net type 'wire' [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/comparator_1bit.v:36]
INFO: [Synth 8-6157] synthesizing module 'tb_comparator_1bit' [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:23]
INFO: [Synth 8-251] Starting 1-bit Comparator Test... [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:41]
INFO: [Synth 8-251]  A B | G E L  [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:42]
INFO: [Synth 8-251] ----------- [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:67]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:67]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:67]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:67]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:65]
INFO: [Synth 8-251] All test cases PASSED ✔️ [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:58]
WARNING: [Synth 8-11581] system task call 'finish' not supported [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:59]
INFO: [Synth 8-6157] synthesizing module 'comparator_1bit' [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/comparator_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_1bit' (0#1) [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/comparator_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_comparator_1bit' (0#1) [E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.srcs/sources_1/new/tb_comparator_1bit.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.758 ; gain = 604.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.758 ; gain = 604.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-2
INFO: [Device 21-403] Loading part xc7a200tsbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.758 ; gain = 604.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.758 ; gain = 604.633
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.254 ; gain = 787.129
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.141 ; gain = 812.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.141 ; gain = 812.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.418 ; gain = 1037.293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b8c003b6
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1668.148 ; gain = 1175.973
INFO: [Common 17-1381] The checkpoint 'E:/HDL_2026/Week_1/Day_3/Practice/Comparator_1Bit/comparator_1bit/comparator_1bit.runs/synth_1/tb_comparator_1bit.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_comparator_1bit_utilization_synth.rpt -pb tb_comparator_1bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 26 10:53:32 2026...
