5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always6.vcd) 2 -o (always6.cdd) 2 -v (always6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always6.v 1 20 1 
2 1 6 6 6 90009 2 1 1008 0 0 2 1 a
2 2 6 6 6 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 6 120012 2 0 1008 0 0 32 48 1 0
2 4 6 6 6 100013 2 23 100c 0 3 1 18 0 1 0 0 0 0 a
2 5 6 6 6 c000c 0 1 1410 0 0 1 1 b
2 6 6 6 6 c0013 2 37 1e 4 5
1 a 1 3 7000a 1 0 2 1 2 17 0 3 0 2 1 0
1 b 2 4 107000a 1 0 0 0 1 17 0 1 0 0 1 0
4 2 1 6 0 2
4 6 6 2 2 2
3 1 main.u$0 "main.u$0" 0 always6.v 8 18 1 
